All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20161008204959.GA17455@rob-hp-laptop>

diff --git a/a/content_digest b/N1/content_digest
index 5a53648..2001f54 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,24 +1,10 @@
  "ref\01473741659-17618-3-git-send-email-po.liu@nxp.com\0"
  "ref\01475226697-7709-1-git-send-email-po.liu@nxp.com\0"
  "ref\01475226697-7709-3-git-send-email-po.liu@nxp.com\0"
- "From\0Rob Herring <robh@kernel.org>\0"
- "Subject\0Re: [PATCH v6 3/3] pci:add support aer/pme interrupts with none MSI/MSI-X/INTx mode\0"
+ "From\0robh@kernel.org (Rob Herring)\0"
+ "Subject\0[PATCH v6 3/3] pci:add support aer/pme interrupts with none MSI/MSI-X/INTx mode\0"
  "Date\0Sat, 8 Oct 2016 15:49:59 -0500\0"
- "To\0Po Liu <po.liu@nxp.com>\0"
- "Cc\0linux-pci@vger.kernel.org"
-  linux-arm-kernel@lists.infradead.org
-  linux-kernel@vger.kernel.org
-  devicetree@vger.kernel.org
-  Bjorn Helgaas <bhelgaas@google.com>
-  Shawn Guo <shawnguo@kernel.org>
-  Marc Zyngier <marc.zyngier@arm.com>
-  Roy Zang <roy.zang@nxp.com>
-  Mingkai Hu <mingkai.hu@nxp.com>
-  Stuart Yoder <stuart.yoder@nxp.com>
-  Yang-Leo Li <leoyang.li@nxp.com>
-  Arnd Bergmann <arnd@arndb.de>
-  Minghuan Lian <minghuan.lian@nxp.com>
- " Murali Karicheri <m-karicheri2@ti.com>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On Fri, Sep 30, 2016 at 05:11:37PM +0800, Po Liu wrote:\n"
@@ -71,4 +57,4 @@
  ">    The first entry must be a link to the SCFG device node\n"
  >    The second entry must be '0' or '1' based on physical PCIe controller index.
 
-f5bb0cdd998a4bb0fb09f29d6d0b637466d26821c90ec566a6587711d9648291
+3644ac0df6bdd08602872ae6b38b1e6f73a4ac8df106eb3569dd79ec888bbddc

diff --git a/a/1.txt b/N2/1.txt
index b84a5a0..dc0d6f0 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -9,7 +9,7 @@ Again, explain why you are breaking compatibility. Will an old dtb using
 exceptions, but you need to say what they are.
 
 > 
-> Signed-off-by: Po Liu <po.liu@nxp.com>
+> Signed-off-by: Po Liu <po.liu-3arQi8VN3Tc@public.gmane.org>
 > ---
 > changes for v6:
 > 	- modify bindings for "aer""pme";
@@ -47,3 +47,7 @@ h/w either has these interrupts or not.
 >  - fsl,pcie-scfg: Must include two entries.
 >    The first entry must be a link to the SCFG device node
 >    The second entry must be '0' or '1' based on physical PCIe controller index.
+--
+To unsubscribe from this list: send the line "unsubscribe devicetree" in
+the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N2/content_digest
index 5a53648..4139ede 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,24 +1,25 @@
  "ref\01473741659-17618-3-git-send-email-po.liu@nxp.com\0"
  "ref\01475226697-7709-1-git-send-email-po.liu@nxp.com\0"
  "ref\01475226697-7709-3-git-send-email-po.liu@nxp.com\0"
- "From\0Rob Herring <robh@kernel.org>\0"
+ "ref\01475226697-7709-3-git-send-email-po.liu-3arQi8VN3Tc@public.gmane.org\0"
+ "From\0Rob Herring <robh-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>\0"
  "Subject\0Re: [PATCH v6 3/3] pci:add support aer/pme interrupts with none MSI/MSI-X/INTx mode\0"
  "Date\0Sat, 8 Oct 2016 15:49:59 -0500\0"
- "To\0Po Liu <po.liu@nxp.com>\0"
- "Cc\0linux-pci@vger.kernel.org"
-  linux-arm-kernel@lists.infradead.org
-  linux-kernel@vger.kernel.org
-  devicetree@vger.kernel.org
-  Bjorn Helgaas <bhelgaas@google.com>
-  Shawn Guo <shawnguo@kernel.org>
-  Marc Zyngier <marc.zyngier@arm.com>
-  Roy Zang <roy.zang@nxp.com>
-  Mingkai Hu <mingkai.hu@nxp.com>
-  Stuart Yoder <stuart.yoder@nxp.com>
-  Yang-Leo Li <leoyang.li@nxp.com>
-  Arnd Bergmann <arnd@arndb.de>
-  Minghuan Lian <minghuan.lian@nxp.com>
- " Murali Karicheri <m-karicheri2@ti.com>\0"
+ "To\0Po Liu <po.liu-3arQi8VN3Tc@public.gmane.org>\0"
+ "Cc\0linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
+  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
+  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  Bjorn Helgaas <bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org>
+  Shawn Guo <shawnguo-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
+  Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org>
+  Roy Zang <roy.zang-3arQi8VN3Tc@public.gmane.org>
+  Mingkai Hu <mingkai.hu-3arQi8VN3Tc@public.gmane.org>
+  Stuart Yoder <stuart.yoder-3arQi8VN3Tc@public.gmane.org>
+  Yang-Leo Li <leoyang.li-3arQi8VN3Tc@public.gmane.org>
+  Arnd Bergmann <arnd-r2nGTMty4D4@public.gmane.org>
+  Minghuan Lian <minghuan.lian-3arQi8VN3Tc@public.gmane.org>
+ " Murali Karicheri <m-karicheri2-l0cyMroinI0@public.gmane.org>\0"
  "\00:1\0"
  "b\0"
  "On Fri, Sep 30, 2016 at 05:11:37PM +0800, Po Liu wrote:\n"
@@ -32,7 +33,7 @@
  "exceptions, but you need to say what they are.\n"
  "\n"
  "> \n"
- "> Signed-off-by: Po Liu <po.liu@nxp.com>\n"
+ "> Signed-off-by: Po Liu <po.liu-3arQi8VN3Tc@public.gmane.org>\n"
  "> ---\n"
  "> changes for v6:\n"
  "> \t- modify bindings for \"aer\"\"pme\";\n"
@@ -69,6 +70,10 @@
  "> +  ......\n"
  ">  - fsl,pcie-scfg: Must include two entries.\n"
  ">    The first entry must be a link to the SCFG device node\n"
- >    The second entry must be '0' or '1' based on physical PCIe controller index.
+ ">    The second entry must be '0' or '1' based on physical PCIe controller index.\n"
+ "--\n"
+ "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
+ "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ More majordomo info at  http://vger.kernel.org/majordomo-info.html
 
-f5bb0cdd998a4bb0fb09f29d6d0b637466d26821c90ec566a6587711d9648291
+d296808407e31af40a0ab0f5dc93215bbfc6b654b5380b34c36e17cf8d4a3711

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.