From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:34750)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <groug@kaod.org>) id 1bxBqq-0001Pb-HA
	for qemu-devel@nongnu.org; Thu, 20 Oct 2016 07:49:37 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <groug@kaod.org>) id 1bxBqn-0007bN-Ao
	for qemu-devel@nongnu.org; Thu, 20 Oct 2016 07:49:36 -0400
Received: from 8.mo1.mail-out.ovh.net ([178.33.110.239]:39297)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <groug@kaod.org>) id 1bxBqn-0007b0-4l
	for qemu-devel@nongnu.org; Thu, 20 Oct 2016 07:49:33 -0400
Received: from player726.ha.ovh.net (b7.ovh.net [213.186.33.57])
	by mo1.mail-out.ovh.net (Postfix) with ESMTP id A39B6130D8
	for <qemu-devel@nongnu.org>; Thu, 20 Oct 2016 13:49:31 +0200 (CEST)
Date: Thu, 20 Oct 2016 13:49:25 +0200
From: Greg Kurz <groug@kaod.org>
Message-ID: <20161020134925.76598373@bahia>
In-Reply-To: <20161020065912.16132-1-npiggin@gmail.com>
References: <20161020065912.16132-1-npiggin@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [Qemu-ppc] (no subject)
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Nicholas Piggin <npiggin@gmail.com>
Cc: qemu-devel@nongnu.org, qemu-ppc@nongnu.org, David Gibson <david@gibson.dropbear.id.au>

On Thu, 20 Oct 2016 17:59:09 +1100
Nicholas Piggin <npiggin@gmail.com> wrote:

> Date: Thu, 20 Oct 2016 17:38:24 +1100
> Subject: [PATCH 0/3] ppc: system reset interrupt fixes and new hcall IPI
> 
> Hi,
> 
> We are implementing this new unmaskable IPI hcall for crash dumping
> and debugging. I had some issues with QEMU delivering system reset
> interrupt to guests, which was caused by the HV bit being set. After
> changing that, the interrupt was being handled okay. Should there be
> a more general check to ensure the HV bit is not set in the guest?
> 
> I implemented Linux support for the new hcall in crashdump code, and
> it works.
> 
> Thanks,
> Nick
> 
> Nicholas Piggin (3):
>   ppc: fix MSR_ME handling for system reset interrupt
>   ppc: allow system reset interrupt to be delivered to guests
>   ppc/spapr: implement H_SIGNAL_SYS_RESET
> 
>  hw/ppc/spapr_hcall.c     | 42 ++++++++++++++++++++++++++++++++++++++++++
>  include/hw/ppc/spapr.h   |  8 +++++++-
>  target-ppc/excp_helper.c | 10 +++++++---
>  3 files changed, 56 insertions(+), 4 deletions(-)
> 

Weird... these patches didn't make it to qemu-devel. As a result, they
don't appear in patchwork and http://wiki.qemu.org/patches/patches.json