diff for duplicates of <20161117185918.GA7884@linaro.org> diff --git a/a/1.txt b/N1/1.txt index 01cc877..05818b3 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -1,5 +1,5 @@ On Thu, Nov 17, 2016 at 05:35:22PM +0200, Georgi Djakov wrote: -> From: "Ivan T. Ivanov" <ivan.ivanov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> +> From: "Ivan T. Ivanov" <ivan.ivanov@linaro.org> > > Add initial set of CoreSight components found on Qualcomm's 8x16 chipset. @@ -9,11 +9,11 @@ Could you add a better desccription for the SoC? To me "8x16" doesn't say much. With that change: -Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> +Acked-by: Mathieu Poirier <mathieu.poirier@linaro.org> > -> Signed-off-by: Ivan T. Ivanov <ivan.ivanov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> -> Signed-off-by: Georgi Djakov <georgi.djakov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> +> Signed-off-by: Ivan T. Ivanov <ivan.ivanov@linaro.org> +> Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org> > --- > > This patch was on hold for some time, as it has a dependency on RPM clocks, @@ -53,7 +53,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + > +&soc { > + -> + tpiu@820000 { +> + tpiu at 820000 { > + compatible = "arm,coresight-tpiu", "arm,primecell"; > + reg = <0x820000 0x1000>; > + @@ -68,7 +68,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + funnel@821000 { +> + funnel at 821000 { > + compatible = "arm,coresight-funnel", "arm,primecell"; > + reg = <0x821000 0x1000>; > + @@ -89,14 +89,14 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + * 6 - connected trought funnel to Wireless CPU ETM > + * 7 - connected to STM component > + */ -> + port@4 { +> + port at 4 { > + reg = <4>; > + funnel0_in4: endpoint { > + slave-mode; > + remote-endpoint = <&funnel1_out>; > + }; > + }; -> + port@8 { +> + port at 8 { > + reg = <0>; > + funnel0_out: endpoint { > + remote-endpoint = <&etf_in>; @@ -105,7 +105,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + replicator@824000 { +> + replicator at 824000 { > + compatible = "qcom,coresight-replicator1x", "arm,primecell"; > + reg = <0x824000 0x1000>; > + @@ -116,19 +116,19 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + #address-cells = <1>; > + #size-cells = <0>; > + -> + port@0 { +> + port at 0 { > + reg = <0>; > + replicator_out0: endpoint { > + remote-endpoint = <&etr_in>; > + }; > + }; -> + port@1 { +> + port at 1 { > + reg = <1>; > + replicator_out1: endpoint { > + remote-endpoint = <&tpiu_in>; > + }; > + }; -> + port@2 { +> + port at 2 { > + reg = <0>; > + replicator_in: endpoint { > + slave-mode; @@ -138,7 +138,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + etf@825000 { +> + etf at 825000 { > + compatible = "arm,coresight-tmc", "arm,primecell"; > + reg = <0x825000 0x1000>; > + @@ -149,14 +149,14 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + #address-cells = <1>; > + #size-cells = <0>; > + -> + port@0 { +> + port at 0 { > + reg = <0>; > + etf_out: endpoint { > + slave-mode; > + remote-endpoint = <&funnel0_out>; > + }; > + }; -> + port@1 { +> + port at 1 { > + reg = <0>; > + etf_in: endpoint { > + remote-endpoint = <&replicator_in>; @@ -165,7 +165,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + etr@826000 { +> + etr at 826000 { > + compatible = "arm,coresight-tmc", "arm,primecell"; > + reg = <0x826000 0x1000>; > + @@ -180,7 +180,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + funnel@841000 { /* APSS funnel only 4 inputs are used */ +> + funnel at 841000 { /* APSS funnel only 4 inputs are used */ > + compatible = "arm,coresight-funnel", "arm,primecell"; > + reg = <0x841000 0x1000>; > + @@ -191,35 +191,35 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + #address-cells = <1>; > + #size-cells = <0>; > + -> + port@0 { +> + port at 0 { > + reg = <0>; > + funnel1_in0: endpoint { > + slave-mode; > + remote-endpoint = <&etm0_out>; > + }; > + }; -> + port@1 { +> + port at 1 { > + reg = <1>; > + funnel1_in1: endpoint { > + slave-mode; > + remote-endpoint = <&etm1_out>; > + }; > + }; -> + port@2 { +> + port at 2 { > + reg = <2>; > + funnel1_in2: endpoint { > + slave-mode; > + remote-endpoint = <&etm2_out>; > + }; > + }; -> + port@3 { +> + port at 3 { > + reg = <3>; > + funnel1_in3: endpoint { > + slave-mode; > + remote-endpoint = <&etm3_out>; > + }; > + }; -> + port@4 { +> + port at 4 { > + reg = <0>; > + funnel1_out: endpoint { > + remote-endpoint = <&funnel0_in4>; @@ -228,7 +228,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + etm@85c000 { +> + etm at 85c000 { > + compatible = "arm,coresight-etm4x", "arm,primecell"; > + reg = <0x85c000 0x1000>; > + @@ -244,7 +244,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + etm@85d000 { +> + etm at 85d000 { > + compatible = "arm,coresight-etm4x", "arm,primecell"; > + reg = <0x85d000 0x1000>; > + @@ -260,7 +260,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + etm@85e000 { +> + etm at 85e000 { > + compatible = "arm,coresight-etm4x", "arm,primecell"; > + reg = <0x85e000 0x1000>; > + @@ -276,7 +276,7 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > + }; > + }; > + -> + etm@85f000 { +> + etm at 85f000 { > + compatible = "arm,coresight-etm4x", "arm,primecell"; > + reg = <0x85f000 0x1000>; > + @@ -310,7 +310,3 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > > +#include "msm8916-coresight.dtsi" > #include "msm8916-pins.dtsi" --- -To unsubscribe from this list: send the line "unsubscribe devicetree" in -the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org -More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/a/content_digest b/N1/content_digest index 393667b..c1d01ab 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,21 +1,12 @@ "ref\020161117153522.11630-1-georgi.djakov@linaro.org\0" - "ref\020161117153522.11630-1-georgi.djakov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org\0" - "From\0Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0" - "Subject\0Re: [PATCH v4] arm64: dts: qcom: Add msm8916 CoreSight components\0" + "From\0mathieu.poirier@linaro.org (Mathieu Poirier)\0" + "Subject\0[PATCH v4] arm64: dts: qcom: Add msm8916 CoreSight components\0" "Date\0Thu, 17 Nov 2016 11:59:18 -0700\0" - "To\0Georgi Djakov <georgi.djakov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0" - "Cc\0andy.gross-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org" - robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org - devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - zhang.chunyan-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org - iivanov.xz-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org - linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0" + "To\0linux-arm-kernel@lists.infradead.org\0" "\00:1\0" "b\0" "On Thu, Nov 17, 2016 at 05:35:22PM +0200, Georgi Djakov wrote:\n" - "> From: \"Ivan T. Ivanov\" <ivan.ivanov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" + "> From: \"Ivan T. Ivanov\" <ivan.ivanov@linaro.org>\n" "> \n" "> Add initial set of CoreSight components found on Qualcomm's 8x16 chipset.\n" "\n" @@ -25,11 +16,11 @@ "say much.\n" "\n" "With that change:\n" - "Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" + "Acked-by: Mathieu Poirier <mathieu.poirier@linaro.org>\n" "\n" "> \n" - "> Signed-off-by: Ivan T. Ivanov <ivan.ivanov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" - "> Signed-off-by: Georgi Djakov <georgi.djakov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" + "> Signed-off-by: Ivan T. Ivanov <ivan.ivanov@linaro.org>\n" + "> Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org>\n" "> ---\n" "> \n" "> This patch was on hold for some time, as it has a dependency on RPM clocks,\n" @@ -69,7 +60,7 @@ "> +\n" "> +&soc {\n" "> +\n" - "> +\ttpiu@820000 {\n" + "> +\ttpiu at 820000 {\n" "> +\t\tcompatible = \"arm,coresight-tpiu\", \"arm,primecell\";\n" "> +\t\treg = <0x820000 0x1000>;\n" "> +\n" @@ -84,7 +75,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\tfunnel@821000 {\n" + "> +\tfunnel at 821000 {\n" "> +\t\tcompatible = \"arm,coresight-funnel\", \"arm,primecell\";\n" "> +\t\treg = <0x821000 0x1000>;\n" "> +\n" @@ -105,14 +96,14 @@ "> +\t\t\t * 6 - connected trought funnel to Wireless CPU ETM\n" "> +\t\t\t * 7 - connected to STM component\n" "> +\t\t\t */\n" - "> +\t\t\tport@4 {\n" + "> +\t\t\tport at 4 {\n" "> +\t\t\t\treg = <4>;\n" "> +\t\t\t\tfunnel0_in4: endpoint {\n" "> +\t\t\t\t\tslave-mode;\n" "> +\t\t\t\t\tremote-endpoint = <&funnel1_out>;\n" "> +\t\t\t\t};\n" "> +\t\t\t};\n" - "> +\t\t\tport@8 {\n" + "> +\t\t\tport at 8 {\n" "> +\t\t\t\treg = <0>;\n" "> +\t\t\t\tfunnel0_out: endpoint {\n" "> +\t\t\t\t\tremote-endpoint = <&etf_in>;\n" @@ -121,7 +112,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\treplicator@824000 {\n" + "> +\treplicator at 824000 {\n" "> +\t\tcompatible = \"qcom,coresight-replicator1x\", \"arm,primecell\";\n" "> +\t\treg = <0x824000 0x1000>;\n" "> +\n" @@ -132,19 +123,19 @@ "> +\t\t\t#address-cells = <1>;\n" "> +\t\t\t#size-cells = <0>;\n" "> +\n" - "> +\t\t\tport@0 {\n" + "> +\t\t\tport at 0 {\n" "> +\t\t\t\treg = <0>;\n" "> +\t\t\t\treplicator_out0: endpoint {\n" "> +\t\t\t\t\tremote-endpoint = <&etr_in>;\n" "> +\t\t\t\t};\n" "> +\t\t\t};\n" - "> +\t\t\tport@1 {\n" + "> +\t\t\tport at 1 {\n" "> +\t\t\t\treg = <1>;\n" "> +\t\t\t\treplicator_out1: endpoint {\n" "> +\t\t\t\t\tremote-endpoint = <&tpiu_in>;\n" "> +\t\t\t\t};\n" "> +\t\t\t};\n" - "> +\t\t\tport@2 {\n" + "> +\t\t\tport at 2 {\n" "> +\t\t\t\treg = <0>;\n" "> +\t\t\t\treplicator_in: endpoint {\n" "> +\t\t\t\t\tslave-mode;\n" @@ -154,7 +145,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\tetf@825000 {\n" + "> +\tetf at 825000 {\n" "> +\t\tcompatible = \"arm,coresight-tmc\", \"arm,primecell\";\n" "> +\t\treg = <0x825000 0x1000>;\n" "> +\n" @@ -165,14 +156,14 @@ "> +\t\t\t#address-cells = <1>;\n" "> +\t\t\t#size-cells = <0>;\n" "> +\n" - "> +\t\t\tport@0 {\n" + "> +\t\t\tport at 0 {\n" "> +\t\t\t\treg = <0>;\n" "> +\t\t\t\tetf_out: endpoint {\n" "> +\t\t\t\t\tslave-mode;\n" "> +\t\t\t\t\tremote-endpoint = <&funnel0_out>;\n" "> +\t\t\t\t};\n" "> +\t\t\t};\n" - "> +\t\t\tport@1 {\n" + "> +\t\t\tport at 1 {\n" "> +\t\t\t\treg = <0>;\n" "> +\t\t\t\tetf_in: endpoint {\n" "> +\t\t\t\t\tremote-endpoint = <&replicator_in>;\n" @@ -181,7 +172,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\tetr@826000 {\n" + "> +\tetr at 826000 {\n" "> +\t\tcompatible = \"arm,coresight-tmc\", \"arm,primecell\";\n" "> +\t\treg = <0x826000 0x1000>;\n" "> +\n" @@ -196,7 +187,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\tfunnel@841000 {\t/* APSS funnel only 4 inputs are used */\n" + "> +\tfunnel at 841000 {\t/* APSS funnel only 4 inputs are used */\n" "> +\t\tcompatible = \"arm,coresight-funnel\", \"arm,primecell\";\n" "> +\t\treg = <0x841000 0x1000>;\n" "> +\n" @@ -207,35 +198,35 @@ "> +\t\t\t#address-cells = <1>;\n" "> +\t\t\t#size-cells = <0>;\n" "> +\n" - "> +\t\t\tport@0 {\n" + "> +\t\t\tport at 0 {\n" "> +\t\t\t\treg = <0>;\n" "> +\t\t\t\tfunnel1_in0: endpoint {\n" "> +\t\t\t\t\tslave-mode;\n" "> +\t\t\t\t\tremote-endpoint = <&etm0_out>;\n" "> +\t\t\t\t};\n" "> +\t\t\t};\n" - "> +\t\t\tport@1 {\n" + "> +\t\t\tport at 1 {\n" "> +\t\t\t\treg = <1>;\n" "> +\t\t\t\tfunnel1_in1: endpoint {\n" "> +\t\t\t\t\tslave-mode;\n" "> +\t\t\t\t\tremote-endpoint = <&etm1_out>;\n" "> +\t\t\t\t};\n" "> +\t\t\t};\n" - "> +\t\t\tport@2 {\n" + "> +\t\t\tport at 2 {\n" "> +\t\t\t\treg = <2>;\n" "> +\t\t\t\tfunnel1_in2: endpoint {\n" "> +\t\t\t\t\tslave-mode;\n" "> +\t\t\t\t\tremote-endpoint = <&etm2_out>;\n" "> +\t\t\t\t};\n" "> +\t\t\t};\n" - "> +\t\t\tport@3 {\n" + "> +\t\t\tport at 3 {\n" "> +\t\t\t\treg = <3>;\n" "> +\t\t\t\tfunnel1_in3: endpoint {\n" "> +\t\t\t\t\tslave-mode;\n" "> +\t\t\t\t\tremote-endpoint = <&etm3_out>;\n" "> +\t\t\t\t};\n" "> +\t\t\t};\n" - "> +\t\t\tport@4 {\n" + "> +\t\t\tport at 4 {\n" "> +\t\t\t\treg = <0>;\n" "> +\t\t\t\tfunnel1_out: endpoint {\n" "> +\t\t\t\t\tremote-endpoint = <&funnel0_in4>;\n" @@ -244,7 +235,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\tetm@85c000 {\n" + "> +\tetm at 85c000 {\n" "> +\t\tcompatible = \"arm,coresight-etm4x\", \"arm,primecell\";\n" "> +\t\treg = <0x85c000 0x1000>;\n" "> +\n" @@ -260,7 +251,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\tetm@85d000 {\n" + "> +\tetm at 85d000 {\n" "> +\t\tcompatible = \"arm,coresight-etm4x\", \"arm,primecell\";\n" "> +\t\treg = <0x85d000 0x1000>;\n" "> +\n" @@ -276,7 +267,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\tetm@85e000 {\n" + "> +\tetm at 85e000 {\n" "> +\t\tcompatible = \"arm,coresight-etm4x\", \"arm,primecell\";\n" "> +\t\treg = <0x85e000 0x1000>;\n" "> +\n" @@ -292,7 +283,7 @@ "> +\t\t};\n" "> +\t};\n" "> +\n" - "> +\tetm@85f000 {\n" + "> +\tetm at 85f000 {\n" "> +\t\tcompatible = \"arm,coresight-etm4x\", \"arm,primecell\";\n" "> +\t\treg = <0x85f000 0x1000>;\n" "> +\n" @@ -325,10 +316,6 @@ "> };\n" "> \n" "> +#include \"msm8916-coresight.dtsi\"\n" - "> #include \"msm8916-pins.dtsi\"\n" - "--\n" - "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n" - "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n" - More majordomo info at http://vger.kernel.org/majordomo-info.html + "> #include \"msm8916-pins.dtsi\"" -cc75ce063bb83f3633b86bf21b7535ad3274bb6a20c751958f4530bdf7d03b59 +d20c2a68c73de582c5016accfe0605b8ac502157ab1c1e7172fcd7e423cdfa90
diff --git a/a/1.txt b/N2/1.txt index 01cc877..6758bde 100644 --- a/a/1.txt +++ b/N2/1.txt @@ -1,5 +1,5 @@ On Thu, Nov 17, 2016 at 05:35:22PM +0200, Georgi Djakov wrote: -> From: "Ivan T. Ivanov" <ivan.ivanov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> +> From: "Ivan T. Ivanov" <ivan.ivanov@linaro.org> > > Add initial set of CoreSight components found on Qualcomm's 8x16 chipset. @@ -9,11 +9,11 @@ Could you add a better desccription for the SoC? To me "8x16" doesn't say much. With that change: -Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> +Acked-by: Mathieu Poirier <mathieu.poirier@linaro.org> > -> Signed-off-by: Ivan T. Ivanov <ivan.ivanov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> -> Signed-off-by: Georgi Djakov <georgi.djakov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> +> Signed-off-by: Ivan T. Ivanov <ivan.ivanov@linaro.org> +> Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org> > --- > > This patch was on hold for some time, as it has a dependency on RPM clocks, @@ -310,7 +310,3 @@ Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.o > > +#include "msm8916-coresight.dtsi" > #include "msm8916-pins.dtsi" --- -To unsubscribe from this list: send the line "unsubscribe devicetree" in -the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org -More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/a/content_digest b/N2/content_digest index 393667b..6b85fda 100644 --- a/a/content_digest +++ b/N2/content_digest @@ -1,21 +1,20 @@ "ref\020161117153522.11630-1-georgi.djakov@linaro.org\0" - "ref\020161117153522.11630-1-georgi.djakov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org\0" - "From\0Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0" + "From\0Mathieu Poirier <mathieu.poirier@linaro.org>\0" "Subject\0Re: [PATCH v4] arm64: dts: qcom: Add msm8916 CoreSight components\0" "Date\0Thu, 17 Nov 2016 11:59:18 -0700\0" - "To\0Georgi Djakov <georgi.djakov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\0" - "Cc\0andy.gross-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org" - robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org - devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - zhang.chunyan-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org - iivanov.xz-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org - linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0" + "To\0Georgi Djakov <georgi.djakov@linaro.org>\0" + "Cc\0andy.gross@linaro.org" + robh+dt@kernel.org + devicetree@vger.kernel.org + zhang.chunyan@linaro.org + iivanov.xz@gmail.com + linux-arm-msm@vger.kernel.org + linux-kernel@vger.kernel.org + " linux-arm-kernel@lists.infradead.org\0" "\00:1\0" "b\0" "On Thu, Nov 17, 2016 at 05:35:22PM +0200, Georgi Djakov wrote:\n" - "> From: \"Ivan T. Ivanov\" <ivan.ivanov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" + "> From: \"Ivan T. Ivanov\" <ivan.ivanov@linaro.org>\n" "> \n" "> Add initial set of CoreSight components found on Qualcomm's 8x16 chipset.\n" "\n" @@ -25,11 +24,11 @@ "say much.\n" "\n" "With that change:\n" - "Acked-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" + "Acked-by: Mathieu Poirier <mathieu.poirier@linaro.org>\n" "\n" "> \n" - "> Signed-off-by: Ivan T. Ivanov <ivan.ivanov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" - "> Signed-off-by: Georgi Djakov <georgi.djakov-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" + "> Signed-off-by: Ivan T. Ivanov <ivan.ivanov@linaro.org>\n" + "> Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org>\n" "> ---\n" "> \n" "> This patch was on hold for some time, as it has a dependency on RPM clocks,\n" @@ -325,10 +324,6 @@ "> };\n" "> \n" "> +#include \"msm8916-coresight.dtsi\"\n" - "> #include \"msm8916-pins.dtsi\"\n" - "--\n" - "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n" - "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n" - More majordomo info at http://vger.kernel.org/majordomo-info.html + "> #include \"msm8916-pins.dtsi\"" -cc75ce063bb83f3633b86bf21b7535ad3274bb6a20c751958f4530bdf7d03b59 +90a0c4c51aab1e2a0b34cd9b7d26d9459a565c16f9525b824219c697d75e9445
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.