From: "Michael S. Tsirkin" <mst@redhat.com>
To: P J P <ppandit@redhat.com>
Cc: Qemu Developers <qemu-devel@nongnu.org>,
Azureyang <azureyang@tencent.com>
Subject: Re: [Qemu-devel] [PATCH] i386: amd_iommu: fix MMIO register count and access
Date: Tue, 13 Dec 2016 18:25:48 +0200 [thread overview]
Message-ID: <20161213181733-mutt-send-email-mst@kernel.org> (raw)
In-Reply-To: <alpine.LFD.2.20.1612131541330.4886@wniryva>
On Tue, Dec 13, 2016 at 03:42:13PM +0530, P J P wrote:
> +-- On Fri, 2 Dec 2016, P J P wrote --+
> | IOMMU MMIO registers are divided in two groups by their offsets.
> | Low offsets(<0x2000) registers are grouped into 'amdvi_mmio_low'
> | table and higher offsets(>=0x2000) registers are grouped into
> | 'amdvi_mmio_high' table. No of registers in each table is given
> | by macro 'AMDVI_MMIO_REGS_LOW' and 'AMDVI_MMIO_REGS_HIGH' resp.
> | Values of these two macros were swapped, resulting in an OOB
> | access when reading 'amdvi_mmio_high' table. Correct these two
> | macros. Also read from 'amdvi_mmio_low' table for lower address.
> |
> | Reported-by: Azureyang <azureyang@tencent.com>
> | Signed-off-by: Prasad J Pandit <pjp@fedoraproject.org>
> | ---
> | hw/i386/amd_iommu.c | 2 +-
> | hw/i386/amd_iommu.h | 4 ++--
> | 2 files changed, 3 insertions(+), 3 deletions(-)
> |
> | diff --git a/hw/i386/amd_iommu.c b/hw/i386/amd_iommu.c
> | index 47b79d9..e0732cc 100644
> | --- a/hw/i386/amd_iommu.c
> | +++ b/hw/i386/amd_iommu.c
> | @@ -562,7 +562,7 @@ static void amdvi_mmio_trace(hwaddr addr, unsigned size)
> | trace_amdvi_mmio_read(amdvi_mmio_high[index], addr, size, addr & ~0x07);
> | } else {
> | index = index >= AMDVI_MMIO_REGS_LOW ? AMDVI_MMIO_REGS_LOW : index;
> | - trace_amdvi_mmio_read(amdvi_mmio_high[index], addr, size, addr & ~0x07);
> | + trace_amdvi_mmio_read(amdvi_mmio_low[index], addr, size, addr & ~0x07);
> | }
> | }
> |
> | diff --git a/hw/i386/amd_iommu.h b/hw/i386/amd_iommu.h
> | index 884926e..0d3dc6a 100644
> | --- a/hw/i386/amd_iommu.h
> | +++ b/hw/i386/amd_iommu.h
> | @@ -49,8 +49,8 @@
> | #define AMDVI_CAPAB_INIT_TYPE (3 << 16)
> |
> | /* No. of used MMIO registers */
> | -#define AMDVI_MMIO_REGS_HIGH 8
> | -#define AMDVI_MMIO_REGS_LOW 7
> | +#define AMDVI_MMIO_REGS_HIGH 7
> | +#define AMDVI_MMIO_REGS_LOW 8
> |
> | /* MMIO registers */
> | #define AMDVI_MMIO_DEVICE_TABLE 0x0000
>
>
> Ping..!
Sorry missed 2.8. Wil be in 2.8.1
> --
> Prasad J Pandit / Red Hat Product Security Team
> 47AF CE69 3A90 54AA 9045 1053 DD13 3D32 FE5B 041F
prev parent reply other threads:[~2016-12-13 16:25 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-12-02 11:16 [Qemu-devel] [PATCH] i386: amd_iommu: fix MMIO register count and access P J P
2016-12-13 10:12 ` P J P
2016-12-13 16:25 ` Michael S. Tsirkin [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161213181733-mutt-send-email-mst@kernel.org \
--to=mst@redhat.com \
--cc=azureyang@tencent.com \
--cc=ppandit@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.