All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20170208053234.GA3102@localhost>

diff --git a/a/1.txt b/N1/1.txt
index 8daa254..5842844 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,9 +1,9 @@
 On Tue, Feb 07, 2017 at 04:35:24PM -0600, Rob Herring wrote:
-> On Tue, Feb 7, 2017 at 3:19 PM, Jayachandran C <jnair@caviumnetworks.com> wrote:
+> On Tue, Feb 7, 2017 at 3:19 PM, Jayachandran C <jnair-M3mlKVOIwJVv6pq1l3V1OdBPR1lH4CV8@public.gmane.org> wrote:
 > > Add documentation for Cavium ThunderX2 CN99XX ARM64 processor family.
 > > The the SoC will use the ID "cavium,thunder-99xx".
 > >
-> > Signed-off-by: Jayachandran C <jnair@caviumnetworks.com>
+> > Signed-off-by: Jayachandran C <jnair-M3mlKVOIwJVv6pq1l3V1OdBPR1lH4CV8@public.gmane.org>
 > > ---
 > >
 > > All marketing material refers to the chip as CN99XX (like CN88XX before)
@@ -44,3 +44,7 @@ I had thought thru other possibilities as well, this seems the best I
 could come up with.
 
 JC.
+--
+To unsubscribe from this list: send the line "unsubscribe devicetree" in
+the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff --git a/a/content_digest b/N1/content_digest
index 3a490ea..79576b1 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,18 +1,25 @@
  "ref\01486502399-2950-1-git-send-email-jnair@caviumnetworks.com\0"
  "ref\01486502399-2950-5-git-send-email-jnair@caviumnetworks.com\0"
  "ref\0CAL_Jsq+i2evzVnQKf3qYMYJVZ=ecdSQObGy8CMn7aMoxBi_PTg@mail.gmail.com\0"
- "From\0jnair@caviumnetworks.com (Jayachandran C)\0"
- "Subject\0[PATCH v3 4/5] dt-bindings: arm64 ARCH_THUNDER2 platform documentation\0"
+ "ref\0CAL_Jsq+i2evzVnQKf3qYMYJVZ=ecdSQObGy8CMn7aMoxBi_PTg-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org\0"
+ "From\0Jayachandran C <jnair-M3mlKVOIwJVv6pq1l3V1OdBPR1lH4CV8@public.gmane.org>\0"
+ "Subject\0Re: [PATCH v3 4/5] dt-bindings: arm64 ARCH_THUNDER2 platform documentation\0"
  "Date\0Wed, 8 Feb 2017 05:32:35 +0000\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>\0"
+ "Cc\0arm-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org <arm-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>"
+  Arnd Bergmann <arnd-r2nGTMty4D4@public.gmane.org>
+  Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>
+  Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>
+  devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
+ " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>\0"
  "\00:1\0"
  "b\0"
  "On Tue, Feb 07, 2017 at 04:35:24PM -0600, Rob Herring wrote:\n"
- "> On Tue, Feb 7, 2017 at 3:19 PM, Jayachandran C <jnair@caviumnetworks.com> wrote:\n"
+ "> On Tue, Feb 7, 2017 at 3:19 PM, Jayachandran C <jnair-M3mlKVOIwJVv6pq1l3V1OdBPR1lH4CV8@public.gmane.org> wrote:\n"
  "> > Add documentation for Cavium ThunderX2 CN99XX ARM64 processor family.\n"
  "> > The the SoC will use the ID \"cavium,thunder-99xx\".\n"
  "> >\n"
- "> > Signed-off-by: Jayachandran C <jnair@caviumnetworks.com>\n"
+ "> > Signed-off-by: Jayachandran C <jnair-M3mlKVOIwJVv6pq1l3V1OdBPR1lH4CV8@public.gmane.org>\n"
  "> > ---\n"
  "> >\n"
  "> > All marketing material refers to the chip as CN99XX (like CN88XX before)\n"
@@ -52,6 +59,10 @@
  "I had thought thru other possibilities as well, this seems the best I\n"
  "could come up with.\n"
  "\n"
- JC.
+ "JC.\n"
+ "--\n"
+ "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n"
+ "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n"
+ More majordomo info at  http://vger.kernel.org/majordomo-info.html
 
-83b8b07f18d22e881051bc04a61c8519301af24fe5116b3cbba3205536ae957b
+3e0ee02f7c27c8db5e5e31dfff3a75faa09bddd0b04012d807a944a83eda1a2f

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.