All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20170309003921.GA101174@google.com>

diff --git a/a/1.txt b/N1/1.txt
index 4ff0f04..494ad3d 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -4,7 +4,7 @@ On Fri, Feb 10, 2017 at 03:44:13PM +0800, Chris Zhong wrote:
 > be disconnected. The GRF_SOC_CON26 register has a switch bit to do it,
 > set this bit means enable PHY 1, clear this bit means enable PHY 0.
 > 
-> Signed-off-by: Chris Zhong <zyw-TNX95d0MmH7DzftRWevZcw@public.gmane.org>
+> Signed-off-by: Chris Zhong <zyw@rock-chips.com>
 > ---
 > 
 >  drivers/phy/phy-rockchip-typec.c | 9 +++++++++
@@ -70,5 +70,5 @@ Brian
 > 
 > _______________________________________________
 > Linux-rockchip mailing list
-> Linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
+> Linux-rockchip at lists.infradead.org
 > http://lists.infradead.org/mailman/listinfo/linux-rockchip
diff --git a/a/content_digest b/N1/content_digest
index 0e2ea6f..c4c41b7 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,20 +1,9 @@
  "ref\01486712654-15431-1-git-send-email-zyw@rock-chips.com\0"
  "ref\01486712654-15431-4-git-send-email-zyw@rock-chips.com\0"
- "ref\01486712654-15431-4-git-send-email-zyw-TNX95d0MmH7DzftRWevZcw@public.gmane.org\0"
- "From\0Brian Norris <briannorris-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org>\0"
- "Subject\0Re: [PATCH 3/4] phy: rockchip-typec: support DP phy switch\0"
+ "From\0briannorris@chromium.org (Brian Norris)\0"
+ "Subject\0[PATCH 3/4] phy: rockchip-typec: support DP phy switch\0"
  "Date\0Wed, 8 Mar 2017 16:39:23 -0800\0"
- "To\0Chris Zhong <zyw-TNX95d0MmH7DzftRWevZcw@public.gmane.org>\0"
- "Cc\0robh-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org"
-  Heiko Stuebner <heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
-  kishon-l0cyMroinI0@public.gmane.org
-  linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  seanpaul-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org
-  groeck-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
- " mark.yao-TNX95d0MmH7DzftRWevZcw@public.gmane.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On Fri, Feb 10, 2017 at 03:44:13PM +0800, Chris Zhong wrote:\n"
@@ -23,7 +12,7 @@
  "> be disconnected. The GRF_SOC_CON26 register has a switch bit to do it,\n"
  "> set this bit means enable PHY 1, clear this bit means enable PHY 0.\n"
  "> \n"
- "> Signed-off-by: Chris Zhong <zyw-TNX95d0MmH7DzftRWevZcw@public.gmane.org>\n"
+ "> Signed-off-by: Chris Zhong <zyw@rock-chips.com>\n"
  "> ---\n"
  "> \n"
  ">  drivers/phy/phy-rockchip-typec.c | 9 +++++++++\n"
@@ -89,7 +78,7 @@
  "> \n"
  "> _______________________________________________\n"
  "> Linux-rockchip mailing list\n"
- "> Linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\n"
+ "> Linux-rockchip at lists.infradead.org\n"
  > http://lists.infradead.org/mailman/listinfo/linux-rockchip
 
-188a394110457b07dd744588cb136d70566ff4f3f1e388b246eac5e27c7ef0d3
+8081a8eae18eefe200796152cf5c155a569a59037bab62e6a45ae8b371c368a5

diff --git a/a/1.txt b/N2/1.txt
index 4ff0f04..b06d917 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -4,7 +4,7 @@ On Fri, Feb 10, 2017 at 03:44:13PM +0800, Chris Zhong wrote:
 > be disconnected. The GRF_SOC_CON26 register has a switch bit to do it,
 > set this bit means enable PHY 1, clear this bit means enable PHY 0.
 > 
-> Signed-off-by: Chris Zhong <zyw-TNX95d0MmH7DzftRWevZcw@public.gmane.org>
+> Signed-off-by: Chris Zhong <zyw@rock-chips.com>
 > ---
 > 
 >  drivers/phy/phy-rockchip-typec.c | 9 +++++++++
@@ -70,5 +70,5 @@ Brian
 > 
 > _______________________________________________
 > Linux-rockchip mailing list
-> Linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
+> Linux-rockchip@lists.infradead.org
 > http://lists.infradead.org/mailman/listinfo/linux-rockchip
diff --git a/a/content_digest b/N2/content_digest
index 0e2ea6f..79391cf 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,20 +1,19 @@
  "ref\01486712654-15431-1-git-send-email-zyw@rock-chips.com\0"
  "ref\01486712654-15431-4-git-send-email-zyw@rock-chips.com\0"
- "ref\01486712654-15431-4-git-send-email-zyw-TNX95d0MmH7DzftRWevZcw@public.gmane.org\0"
- "From\0Brian Norris <briannorris-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org>\0"
+ "From\0Brian Norris <briannorris@chromium.org>\0"
  "Subject\0Re: [PATCH 3/4] phy: rockchip-typec: support DP phy switch\0"
  "Date\0Wed, 8 Mar 2017 16:39:23 -0800\0"
- "To\0Chris Zhong <zyw-TNX95d0MmH7DzftRWevZcw@public.gmane.org>\0"
- "Cc\0robh-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org"
-  Heiko Stuebner <heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
-  kishon-l0cyMroinI0@public.gmane.org
-  linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  seanpaul-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org
-  groeck-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
- " mark.yao-TNX95d0MmH7DzftRWevZcw@public.gmane.org\0"
+ "To\0Chris Zhong <zyw@rock-chips.com>\0"
+ "Cc\0dri-devel@lists.freedesktop.org"
+  kishon@ti.com
+  robh@kernel.org
+  linux-rockchip@lists.infradead.org
+  Heiko Stuebner <heiko@sntech.de>
+  linux-kernel@vger.kernel.org
+  seanpaul@chromium.org
+  groeck@chromium.org
+  linux-arm-kernel@lists.infradead.org
+ " mark.yao@rock-chips.com\0"
  "\00:1\0"
  "b\0"
  "On Fri, Feb 10, 2017 at 03:44:13PM +0800, Chris Zhong wrote:\n"
@@ -23,7 +22,7 @@
  "> be disconnected. The GRF_SOC_CON26 register has a switch bit to do it,\n"
  "> set this bit means enable PHY 1, clear this bit means enable PHY 0.\n"
  "> \n"
- "> Signed-off-by: Chris Zhong <zyw-TNX95d0MmH7DzftRWevZcw@public.gmane.org>\n"
+ "> Signed-off-by: Chris Zhong <zyw@rock-chips.com>\n"
  "> ---\n"
  "> \n"
  ">  drivers/phy/phy-rockchip-typec.c | 9 +++++++++\n"
@@ -89,7 +88,7 @@
  "> \n"
  "> _______________________________________________\n"
  "> Linux-rockchip mailing list\n"
- "> Linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\n"
+ "> Linux-rockchip@lists.infradead.org\n"
  > http://lists.infradead.org/mailman/listinfo/linux-rockchip
 
-188a394110457b07dd744588cb136d70566ff4f3f1e388b246eac5e27c7ef0d3
+5b0025f398fdef270bd5e9c44adf1b077d3fd3a192f435f5eb2d5e87f86cbf80

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.