From mboxrd@z Thu Jan  1 00:00:00 1970
From: Jerin Jacob <jerin.jacob@caviumnetworks.com>
Subject: Re: [PATCH] config: set cache line as 128B in the
 generic arm64 config
Date: Fri, 28 Apr 2017 10:33:00 +0530
Message-ID: <20170428050259.GA3912@jerin>
References: <20170426162919.15397-1-jerin.jacob@caviumnetworks.com>
 <CAP4Qi39OGHq8fhmFDqQBsSuU8=w5Trsb0R-=tcJm2GNgKEGcig@mail.gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Cc: dev@dpdk.org, thomas@monjalon.net, Hemant Agrawal <hemant.agrawal@nxp.com>,
 christian.ehrhardt@canonical.com
To: Jianbo Liu <jianbo.liu@linaro.org>
Return-path: <dev-bounces@dpdk.org>
Received: from NAM03-BY2-obe.outbound.protection.outlook.com
 (mail-by2nam03on0062.outbound.protection.outlook.com [104.47.42.62])
 by dpdk.org (Postfix) with ESMTP id 532912935
 for <dev@dpdk.org>; Fri, 28 Apr 2017 07:03:27 +0200 (CEST)
Content-Disposition: inline
In-Reply-To: <CAP4Qi39OGHq8fhmFDqQBsSuU8=w5Trsb0R-=tcJm2GNgKEGcig@mail.gmail.com>
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>

-----Original Message-----
> Date: Fri, 28 Apr 2017 10:14:11 +0800
> From: Jianbo Liu <jianbo.liu@linaro.org>
> To: Jerin Jacob <jerin.jacob@caviumnetworks.com>
> Cc: dev@dpdk.org, thomas@monjalon.net, Hemant Agrawal
>  <hemant.agrawal@nxp.com>, christian.ehrhardt@canonical.com
> Subject: Re: [dpdk-dev] [PATCH] config: set cache line as 128B in the
>  generic arm64 config
> 
> On 27 April 2017 at 00:29, Jerin Jacob <jerin.jacob@caviumnetworks.com> wrote:
> > armv8 implementations may have 64B or 128B cache line.
> > Setting to the maximum available cache line size in generic config to
> > address minimum DMA alignment across all arm64 implementations.
> >
> > Increasing the cacheline size has no negative impact to cache invalidation
> > on systems with a smaller cache line.
> >
> > The need for the minimum DMA alignment has impact on functional aspects
> > of the platform so default config should cater the functional aspects.
> >
> > There is an impact on memory usage with this scheme, but that's not too
> > important for the single image arm64 distribution use case.
> >
> > The arm64 linux kernel followed the similar approach for single
> > arm64 image use case.
> > http://lxr.free-electrons.com/source/arch/arm64/include/asm/cache.h
> >
> > Signed-off-by: Jerin Jacob <jerin.jacob@caviumnetworks.com>
> > ---
> >  config/defconfig_arm64-armv8a-linuxapp-gcc | 5 +++++
> >  config/defconfig_arm64-dpaa2-linuxapp-gcc  | 1 +
> >  config/defconfig_arm64-xgene1-linuxapp-gcc | 1 +
> >  3 files changed, 7 insertions(+)
> > --
> 
> Acked-by: Jianbo Liu <jianbo.liu@linaro.org>

Thomas,

Is it possible to merge this patch for v17.05-rc3?