From: Manasi Navare <manasi.d.navare@intel.com>
To: Rodrigo Vivi <rodrigo.vivi@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 08/17] drm/i915: Add MMIO helper for 6 ports with different offsets.
Date: Thu, 8 Jun 2017 16:53:17 -0700 [thread overview]
Message-ID: <20170608235317.GA20913@intel.com> (raw)
In-Reply-To: <1496959406-6031-8-git-send-email-rodrigo.vivi@intel.com>
On Thu, Jun 08, 2017 at 03:03:17PM -0700, Rodrigo Vivi wrote:
> Also new registers can have different mmio offsets
> per different lane per port.
>
> v2: Use _PICK as PORT3 instead of creating a new
> macro with if per port.
> v3: Use _PICK directly on MMIO_PORT6. While MMIO_PORT
> isn't flexible enough let's continue with MMIO_PORT6
> as we have MMIO_PORT3.
>
> Cc: Manasi Navare <manasi.d.navare@intel.com>
> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
> drivers/gpu/drm/i915/i915_reg.h | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index 9421915..52a15ce 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -62,6 +62,9 @@ static inline bool i915_mmio_reg_valid(i915_reg_t reg)
> #define _MMIO_PORT3(pipe, a, b, c) _MMIO(_PICK(pipe, a, b, c))
> #define _PLL(pll, a, b) ((a) + (pll)*((b)-(a)))
> #define _MMIO_PLL(pll, a, b) _MMIO(_PLL(pll, a, b))
> +#define _MMIO_PORT6(port, a, b, c, d, e, f) _MMIO(_PICK(port, a, b, c, d, e, f))
> +#define _MMIO_PORT6_LN(port, ln, a0, a1, b, c, d, e, f) \
> + _MMIO(_PICK(port, a0, b, c, d, e, f) + (ln * (a1 - a0)))
Don't you want to remove the #define for _PORT6, now that MMIO_PORT6 directly
uses _PICK
Manasi
> #define _PHY3(phy, ...) _PICK(phy, __VA_ARGS__)
> #define _MMIO_PHY3(phy, a, b, c) _MMIO(_PHY3(phy, a, b, c))
>
> --
> 1.9.1
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2017-06-08 23:47 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-08 22:03 [PATCH 01/17] drm/i915/cnl: Implement .get_display_clock_speed() for CNL Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 02/17] drm/i915/cnl: Implement .set_cdclk() " Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 03/17] drm/i915/cnl: Implement CNL display init/unit sequence Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 04/17] drm/i915/cnl: Allow dynamic cdclk changes on CNL Rodrigo Vivi
2017-06-09 13:00 ` Imre Deak
2017-06-09 14:34 ` Ville Syrjälä
2017-06-09 17:57 ` Pandiyan, Dhinakaran
2017-06-09 19:02 ` Imre Deak
2017-06-09 19:32 ` Ville Syrjälä
2017-06-09 19:51 ` Imre Deak
2017-06-09 20:01 ` Vivi, Rodrigo
2017-06-09 20:21 ` Imre Deak
2017-06-09 20:31 ` Vivi, Rodrigo
2017-06-09 20:42 ` Imre Deak
2017-06-09 21:07 ` Vivi, Rodrigo
2017-06-09 19:34 ` Pandiyan, Dhinakaran
2017-06-08 22:03 ` [PATCH 05/17] drm/i915/cnl: DDI - PLL mapping Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 06/17] drm/i915: Configure DPLL's for Cannonlake Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 07/17] drm/i915/cnl: Initialize PLLs Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 08/17] drm/i915: Add MMIO helper for 6 ports with different offsets Rodrigo Vivi
2017-06-08 23:53 ` Manasi Navare [this message]
2017-06-08 23:52 ` Vivi, Rodrigo
2017-06-08 22:03 ` [PATCH 09/17] drm/i915/cnl: Add registers related to voltage swing sequences Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 10/17] drm/i915/cnl: Add DDI Buffer translation tables for Cannonlake Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 11/17] drm/i915/cnl: Implement voltage swing sequence Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 12/17] drm/i915/cnl: Enable loadgen_select bit for vswing sequence Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 13/17] drm/i915/DMC/CNL: Load DMC on CNL Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 14/17] drm/i915: Use HAS_CSR instead of gen number on DMC load Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 15/17] drm/i915/cnl: Fix Cannonlake scaler mode programing Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 16/17] drm/i915/cnl: Enable fifo underrun for Cannonlake Rodrigo Vivi
2017-06-08 22:03 ` [PATCH 17/17] drm/i915/cnl: LSPCON support is gen9+ Rodrigo Vivi
2017-06-08 22:22 ` ✓ Fi.CI.BAT: success for series starting with [01/17] drm/i915/cnl: Implement .get_display_clock_speed() for CNL Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170608235317.GA20913@intel.com \
--to=manasi.d.navare@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=rodrigo.vivi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.