From mboxrd@z Thu Jan 1 00:00:00 1970 From: linux-kernel-dev@beckhoff.com (linux-kernel-dev at beckhoff.com) Date: Wed, 12 Jul 2017 11:04:08 +0200 Subject: [PATCH] ARM: dts: imx: add CX9020 Embedded PC device tree Message-ID: <20170712090408.12212-1-linux-kernel-dev@beckhoff.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org From: Patrick Br?nn The CX9020 differs from i.MX53 Quick Start Board by: - use uart2 instead of uart1 - DVI-D connector instead of VGA - no audio - CCAT FPGA connected to emi - enable rtc Signed-off-by: Patrick Br?nn --- arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/imx53-cx9020.dts | 377 +++++++++++++++++++++++++++++++++++++ 2 files changed, 378 insertions(+) create mode 100644 arch/arm/boot/dts/imx53-cx9020.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 9c5e1d944d1c..ea60698f9783 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -340,6 +340,7 @@ dtb-$(CONFIG_SOC_IMX53) += \ imx53-ard.dtb \ imx53-m53evk.dtb \ imx53-mba53.dtb \ + imx53-cx9020.dtb \ imx53-qsb.dtb \ imx53-qsrb.dtb \ imx53-smd.dtb \ diff --git a/arch/arm/boot/dts/imx53-cx9020.dts b/arch/arm/boot/dts/imx53-cx9020.dts new file mode 100644 index 000000000000..e6d05ffa9022 --- /dev/null +++ b/arch/arm/boot/dts/imx53-cx9020.dts @@ -0,0 +1,377 @@ +/* + * Copyright 2011 Freescale Semiconductor, Inc. + * Copyright 2011 Linaro Ltd. + * + * The code contained herein is licensed under the GNU General Public + * License. You may obtain a copy of the GNU General Public License + * Version 2 or later at the following locations: + * + * http://www.opensource.org/licenses/gpl-license.html + * http://www.gnu.org/copyleft/gpl.html + */ + +/dts-v1/; +#include "imx53.dtsi" + +#define MX53_PAD_EIM_D26__UART2_RXD_MUX 0x144 0x48c 0x880 0x2 0x0 +#define MX53_PAD_EIM_D27__UART2_TXD_MUX 0x148 0x490 0x000 0x2 0x0 +#define MX53_PAD_EIM_D28__UART2_RTS 0x14c 0x494 0x87c 0x2 0x0 +#define MX53_PAD_EIM_D29__UART2_CTS 0x150 0x498 0x000 0x2 0x0 + +/ { + model = "Freescale i.MX53 based Beckhoff CX9020"; + compatible = "fsl,imx53-qsb", "fsl,imx53"; + + chosen { + stdout-path = &uart2; + }; + + memory { + reg = <0x70000000 0x20000000>, + <0xb0000000 0x20000000>; + }; + + ccat { + compatible = "bhf,emi-ccat"; + }; + + display0: display at di0 { + #address-cells =<1>; + #size-cells = <0>; + compatible = "fsl,imx-parallel-display"; + interface-pix-fmt = "rgb24"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu_disp0>; + status = "okay"; + + port at 0 { + reg = <0>; + display0_in: endpoint { + remote-endpoint = <&ipu_di0_disp0>; + }; + }; + + port at 1 { + reg = <1>; + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + dvi_panel: display at 0 { + #address-cells =<1>; + #size-cells = <0>; + compatible = "simple,ddc-only"; + ddc-i2c-bus = <&i2c2>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; + + leds { + compatible = "gpio-leds"; + pwr_r { + gpios = <&gpio3 22 0>; + default-state = "off"; + }; + pwr_g { + gpios = <&gpio3 24 0>; + default-state = "on"; + }; + pwr_b { + gpios = <&gpio3 23 0>; + default-state = "off"; + }; + }; + + rtc: rtc at 53fa4000 { + compatible = "fsl,imx53-rtc", "fsl,imx25-rtc"; + reg = <0x53fa4000 0x4000>; + interrupts = <24>; + interrupt-parent = <&tzic>; + clocks = <&clks IMX5_CLK_SRTC_GATE>; + clock-names = "ipg"; + }; + + regulators { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <0>; + + reg_3p2v: regulator at 0 { + compatible = "regulator-fixed"; + reg = <0>; + regulator-name = "3P2V"; + regulator-min-microvolt = <3200000>; + regulator-max-microvolt = <3200000>; + regulator-always-on; + }; + + reg_usb_vbus: regulator at 1 { + compatible = "regulator-fixed"; + reg = <1>; + regulator-name = "usb_vbus"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + gpio = <&gpio7 8 0>; + enable-active-high; + }; + }; +}; + +&esdhc1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_esdhc1>; + cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>; + bus-width = <4>; + status = "okay"; +}; + +&esdhc2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_esdhc2>; + cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>; + bus-width = <4>; + status = "okay"; +}; + +&ipu_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&ssi2 { + status = "okay"; +}; + +&iomuxc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_hog>; + + imx53-qsb { + pinctrl_hog: hoggrp { + fsl,pins = < + MX53_PAD_GPIO_0__CCM_SSI_EXT1_CLK 0x80000000 + MX53_PAD_GPIO_8__GPIO1_8 0x80000000 + MX53_PAD_PATA_DATA14__GPIO2_14 0x80000000 + MX53_PAD_PATA_DATA15__GPIO2_15 0x80000000 + MX53_PAD_GPIO_1__GPIO1_1 0x80000000 + MX53_PAD_GPIO_4__GPIO1_4 0x80000000 + MX53_PAD_PATA_DA_0__GPIO7_6 0x80000000 + MX53_PAD_PATA_DA_2__GPIO7_8 0x80000000 + MX53_PAD_GPIO_16__GPIO7_11 0x80000000 + + MX53_PAD_EIM_OE__EMI_WEIM_OE 0x80000000 + MX53_PAD_EIM_WAIT__EMI_WEIM_WAIT 0x80000000 + MX53_PAD_EIM_LBA__EMI_WEIM_LBA 0x80000000 + MX53_PAD_EIM_RW__EMI_WEIM_RW 0x80000000 + MX53_PAD_EIM_EB0__EMI_WEIM_EB_0 0x80000000 + MX53_PAD_EIM_EB1__EMI_WEIM_EB_1 0x80000000 + MX53_PAD_EIM_EB2__EMI_WEIM_EB_2 0x80000000 + MX53_PAD_EIM_EB3__EMI_WEIM_EB_3 0x80000000 + MX53_PAD_EIM_CS0__EMI_WEIM_CS_0 0x80000000 + MX53_PAD_EIM_CS1__EMI_WEIM_CS_1 0x80000000 + MX53_PAD_EIM_A16__EMI_WEIM_A_16 0x80000000 + MX53_PAD_EIM_A17__EMI_WEIM_A_17 0x80000000 + MX53_PAD_EIM_A18__EMI_WEIM_A_18 0x80000000 + MX53_PAD_EIM_A19__EMI_WEIM_A_19 0x80000000 + MX53_PAD_EIM_A20__EMI_WEIM_A_20 0x80000000 + MX53_PAD_EIM_A21__EMI_WEIM_A_21 0x80000000 + MX53_PAD_EIM_A22__EMI_WEIM_A_22 0x80000000 + MX53_PAD_EIM_DA0__EMI_NAND_WEIM_DA_0 0xa4 + MX53_PAD_EIM_DA1__EMI_NAND_WEIM_DA_1 0xa4 + MX53_PAD_EIM_DA2__EMI_NAND_WEIM_DA_2 0xa4 + MX53_PAD_EIM_DA3__EMI_NAND_WEIM_DA_3 0xa4 + MX53_PAD_EIM_DA4__EMI_NAND_WEIM_DA_4 0xa4 + MX53_PAD_EIM_DA5__EMI_NAND_WEIM_DA_5 0xa4 + MX53_PAD_EIM_DA6__EMI_NAND_WEIM_DA_6 0xa4 + MX53_PAD_EIM_DA7__EMI_NAND_WEIM_DA_7 0xa4 + MX53_PAD_EIM_DA8__EMI_NAND_WEIM_DA_8 0xa4 + MX53_PAD_EIM_DA9__EMI_NAND_WEIM_DA_9 0xa4 + MX53_PAD_EIM_DA10__EMI_NAND_WEIM_DA_10 0xa4 + MX53_PAD_EIM_DA11__EMI_NAND_WEIM_DA_11 0xa4 + MX53_PAD_EIM_DA12__EMI_NAND_WEIM_DA_12 0xa4 + MX53_PAD_EIM_DA13__EMI_NAND_WEIM_DA_13 0xa4 + MX53_PAD_EIM_DA14__EMI_NAND_WEIM_DA_14 0xa4 + MX53_PAD_EIM_DA15__EMI_NAND_WEIM_DA_15 0xa4 + MX53_PAD_PATA_DATA0__EMI_NANDF_D_0 0xa4 + MX53_PAD_PATA_DATA1__EMI_NANDF_D_1 0xa4 + MX53_PAD_PATA_DATA2__EMI_NANDF_D_2 0xa4 + MX53_PAD_PATA_DATA3__EMI_NANDF_D_3 0xa4 + MX53_PAD_PATA_DATA4__EMI_NANDF_D_4 0xa4 + MX53_PAD_PATA_DATA5__EMI_NANDF_D_5 0xa4 + MX53_PAD_PATA_DATA6__EMI_NANDF_D_6 0xa4 + MX53_PAD_PATA_DATA7__EMI_NANDF_D_7 0xa4 + MX53_PAD_PATA_DATA8__EMI_NANDF_D_8 0xa4 + MX53_PAD_PATA_DATA9__EMI_NANDF_D_9 0xa4 + MX53_PAD_PATA_DATA10__EMI_NANDF_D_10 0xa4 + MX53_PAD_PATA_DATA11__EMI_NANDF_D_11 0xa4 + MX53_PAD_PATA_DATA12__EMI_NANDF_D_12 0xa4 + MX53_PAD_PATA_DATA13__EMI_NANDF_D_13 0xa4 + MX53_PAD_PATA_DATA14__EMI_NANDF_D_14 0xa4 + MX53_PAD_PATA_DATA15__EMI_NANDF_D_15 0xa4 + MX53_PAD_NANDF_CLE__GPIO6_7 0x00000001 + MX53_PAD_NANDF_WP_B__GPIO6_9 0x00000001 + MX53_PAD_NANDF_ALE__GPIO6_8 0x00000001 + >; + }; + + led_pin_gpio3_23: led_gpio3_23 at 0 { + fsl,pins = < + MX53_PAD_EIM_D23__GPIO3_23 0x80000000 + >; + }; + + pinctrl_audmux: audmuxgrp { + fsl,pins = < + MX53_PAD_KEY_COL0__AUDMUX_AUD5_TXC 0x80000000 + MX53_PAD_KEY_ROW0__AUDMUX_AUD5_TXD 0x80000000 + MX53_PAD_KEY_COL1__AUDMUX_AUD5_TXFS 0x80000000 + MX53_PAD_KEY_ROW1__AUDMUX_AUD5_RXD 0x80000000 + >; + }; + + pinctrl_esdhc1: esdhc1grp { + fsl,pins = < + MX53_PAD_SD1_DATA0__ESDHC1_DAT0 0x1d5 + MX53_PAD_SD1_DATA1__ESDHC1_DAT1 0x1d5 + MX53_PAD_SD1_DATA2__ESDHC1_DAT2 0x1d5 + MX53_PAD_SD1_DATA3__ESDHC1_DAT3 0x1d5 + MX53_PAD_SD1_CMD__ESDHC1_CMD 0x1d5 + MX53_PAD_SD1_CLK__ESDHC1_CLK 0x1d5 + >; + }; + + pinctrl_esdhc2: esdhc2grp { + fsl,pins = < + MX53_PAD_SD2_DATA0__ESDHC2_DAT0 0x1d5 + MX53_PAD_SD2_DATA1__ESDHC2_DAT1 0x1d5 + MX53_PAD_SD2_DATA2__ESDHC2_DAT2 0x1d5 + MX53_PAD_SD2_DATA3__ESDHC2_DAT3 0x1d5 + MX53_PAD_SD2_CMD__ESDHC2_CMD 0x1d5 + MX53_PAD_SD2_CLK__ESDHC2_CLK 0x1d5 + >; + }; + + pinctrl_fec: fecgrp { + fsl,pins = < + MX53_PAD_FEC_MDC__FEC_MDC 0x80000000 + MX53_PAD_FEC_MDIO__FEC_MDIO 0x80000000 + MX53_PAD_FEC_REF_CLK__FEC_TX_CLK 0x80000000 + MX53_PAD_FEC_RX_ER__FEC_RX_ER 0x80000000 + MX53_PAD_FEC_CRS_DV__FEC_RX_DV 0x80000000 + MX53_PAD_FEC_RXD1__FEC_RDATA_1 0x80000000 + MX53_PAD_FEC_RXD0__FEC_RDATA_0 0x80000000 + MX53_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000 + MX53_PAD_FEC_TXD1__FEC_TDATA_1 0x80000000 + MX53_PAD_FEC_TXD0__FEC_TDATA_0 0x80000000 + >; + }; + + /* open drain */ + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX53_PAD_CSI0_DAT8__I2C1_SDA 0x400001ec + MX53_PAD_CSI0_DAT9__I2C1_SCL 0x400001ec + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + MX53_PAD_KEY_ROW3__I2C2_SDA 0xc0000000 + MX53_PAD_KEY_COL3__I2C2_SCL 0xc0000000 + >; + }; + + pinctrl_ipu_disp0: ipudisp0grp { + fsl,pins = < + MX53_PAD_DI0_DISP_CLK__IPU_DI0_DISP_CLK 0x5 + MX53_PAD_DI0_PIN15__IPU_DI0_PIN15 0x5 + MX53_PAD_DI0_PIN2__IPU_DI0_PIN2 0x5 + MX53_PAD_DI0_PIN3__IPU_DI0_PIN3 0x5 + MX53_PAD_DI0_PIN4__IPU_DI0_PIN4 0x5 + MX53_PAD_DISP0_DAT0__IPU_DISP0_DAT_0 0x5 + MX53_PAD_DISP0_DAT1__IPU_DISP0_DAT_1 0x5 + MX53_PAD_DISP0_DAT2__IPU_DISP0_DAT_2 0x5 + MX53_PAD_DISP0_DAT3__IPU_DISP0_DAT_3 0x5 + MX53_PAD_DISP0_DAT4__IPU_DISP0_DAT_4 0x5 + MX53_PAD_DISP0_DAT5__IPU_DISP0_DAT_5 0x5 + MX53_PAD_DISP0_DAT6__IPU_DISP0_DAT_6 0x5 + MX53_PAD_DISP0_DAT7__IPU_DISP0_DAT_7 0x5 + MX53_PAD_DISP0_DAT8__IPU_DISP0_DAT_8 0x5 + MX53_PAD_DISP0_DAT9__IPU_DISP0_DAT_9 0x5 + MX53_PAD_DISP0_DAT10__IPU_DISP0_DAT_10 0x5 + MX53_PAD_DISP0_DAT11__IPU_DISP0_DAT_11 0x5 + MX53_PAD_DISP0_DAT12__IPU_DISP0_DAT_12 0x5 + MX53_PAD_DISP0_DAT13__IPU_DISP0_DAT_13 0x5 + MX53_PAD_DISP0_DAT14__IPU_DISP0_DAT_14 0x5 + MX53_PAD_DISP0_DAT15__IPU_DISP0_DAT_15 0x5 + MX53_PAD_DISP0_DAT16__IPU_DISP0_DAT_16 0x5 + MX53_PAD_DISP0_DAT17__IPU_DISP0_DAT_17 0x5 + MX53_PAD_DISP0_DAT18__IPU_DISP0_DAT_18 0x5 + MX53_PAD_DISP0_DAT19__IPU_DISP0_DAT_19 0x5 + MX53_PAD_DISP0_DAT20__IPU_DISP0_DAT_20 0x5 + MX53_PAD_DISP0_DAT21__IPU_DISP0_DAT_21 0x5 + MX53_PAD_DISP0_DAT22__IPU_DISP0_DAT_22 0x5 + MX53_PAD_DISP0_DAT23__IPU_DISP0_DAT_23 0x5 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX53_PAD_EIM_D26__UART2_RXD_MUX 0x1e4 + MX53_PAD_EIM_D27__UART2_TXD_MUX 0x1e4 + MX53_PAD_EIM_D28__UART2_RTS 0x1e4 + MX53_PAD_EIM_D29__UART2_CTS 0x1e4 + >; + }; + }; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + status = "okay"; +}; + +&audmux { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_audmux>; + status = "okay"; +}; + +&fec { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec>; + phy-mode = "rmii"; + phy-reset-gpios = <&gpio7 6 0>; + status = "okay"; +}; + +&sata { + status = "okay"; +}; + +&vpu { + status = "okay"; +}; + +&usbh1 { + vbus-supply = <®_usb_vbus>; + phy_type = "utmi"; + status = "okay"; +}; + +&usbotg { + dr_mode = "peripheral"; + status = "okay"; +}; -- 2.11.0 From mboxrd@z Thu Jan 1 00:00:00 1970 From: Subject: [PATCH] ARM: dts: imx: add CX9020 Embedded PC device tree Date: Wed, 12 Jul 2017 11:04:08 +0200 Message-ID: <20170712090408.12212-1-linux-kernel-dev@beckhoff.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=m.gmane.org@lists.infradead.org To: robh+dt@kernel.org, mark.rutland@arm.com Cc: devicetree@vger.kernel.org, =?UTF-8?q?Patrick=20Br=C3=BCnn?= , linux@armlinux.org.uk, linux-kernel@vger.kernel.org, kernel@pengutronix.de, fabio.estevam@nxp.com, shawnguo@kernel.org, linux-arm-kernel@lists.infradead.org List-Id: devicetree@vger.kernel.org RnJvbTogUGF0cmljayBCcsO8bm4gPHAuYnJ1ZW5uQGJlY2tob2ZmLmNvbT4KClRoZSBDWDkwMjAg ZGlmZmVycyBmcm9tIGkuTVg1MyBRdWljayBTdGFydCBCb2FyZCBieToKLSB1c2UgdWFydDIgaW5z dGVhZCBvZiB1YXJ0MQotIERWSS1EIGNvbm5lY3RvciBpbnN0ZWFkIG9mIFZHQQotIG5vIGF1ZGlv Ci0gQ0NBVCBGUEdBIGNvbm5lY3RlZCB0byBlbWkKLSBlbmFibGUgcnRjCgpTaWduZWQtb2ZmLWJ5 OiBQYXRyaWNrIEJyw7xubiA8cC5icnVlbm5AYmVja2hvZmYuY29tPgotLS0KIGFyY2gvYXJtL2Jv b3QvZHRzL01ha2VmaWxlICAgICAgICAgfCAgIDEgKwogYXJjaC9hcm0vYm9vdC9kdHMvaW14NTMt Y3g5MDIwLmR0cyB8IDM3NyArKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrCiAy IGZpbGVzIGNoYW5nZWQsIDM3OCBpbnNlcnRpb25zKCspCiBjcmVhdGUgbW9kZSAxMDA2NDQgYXJj aC9hcm0vYm9vdC9kdHMvaW14NTMtY3g5MDIwLmR0cwoKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jv b3QvZHRzL01ha2VmaWxlIGIvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUKaW5kZXggOWM1ZTFk OTQ0ZDFjLi5lYTYwNjk4Zjk3ODMgMTAwNjQ0Ci0tLSBhL2FyY2gvYXJtL2Jvb3QvZHRzL01ha2Vm aWxlCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL01ha2VmaWxlCkBAIC0zNDAsNiArMzQwLDcgQEAg ZHRiLSQoQ09ORklHX1NPQ19JTVg1MykgKz0gXAogCWlteDUzLWFyZC5kdGIgXAogCWlteDUzLW01 M2V2ay5kdGIgXAogCWlteDUzLW1iYTUzLmR0YiBcCisJaW14NTMtY3g5MDIwLmR0YiBcCiAJaW14 NTMtcXNiLmR0YiBcCiAJaW14NTMtcXNyYi5kdGIgXAogCWlteDUzLXNtZC5kdGIgXApkaWZmIC0t Z2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvaW14NTMtY3g5MDIwLmR0cyBiL2FyY2gvYXJtL2Jvb3Qv ZHRzL2lteDUzLWN4OTAyMC5kdHMKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAw MDAwLi5lNmQwNWZmYTkwMjIKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2FybS9ib290L2R0cy9p bXg1My1jeDkwMjAuZHRzCkBAIC0wLDAgKzEsMzc3IEBACisvKgorICogQ29weXJpZ2h0IDIwMTEg RnJlZXNjYWxlIFNlbWljb25kdWN0b3IsIEluYy4KKyAqIENvcHlyaWdodCAyMDExIExpbmFybyBM dGQuCisgKgorICogVGhlIGNvZGUgY29udGFpbmVkIGhlcmVpbiBpcyBsaWNlbnNlZCB1bmRlciB0 aGUgR05VIEdlbmVyYWwgUHVibGljCisgKiBMaWNlbnNlLiBZb3UgbWF5IG9idGFpbiBhIGNvcHkg b2YgdGhlIEdOVSBHZW5lcmFsIFB1YmxpYyBMaWNlbnNlCisgKiBWZXJzaW9uIDIgb3IgbGF0ZXIg YXQgdGhlIGZvbGxvd2luZyBsb2NhdGlvbnM6CisgKgorICogaHR0cDovL3d3dy5vcGVuc291cmNl Lm9yZy9saWNlbnNlcy9ncGwtbGljZW5zZS5odG1sCisgKiBodHRwOi8vd3d3LmdudS5vcmcvY29w eWxlZnQvZ3BsLmh0bWwKKyAqLworCisvZHRzLXYxLzsKKyNpbmNsdWRlICJpbXg1My5kdHNpIgor CisjZGVmaW5lIE1YNTNfUEFEX0VJTV9EMjZfX1VBUlQyX1JYRF9NVVggICAgMHgxNDQgMHg0OGMg MHg4ODAgMHgyIDB4MAorI2RlZmluZSBNWDUzX1BBRF9FSU1fRDI3X19VQVJUMl9UWERfTVVYICAg IDB4MTQ4IDB4NDkwIDB4MDAwIDB4MiAweDAKKyNkZWZpbmUgTVg1M19QQURfRUlNX0QyOF9fVUFS VDJfUlRTICAgICAgICAweDE0YyAweDQ5NCAweDg3YyAweDIgMHgwCisjZGVmaW5lIE1YNTNfUEFE X0VJTV9EMjlfX1VBUlQyX0NUUyAgICAgICAgMHgxNTAgMHg0OTggMHgwMDAgMHgyIDB4MAorCisv IHsKKwltb2RlbCA9ICJGcmVlc2NhbGUgaS5NWDUzIGJhc2VkIEJlY2tob2ZmIENYOTAyMCI7CisJ Y29tcGF0aWJsZSA9ICJmc2wsaW14NTMtcXNiIiwgImZzbCxpbXg1MyI7CisKKwljaG9zZW4gewor CQlzdGRvdXQtcGF0aCA9ICZ1YXJ0MjsKKwl9OworCisJbWVtb3J5IHsKKwkJcmVnID0gPDB4NzAw MDAwMDAgMHgyMDAwMDAwMD4sCisJCSAgICAgIDwweGIwMDAwMDAwIDB4MjAwMDAwMDA+OworCX07 CisKKwljY2F0IHsKKwkJY29tcGF0aWJsZSA9ICJiaGYsZW1pLWNjYXQiOworCX07CisKKwlkaXNw bGF5MDogZGlzcGxheUBkaTAgeworCQkjYWRkcmVzcy1jZWxscyA9PDE+OworCQkjc2l6ZS1jZWxs cyA9IDwwPjsKKwkJY29tcGF0aWJsZSA9ICJmc2wsaW14LXBhcmFsbGVsLWRpc3BsYXkiOworCQlp bnRlcmZhY2UtcGl4LWZtdCA9ICJyZ2IyNCI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7 CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF9pcHVfZGlzcDA+OworCQlzdGF0dXMgPSAib2theSI7 CisKKwkJcG9ydEAwIHsKKwkJCXJlZyA9IDwwPjsKKwkJCWRpc3BsYXkwX2luOiBlbmRwb2ludCB7 CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZpcHVfZGkwX2Rpc3AwPjsKKwkJCX07CisJCX07CisK KwkJcG9ydEAxIHsKKwkJCXJlZyA9IDwxPjsKKwkJCWRpc3BsYXkwX291dDogZW5kcG9pbnQgewor CQkJCXJlbW90ZS1lbmRwb2ludCA9IDwmcGFuZWxfaW4+OworCQkJfTsKKwkJfTsKKwl9OworCisJ ZHZpX3BhbmVsOiBkaXNwbGF5QDAgeworCQkjYWRkcmVzcy1jZWxscyA9PDE+OworCQkjc2l6ZS1j ZWxscyA9IDwwPjsKKwkJY29tcGF0aWJsZSA9ICJzaW1wbGUsZGRjLW9ubHkiOworCQlkZGMtaTJj LWJ1cyA9IDwmaTJjMj47CisKKwkJcG9ydCB7CisJCQlwYW5lbF9pbjogZW5kcG9pbnQgeworCQkJ CXJlbW90ZS1lbmRwb2ludCA9IDwmZGlzcGxheTBfb3V0PjsKKwkJCX07CisJCX07CisJfTsKKwor CWxlZHMgeworCQljb21wYXRpYmxlID0gImdwaW8tbGVkcyI7CisJCXB3cl9yIHsKKwkJCWdwaW9z ID0gPCZncGlvMyAyMiAwPjsKKwkJCWRlZmF1bHQtc3RhdGUgPSAib2ZmIjsKKwkJfTsKKwkJcHdy X2cgeworCQkJZ3Bpb3MgPSA8JmdwaW8zIDI0IDA+OworCQkJZGVmYXVsdC1zdGF0ZSA9ICJvbiI7 CisJCX07CisJCXB3cl9iIHsKKwkJCWdwaW9zID0gPCZncGlvMyAyMyAwPjsKKwkJCWRlZmF1bHQt c3RhdGUgPSAib2ZmIjsKKwkJfTsKKwl9OworCisJcnRjOiBydGNANTNmYTQwMDAgeworCQljb21w YXRpYmxlID0gImZzbCxpbXg1My1ydGMiLCAiZnNsLGlteDI1LXJ0YyI7CisJCXJlZyA9IDwweDUz ZmE0MDAwIDB4NDAwMD47CisJCWludGVycnVwdHMgPSA8MjQ+OworCQlpbnRlcnJ1cHQtcGFyZW50 ID0gPCZ0emljPjsKKwkJY2xvY2tzID0gPCZjbGtzIElNWDVfQ0xLX1NSVENfR0FURT47CisJCWNs b2NrLW5hbWVzID0gImlwZyI7CisJfTsKKworCXJlZ3VsYXRvcnMgeworCQljb21wYXRpYmxlID0g InNpbXBsZS1idXMiOworCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKKwkJI3NpemUtY2VsbHMgPSA8 MD47CisKKwkJcmVnXzNwMnY6IHJlZ3VsYXRvckAwIHsKKwkJCWNvbXBhdGlibGUgPSAicmVndWxh dG9yLWZpeGVkIjsKKwkJCXJlZyA9IDwwPjsKKwkJCXJlZ3VsYXRvci1uYW1lID0gIjNQMlYiOwor CQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MzIwMDAwMD47CisJCQlyZWd1bGF0b3ItbWF4 LW1pY3Jvdm9sdCA9IDwzMjAwMDAwPjsKKwkJCXJlZ3VsYXRvci1hbHdheXMtb247CisJCX07CisK KwkJcmVnX3VzYl92YnVzOiByZWd1bGF0b3JAMSB7CisJCQljb21wYXRpYmxlID0gInJlZ3VsYXRv ci1maXhlZCI7CisJCQlyZWcgPSA8MT47CisJCQlyZWd1bGF0b3ItbmFtZSA9ICJ1c2JfdmJ1cyI7 CisJCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDw1MDAwMDAwPjsKKwkJCXJlZ3VsYXRvci1t YXgtbWljcm92b2x0ID0gPDUwMDAwMDA+OworCQkJZ3BpbyA9IDwmZ3BpbzcgOCAwPjsKKwkJCWVu YWJsZS1hY3RpdmUtaGlnaDsKKwkJfTsKKwl9OworfTsKKworJmVzZGhjMSB7CisJcGluY3RybC1u YW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfZXNkaGMxPjsKKwljZC1n cGlvcyA9IDwmZ3BpbzEgMSBHUElPX0FDVElWRV9MT1c+OworCWJ1cy13aWR0aCA9IDw0PjsKKwlz dGF0dXMgPSAib2theSI7Cit9OworCismZXNkaGMyIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1 bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9lc2RoYzI+OworCWNkLWdwaW9zID0gPCZncGlv MSA0IEdQSU9fQUNUSVZFX0xPVz47CisJYnVzLXdpZHRoID0gPDQ+OworCXN0YXR1cyA9ICJva2F5 IjsKK307CisKKyZpcHVfZGkwX2Rpc3AwIHsKKwlyZW1vdGUtZW5kcG9pbnQgPSA8JmRpc3BsYXkw X2luPjsKK307CisKKyZzc2kyIHsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismaW9tdXhjIHsK KwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9ob2c+ OworCisJaW14NTMtcXNiIHsKKwkJcGluY3RybF9ob2c6IGhvZ2dycCB7CisJCQlmc2wscGlucyA9 IDwKKwkJCQlNWDUzX1BBRF9HUElPXzBfX0NDTV9TU0lfRVhUMV9DTEsgMHg4MDAwMDAwMAorCQkJ CU1YNTNfUEFEX0dQSU9fOF9fR1BJTzFfOCAgICAgICAgICAweDgwMDAwMDAwCisJCQkJTVg1M19Q QURfUEFUQV9EQVRBMTRfX0dQSU8yXzE0ICAgIDB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9QQVRB X0RBVEExNV9fR1BJTzJfMTUgICAgMHg4MDAwMDAwMAorCQkJCU1YNTNfUEFEX0dQSU9fMV9fR1BJ TzFfMSAgICAgICAgICAweDgwMDAwMDAwCisJCQkJTVg1M19QQURfR1BJT180X19HUElPMV80ICAg ICAgICAgIDB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9QQVRBX0RBXzBfX0dQSU83XzYgICAgICAg MHg4MDAwMDAwMAorCQkJCU1YNTNfUEFEX1BBVEFfREFfMl9fR1BJTzdfOAkgIDB4ODAwMDAwMDAK KwkJCQlNWDUzX1BBRF9HUElPXzE2X19HUElPN18xMSAgICAgICAgMHg4MDAwMDAwMAorCisJCQkJ TVg1M19QQURfRUlNX09FX19FTUlfV0VJTV9PRSAgICAgICAgICAgIDB4ODAwMDAwMDAKKwkJCQlN WDUzX1BBRF9FSU1fV0FJVF9fRU1JX1dFSU1fV0FJVCAgICAgICAgMHg4MDAwMDAwMAorCQkJCU1Y NTNfUEFEX0VJTV9MQkFfX0VNSV9XRUlNX0xCQSAgICAgICAgICAweDgwMDAwMDAwCisJCQkJTVg1 M19QQURfRUlNX1JXX19FTUlfV0VJTV9SVyAgICAgICAgICAgIDB4ODAwMDAwMDAKKwkJCQlNWDUz X1BBRF9FSU1fRUIwX19FTUlfV0VJTV9FQl8wICAgICAgICAgMHg4MDAwMDAwMAorCQkJCU1YNTNf UEFEX0VJTV9FQjFfX0VNSV9XRUlNX0VCXzEgICAgICAgICAweDgwMDAwMDAwCisJCQkJTVg1M19Q QURfRUlNX0VCMl9fRU1JX1dFSU1fRUJfMiAgICAgICAgIDB4ODAwMDAwMDAKKwkJCQlNWDUzX1BB RF9FSU1fRUIzX19FTUlfV0VJTV9FQl8zICAgICAgICAgMHg4MDAwMDAwMAorCQkJCU1YNTNfUEFE X0VJTV9DUzBfX0VNSV9XRUlNX0NTXzAgICAgICAgICAweDgwMDAwMDAwCisJCQkJTVg1M19QQURf RUlNX0NTMV9fRU1JX1dFSU1fQ1NfMSAgICAgICAgIDB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9F SU1fQTE2X19FTUlfV0VJTV9BXzE2ICAgICAgICAgMHg4MDAwMDAwMAorCQkJCU1YNTNfUEFEX0VJ TV9BMTdfX0VNSV9XRUlNX0FfMTcgICAgICAgICAweDgwMDAwMDAwCisJCQkJTVg1M19QQURfRUlN X0ExOF9fRU1JX1dFSU1fQV8xOCAgICAgICAgIDB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9FSU1f QTE5X19FTUlfV0VJTV9BXzE5ICAgICAgICAgMHg4MDAwMDAwMAorCQkJCU1YNTNfUEFEX0VJTV9B MjBfX0VNSV9XRUlNX0FfMjAgICAgICAgICAweDgwMDAwMDAwCisJCQkJTVg1M19QQURfRUlNX0Ey MV9fRU1JX1dFSU1fQV8yMSAgICAgICAgIDB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9FSU1fQTIy X19FTUlfV0VJTV9BXzIyICAgICAgICAgMHg4MDAwMDAwMAorCQkJCU1YNTNfUEFEX0VJTV9EQTBf X0VNSV9OQU5EX1dFSU1fREFfMCAgICAweGE0CisJCQkJTVg1M19QQURfRUlNX0RBMV9fRU1JX05B TkRfV0VJTV9EQV8xICAgIDB4YTQKKwkJCQlNWDUzX1BBRF9FSU1fREEyX19FTUlfTkFORF9XRUlN X0RBXzIgICAgMHhhNAorCQkJCU1YNTNfUEFEX0VJTV9EQTNfX0VNSV9OQU5EX1dFSU1fREFfMyAg ICAweGE0CisJCQkJTVg1M19QQURfRUlNX0RBNF9fRU1JX05BTkRfV0VJTV9EQV80ICAgIDB4YTQK KwkJCQlNWDUzX1BBRF9FSU1fREE1X19FTUlfTkFORF9XRUlNX0RBXzUgICAgMHhhNAorCQkJCU1Y NTNfUEFEX0VJTV9EQTZfX0VNSV9OQU5EX1dFSU1fREFfNiAgICAweGE0CisJCQkJTVg1M19QQURf RUlNX0RBN19fRU1JX05BTkRfV0VJTV9EQV83ICAgIDB4YTQKKwkJCQlNWDUzX1BBRF9FSU1fREE4 X19FTUlfTkFORF9XRUlNX0RBXzggICAgMHhhNAorCQkJCU1YNTNfUEFEX0VJTV9EQTlfX0VNSV9O QU5EX1dFSU1fREFfOSAgICAweGE0CisJCQkJTVg1M19QQURfRUlNX0RBMTBfX0VNSV9OQU5EX1dF SU1fREFfMTAJMHhhNAorCQkJCU1YNTNfUEFEX0VJTV9EQTExX19FTUlfTkFORF9XRUlNX0RBXzEx ICAweGE0CisJCQkJTVg1M19QQURfRUlNX0RBMTJfX0VNSV9OQU5EX1dFSU1fREFfMTIgIDB4YTQK KwkJCQlNWDUzX1BBRF9FSU1fREExM19fRU1JX05BTkRfV0VJTV9EQV8xMyAgMHhhNAorCQkJCU1Y NTNfUEFEX0VJTV9EQTE0X19FTUlfTkFORF9XRUlNX0RBXzE0ICAweGE0CisJCQkJTVg1M19QQURf RUlNX0RBMTVfX0VNSV9OQU5EX1dFSU1fREFfMTUgIDB4YTQKKwkJCQlNWDUzX1BBRF9QQVRBX0RB VEEwX19FTUlfTkFOREZfRF8wICAgICAgMHhhNAorCQkJCU1YNTNfUEFEX1BBVEFfREFUQTFfX0VN SV9OQU5ERl9EXzEgICAgICAweGE0CisJCQkJTVg1M19QQURfUEFUQV9EQVRBMl9fRU1JX05BTkRG X0RfMiAgICAgIDB4YTQKKwkJCQlNWDUzX1BBRF9QQVRBX0RBVEEzX19FTUlfTkFOREZfRF8zICAg ICAgMHhhNAorCQkJCU1YNTNfUEFEX1BBVEFfREFUQTRfX0VNSV9OQU5ERl9EXzQgICAgICAweGE0 CisJCQkJTVg1M19QQURfUEFUQV9EQVRBNV9fRU1JX05BTkRGX0RfNSAgICAgIDB4YTQKKwkJCQlN WDUzX1BBRF9QQVRBX0RBVEE2X19FTUlfTkFOREZfRF82ICAgICAgMHhhNAorCQkJCU1YNTNfUEFE X1BBVEFfREFUQTdfX0VNSV9OQU5ERl9EXzcgICAgICAweGE0CisJCQkJTVg1M19QQURfUEFUQV9E QVRBOF9fRU1JX05BTkRGX0RfOCAgICAgIDB4YTQKKwkJCQlNWDUzX1BBRF9QQVRBX0RBVEE5X19F TUlfTkFOREZfRF85ICAgICAgMHhhNAorCQkJCU1YNTNfUEFEX1BBVEFfREFUQTEwX19FTUlfTkFO REZfRF8xMCAgICAweGE0CisJCQkJTVg1M19QQURfUEFUQV9EQVRBMTFfX0VNSV9OQU5ERl9EXzEx ICAgIDB4YTQKKwkJCQlNWDUzX1BBRF9QQVRBX0RBVEExMl9fRU1JX05BTkRGX0RfMTIgICAgMHhh NAorCQkJCU1YNTNfUEFEX1BBVEFfREFUQTEzX19FTUlfTkFOREZfRF8xMyAgICAweGE0CisJCQkJ TVg1M19QQURfUEFUQV9EQVRBMTRfX0VNSV9OQU5ERl9EXzE0ICAgIDB4YTQKKwkJCQlNWDUzX1BB RF9QQVRBX0RBVEExNV9fRU1JX05BTkRGX0RfMTUgICAgMHhhNAorCQkJCU1YNTNfUEFEX05BTkRG X0NMRV9fR1BJTzZfNyAgICAgICAgICAgICAweDAwMDAwMDAxCisJCQkJTVg1M19QQURfTkFOREZf V1BfQl9fR1BJTzZfOSAgICAgICAgICAgIDB4MDAwMDAwMDEKKwkJCQlNWDUzX1BBRF9OQU5ERl9B TEVfX0dQSU82XzggICAgICAgICAgICAgMHgwMDAwMDAwMQorCQkJPjsKKwkJfTsKKworCQlsZWRf cGluX2dwaW8zXzIzOiBsZWRfZ3BpbzNfMjNAMCB7CisJCQlmc2wscGlucyA9IDwKKwkJCQlNWDUz X1BBRF9FSU1fRDIzX19HUElPM18yMyAweDgwMDAwMDAwCisJCQk+OworCQl9OworCisJCXBpbmN0 cmxfYXVkbXV4OiBhdWRtdXhncnAgeworCQkJZnNsLHBpbnMgPSA8CisJCQkJTVg1M19QQURfS0VZ X0NPTDBfX0FVRE1VWF9BVUQ1X1RYQwkweDgwMDAwMDAwCisJCQkJTVg1M19QQURfS0VZX1JPVzBf X0FVRE1VWF9BVUQ1X1RYRAkweDgwMDAwMDAwCisJCQkJTVg1M19QQURfS0VZX0NPTDFfX0FVRE1V WF9BVUQ1X1RYRlMJMHg4MDAwMDAwMAorCQkJCU1YNTNfUEFEX0tFWV9ST1cxX19BVURNVVhfQVVE NV9SWEQJMHg4MDAwMDAwMAorCQkJPjsKKwkJfTsKKworCQlwaW5jdHJsX2VzZGhjMTogZXNkaGMx Z3JwIHsKKwkJCWZzbCxwaW5zID0gPAorCQkJCU1YNTNfUEFEX1NEMV9EQVRBMF9fRVNESEMxX0RB VDAJCTB4MWQ1CisJCQkJTVg1M19QQURfU0QxX0RBVEExX19FU0RIQzFfREFUMQkJMHgxZDUKKwkJ CQlNWDUzX1BBRF9TRDFfREFUQTJfX0VTREhDMV9EQVQyCQkweDFkNQorCQkJCU1YNTNfUEFEX1NE MV9EQVRBM19fRVNESEMxX0RBVDMJCTB4MWQ1CisJCQkJTVg1M19QQURfU0QxX0NNRF9fRVNESEMx X0NNRAkJMHgxZDUKKwkJCQlNWDUzX1BBRF9TRDFfQ0xLX19FU0RIQzFfQ0xLCQkweDFkNQorCQkJ PjsKKwkJfTsKKworCQlwaW5jdHJsX2VzZGhjMjogZXNkaGMyZ3JwIHsKKwkJCWZzbCxwaW5zID0g PAorCQkJCU1YNTNfUEFEX1NEMl9EQVRBMF9fRVNESEMyX0RBVDAJCTB4MWQ1CisJCQkJTVg1M19Q QURfU0QyX0RBVEExX19FU0RIQzJfREFUMQkJMHgxZDUKKwkJCQlNWDUzX1BBRF9TRDJfREFUQTJf X0VTREhDMl9EQVQyCQkweDFkNQorCQkJCU1YNTNfUEFEX1NEMl9EQVRBM19fRVNESEMyX0RBVDMJ CTB4MWQ1CisJCQkJTVg1M19QQURfU0QyX0NNRF9fRVNESEMyX0NNRAkJMHgxZDUKKwkJCQlNWDUz X1BBRF9TRDJfQ0xLX19FU0RIQzJfQ0xLCQkweDFkNQorCQkJPjsKKwkJfTsKKworCQlwaW5jdHJs X2ZlYzogZmVjZ3JwIHsKKwkJCWZzbCxwaW5zID0gPAorCQkJCU1YNTNfUEFEX0ZFQ19NRENfX0ZF Q19NREMJCTB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9GRUNfTURJT19fRkVDX01ESU8JCTB4ODAw MDAwMDAKKwkJCQlNWDUzX1BBRF9GRUNfUkVGX0NMS19fRkVDX1RYX0NMSwkweDgwMDAwMDAwCisJ CQkJTVg1M19QQURfRkVDX1JYX0VSX19GRUNfUlhfRVIJCTB4ODAwMDAwMDAKKwkJCQlNWDUzX1BB RF9GRUNfQ1JTX0RWX19GRUNfUlhfRFYJCTB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9GRUNfUlhE MV9fRkVDX1JEQVRBXzEJCTB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9GRUNfUlhEMF9fRkVDX1JE QVRBXzAJCTB4ODAwMDAwMDAKKwkJCQlNWDUzX1BBRF9GRUNfVFhfRU5fX0ZFQ19UWF9FTgkJMHg4 MDAwMDAwMAorCQkJCU1YNTNfUEFEX0ZFQ19UWEQxX19GRUNfVERBVEFfMQkJMHg4MDAwMDAwMAor CQkJCU1YNTNfUEFEX0ZFQ19UWEQwX19GRUNfVERBVEFfMAkJMHg4MDAwMDAwMAorCQkJPjsKKwkJ fTsKKworCQkvKiBvcGVuIGRyYWluICovCisJCXBpbmN0cmxfaTJjMTogaTJjMWdycCB7CisJCQlm c2wscGlucyA9IDwKKwkJCQlNWDUzX1BBRF9DU0kwX0RBVDhfX0kyQzFfU0RBCQkweDQwMDAwMWVj CisJCQkJTVg1M19QQURfQ1NJMF9EQVQ5X19JMkMxX1NDTAkJMHg0MDAwMDFlYworCQkJPjsKKwkJ fTsKKworCQlwaW5jdHJsX2kyYzI6IGkyYzJncnAgeworCQkJZnNsLHBpbnMgPSA8CisJCQkJTVg1 M19QQURfS0VZX1JPVzNfX0kyQzJfU0RBICAgICAgICAgICAgIDB4YzAwMDAwMDAKKwkJCQlNWDUz X1BBRF9LRVlfQ09MM19fSTJDMl9TQ0wgICAgICAgICAgICAgMHhjMDAwMDAwMAorCQkJPjsKKwkJ fTsKKworCQlwaW5jdHJsX2lwdV9kaXNwMDogaXB1ZGlzcDBncnAgeworCQkJZnNsLHBpbnMgPSA8 CisJCQkJTVg1M19QQURfREkwX0RJU1BfQ0xLX19JUFVfREkwX0RJU1BfQ0xLCTB4NQorCQkJCU1Y NTNfUEFEX0RJMF9QSU4xNV9fSVBVX0RJMF9QSU4xNQkweDUKKwkJCQlNWDUzX1BBRF9ESTBfUElO Ml9fSVBVX0RJMF9QSU4yCQkweDUKKwkJCQlNWDUzX1BBRF9ESTBfUElOM19fSVBVX0RJMF9QSU4z CQkweDUKKwkJCQlNWDUzX1BBRF9ESTBfUElONF9fSVBVX0RJMF9QSU40CQkweDUKKwkJCQlNWDUz X1BBRF9ESVNQMF9EQVQwX19JUFVfRElTUDBfREFUXzAJMHg1CisJCQkJTVg1M19QQURfRElTUDBf REFUMV9fSVBVX0RJU1AwX0RBVF8xCTB4NQorCQkJCU1YNTNfUEFEX0RJU1AwX0RBVDJfX0lQVV9E SVNQMF9EQVRfMgkweDUKKwkJCQlNWDUzX1BBRF9ESVNQMF9EQVQzX19JUFVfRElTUDBfREFUXzMJ MHg1CisJCQkJTVg1M19QQURfRElTUDBfREFUNF9fSVBVX0RJU1AwX0RBVF80CTB4NQorCQkJCU1Y NTNfUEFEX0RJU1AwX0RBVDVfX0lQVV9ESVNQMF9EQVRfNQkweDUKKwkJCQlNWDUzX1BBRF9ESVNQ MF9EQVQ2X19JUFVfRElTUDBfREFUXzYJMHg1CisJCQkJTVg1M19QQURfRElTUDBfREFUN19fSVBV X0RJU1AwX0RBVF83CTB4NQorCQkJCU1YNTNfUEFEX0RJU1AwX0RBVDhfX0lQVV9ESVNQMF9EQVRf OAkweDUKKwkJCQlNWDUzX1BBRF9ESVNQMF9EQVQ5X19JUFVfRElTUDBfREFUXzkJMHg1CisJCQkJ TVg1M19QQURfRElTUDBfREFUMTBfX0lQVV9ESVNQMF9EQVRfMTAJMHg1CisJCQkJTVg1M19QQURf RElTUDBfREFUMTFfX0lQVV9ESVNQMF9EQVRfMTEJMHg1CisJCQkJTVg1M19QQURfRElTUDBfREFU MTJfX0lQVV9ESVNQMF9EQVRfMTIJMHg1CisJCQkJTVg1M19QQURfRElTUDBfREFUMTNfX0lQVV9E SVNQMF9EQVRfMTMJMHg1CisJCQkJTVg1M19QQURfRElTUDBfREFUMTRfX0lQVV9ESVNQMF9EQVRf MTQJMHg1CisJCQkJTVg1M19QQURfRElTUDBfREFUMTVfX0lQVV9ESVNQMF9EQVRfMTUJMHg1CisJ CQkJTVg1M19QQURfRElTUDBfREFUMTZfX0lQVV9ESVNQMF9EQVRfMTYJMHg1CisJCQkJTVg1M19Q QURfRElTUDBfREFUMTdfX0lQVV9ESVNQMF9EQVRfMTcJMHg1CisJCQkJTVg1M19QQURfRElTUDBf REFUMThfX0lQVV9ESVNQMF9EQVRfMTgJMHg1CisJCQkJTVg1M19QQURfRElTUDBfREFUMTlfX0lQ VV9ESVNQMF9EQVRfMTkJMHg1CisJCQkJTVg1M19QQURfRElTUDBfREFUMjBfX0lQVV9ESVNQMF9E QVRfMjAJMHg1CisJCQkJTVg1M19QQURfRElTUDBfREFUMjFfX0lQVV9ESVNQMF9EQVRfMjEJMHg1 CisJCQkJTVg1M19QQURfRElTUDBfREFUMjJfX0lQVV9ESVNQMF9EQVRfMjIJMHg1CisJCQkJTVg1 M19QQURfRElTUDBfREFUMjNfX0lQVV9ESVNQMF9EQVRfMjMJMHg1CisJCQk+OworCQl9OworCisJ CXBpbmN0cmxfdWFydDI6IHVhcnQyZ3JwIHsKKwkJCWZzbCxwaW5zID0gPAorCQkJCU1YNTNfUEFE X0VJTV9EMjZfX1VBUlQyX1JYRF9NVVgJMHgxZTQKKwkJCQlNWDUzX1BBRF9FSU1fRDI3X19VQVJU Ml9UWERfTVVYIDB4MWU0CisJCQkJTVg1M19QQURfRUlNX0QyOF9fVUFSVDJfUlRTIDB4MWU0CisJ CQkJTVg1M19QQURfRUlNX0QyOV9fVUFSVDJfQ1RTIDB4MWU0CisJCQk+OworCQl9OworCX07Cit9 OworCismdWFydDIgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0g PCZwaW5jdHJsX3VhcnQyPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismaTJjMiB7CisJcGlu Y3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfaTJjMj47CisJ c3RhdHVzID0gIm9rYXkiOworfTsKKworJmF1ZG11eCB7CisJcGluY3RybC1uYW1lcyA9ICJkZWZh dWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfYXVkbXV4PjsKKwlzdGF0dXMgPSAib2theSI7 Cit9OworCismZmVjIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9 IDwmcGluY3RybF9mZWM+OworCXBoeS1tb2RlID0gInJtaWkiOworCXBoeS1yZXNldC1ncGlvcyA9 IDwmZ3BpbzcgNiAwPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismc2F0YSB7CisJc3RhdHVz ID0gIm9rYXkiOworfTsKKworJnZwdSB7CisJc3RhdHVzID0gIm9rYXkiOworfTsKKworJnVzYmgx IHsKKwl2YnVzLXN1cHBseSA9IDwmcmVnX3VzYl92YnVzPjsKKwlwaHlfdHlwZSA9ICJ1dG1pIjsK KwlzdGF0dXMgPSAib2theSI7Cit9OworCismdXNib3RnIHsKKwlkcl9tb2RlID0gInBlcmlwaGVy YWwiOworCXN0YXR1cyA9ICJva2F5IjsKK307Ci0tIAoyLjExLjAKCl9fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBs aXN0CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5m cmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755704AbdGLJT0 convert rfc822-to-8bit (ORCPT ); Wed, 12 Jul 2017 05:19:26 -0400 Received: from netsrv01.beckhoff.com ([62.159.14.10]:60909 "EHLO Netsrv01.beckhoff.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751237AbdGLJTY (ORCPT ); Wed, 12 Jul 2017 05:19:24 -0400 X-Greylist: delayed 890 seconds by postgrey-1.27 at vger.kernel.org; Wed, 12 Jul 2017 05:19:23 EDT From: To: , CC: , , , , , , , =?UTF-8?q?Patrick=20Br=C3=BCnn?= Subject: [PATCH] ARM: dts: imx: add CX9020 Embedded PC device tree Date: Wed, 12 Jul 2017 11:04:08 +0200 Message-ID: <20170712090408.12212-1-linux-kernel-dev@beckhoff.com> X-Mailer: git-send-email 2.11.0 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" X-Originating-IP: [172.17.66.104] X-OLX-Disclaimer: Done Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Patrick Brünn The CX9020 differs from i.MX53 Quick Start Board by: - use uart2 instead of uart1 - DVI-D connector instead of VGA - no audio - CCAT FPGA connected to emi - enable rtc Signed-off-by: Patrick Brünn --- arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/imx53-cx9020.dts | 377 +++++++++++++++++++++++++++++++++++++ 2 files changed, 378 insertions(+) create mode 100644 arch/arm/boot/dts/imx53-cx9020.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 9c5e1d944d1c..ea60698f9783 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -340,6 +340,7 @@ dtb-$(CONFIG_SOC_IMX53) += \ imx53-ard.dtb \ imx53-m53evk.dtb \ imx53-mba53.dtb \ + imx53-cx9020.dtb \ imx53-qsb.dtb \ imx53-qsrb.dtb \ imx53-smd.dtb \ diff --git a/arch/arm/boot/dts/imx53-cx9020.dts b/arch/arm/boot/dts/imx53-cx9020.dts new file mode 100644 index 000000000000..e6d05ffa9022 --- /dev/null +++ b/arch/arm/boot/dts/imx53-cx9020.dts @@ -0,0 +1,377 @@ +/* + * Copyright 2011 Freescale Semiconductor, Inc. + * Copyright 2011 Linaro Ltd. + * + * The code contained herein is licensed under the GNU General Public + * License. You may obtain a copy of the GNU General Public License + * Version 2 or later at the following locations: + * + * http://www.opensource.org/licenses/gpl-license.html + * http://www.gnu.org/copyleft/gpl.html + */ + +/dts-v1/; +#include "imx53.dtsi" + +#define MX53_PAD_EIM_D26__UART2_RXD_MUX 0x144 0x48c 0x880 0x2 0x0 +#define MX53_PAD_EIM_D27__UART2_TXD_MUX 0x148 0x490 0x000 0x2 0x0 +#define MX53_PAD_EIM_D28__UART2_RTS 0x14c 0x494 0x87c 0x2 0x0 +#define MX53_PAD_EIM_D29__UART2_CTS 0x150 0x498 0x000 0x2 0x0 + +/ { + model = "Freescale i.MX53 based Beckhoff CX9020"; + compatible = "fsl,imx53-qsb", "fsl,imx53"; + + chosen { + stdout-path = &uart2; + }; + + memory { + reg = <0x70000000 0x20000000>, + <0xb0000000 0x20000000>; + }; + + ccat { + compatible = "bhf,emi-ccat"; + }; + + display0: display@di0 { + #address-cells =<1>; + #size-cells = <0>; + compatible = "fsl,imx-parallel-display"; + interface-pix-fmt = "rgb24"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu_disp0>; + status = "okay"; + + port@0 { + reg = <0>; + display0_in: endpoint { + remote-endpoint = <&ipu_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + dvi_panel: display@0 { + #address-cells =<1>; + #size-cells = <0>; + compatible = "simple,ddc-only"; + ddc-i2c-bus = <&i2c2>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; + + leds { + compatible = "gpio-leds"; + pwr_r { + gpios = <&gpio3 22 0>; + default-state = "off"; + }; + pwr_g { + gpios = <&gpio3 24 0>; + default-state = "on"; + }; + pwr_b { + gpios = <&gpio3 23 0>; + default-state = "off"; + }; + }; + + rtc: rtc@53fa4000 { + compatible = "fsl,imx53-rtc", "fsl,imx25-rtc"; + reg = <0x53fa4000 0x4000>; + interrupts = <24>; + interrupt-parent = <&tzic>; + clocks = <&clks IMX5_CLK_SRTC_GATE>; + clock-names = "ipg"; + }; + + regulators { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <0>; + + reg_3p2v: regulator@0 { + compatible = "regulator-fixed"; + reg = <0>; + regulator-name = "3P2V"; + regulator-min-microvolt = <3200000>; + regulator-max-microvolt = <3200000>; + regulator-always-on; + }; + + reg_usb_vbus: regulator@1 { + compatible = "regulator-fixed"; + reg = <1>; + regulator-name = "usb_vbus"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + gpio = <&gpio7 8 0>; + enable-active-high; + }; + }; +}; + +&esdhc1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_esdhc1>; + cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>; + bus-width = <4>; + status = "okay"; +}; + +&esdhc2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_esdhc2>; + cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>; + bus-width = <4>; + status = "okay"; +}; + +&ipu_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&ssi2 { + status = "okay"; +}; + +&iomuxc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_hog>; + + imx53-qsb { + pinctrl_hog: hoggrp { + fsl,pins = < + MX53_PAD_GPIO_0__CCM_SSI_EXT1_CLK 0x80000000 + MX53_PAD_GPIO_8__GPIO1_8 0x80000000 + MX53_PAD_PATA_DATA14__GPIO2_14 0x80000000 + MX53_PAD_PATA_DATA15__GPIO2_15 0x80000000 + MX53_PAD_GPIO_1__GPIO1_1 0x80000000 + MX53_PAD_GPIO_4__GPIO1_4 0x80000000 + MX53_PAD_PATA_DA_0__GPIO7_6 0x80000000 + MX53_PAD_PATA_DA_2__GPIO7_8 0x80000000 + MX53_PAD_GPIO_16__GPIO7_11 0x80000000 + + MX53_PAD_EIM_OE__EMI_WEIM_OE 0x80000000 + MX53_PAD_EIM_WAIT__EMI_WEIM_WAIT 0x80000000 + MX53_PAD_EIM_LBA__EMI_WEIM_LBA 0x80000000 + MX53_PAD_EIM_RW__EMI_WEIM_RW 0x80000000 + MX53_PAD_EIM_EB0__EMI_WEIM_EB_0 0x80000000 + MX53_PAD_EIM_EB1__EMI_WEIM_EB_1 0x80000000 + MX53_PAD_EIM_EB2__EMI_WEIM_EB_2 0x80000000 + MX53_PAD_EIM_EB3__EMI_WEIM_EB_3 0x80000000 + MX53_PAD_EIM_CS0__EMI_WEIM_CS_0 0x80000000 + MX53_PAD_EIM_CS1__EMI_WEIM_CS_1 0x80000000 + MX53_PAD_EIM_A16__EMI_WEIM_A_16 0x80000000 + MX53_PAD_EIM_A17__EMI_WEIM_A_17 0x80000000 + MX53_PAD_EIM_A18__EMI_WEIM_A_18 0x80000000 + MX53_PAD_EIM_A19__EMI_WEIM_A_19 0x80000000 + MX53_PAD_EIM_A20__EMI_WEIM_A_20 0x80000000 + MX53_PAD_EIM_A21__EMI_WEIM_A_21 0x80000000 + MX53_PAD_EIM_A22__EMI_WEIM_A_22 0x80000000 + MX53_PAD_EIM_DA0__EMI_NAND_WEIM_DA_0 0xa4 + MX53_PAD_EIM_DA1__EMI_NAND_WEIM_DA_1 0xa4 + MX53_PAD_EIM_DA2__EMI_NAND_WEIM_DA_2 0xa4 + MX53_PAD_EIM_DA3__EMI_NAND_WEIM_DA_3 0xa4 + MX53_PAD_EIM_DA4__EMI_NAND_WEIM_DA_4 0xa4 + MX53_PAD_EIM_DA5__EMI_NAND_WEIM_DA_5 0xa4 + MX53_PAD_EIM_DA6__EMI_NAND_WEIM_DA_6 0xa4 + MX53_PAD_EIM_DA7__EMI_NAND_WEIM_DA_7 0xa4 + MX53_PAD_EIM_DA8__EMI_NAND_WEIM_DA_8 0xa4 + MX53_PAD_EIM_DA9__EMI_NAND_WEIM_DA_9 0xa4 + MX53_PAD_EIM_DA10__EMI_NAND_WEIM_DA_10 0xa4 + MX53_PAD_EIM_DA11__EMI_NAND_WEIM_DA_11 0xa4 + MX53_PAD_EIM_DA12__EMI_NAND_WEIM_DA_12 0xa4 + MX53_PAD_EIM_DA13__EMI_NAND_WEIM_DA_13 0xa4 + MX53_PAD_EIM_DA14__EMI_NAND_WEIM_DA_14 0xa4 + MX53_PAD_EIM_DA15__EMI_NAND_WEIM_DA_15 0xa4 + MX53_PAD_PATA_DATA0__EMI_NANDF_D_0 0xa4 + MX53_PAD_PATA_DATA1__EMI_NANDF_D_1 0xa4 + MX53_PAD_PATA_DATA2__EMI_NANDF_D_2 0xa4 + MX53_PAD_PATA_DATA3__EMI_NANDF_D_3 0xa4 + MX53_PAD_PATA_DATA4__EMI_NANDF_D_4 0xa4 + MX53_PAD_PATA_DATA5__EMI_NANDF_D_5 0xa4 + MX53_PAD_PATA_DATA6__EMI_NANDF_D_6 0xa4 + MX53_PAD_PATA_DATA7__EMI_NANDF_D_7 0xa4 + MX53_PAD_PATA_DATA8__EMI_NANDF_D_8 0xa4 + MX53_PAD_PATA_DATA9__EMI_NANDF_D_9 0xa4 + MX53_PAD_PATA_DATA10__EMI_NANDF_D_10 0xa4 + MX53_PAD_PATA_DATA11__EMI_NANDF_D_11 0xa4 + MX53_PAD_PATA_DATA12__EMI_NANDF_D_12 0xa4 + MX53_PAD_PATA_DATA13__EMI_NANDF_D_13 0xa4 + MX53_PAD_PATA_DATA14__EMI_NANDF_D_14 0xa4 + MX53_PAD_PATA_DATA15__EMI_NANDF_D_15 0xa4 + MX53_PAD_NANDF_CLE__GPIO6_7 0x00000001 + MX53_PAD_NANDF_WP_B__GPIO6_9 0x00000001 + MX53_PAD_NANDF_ALE__GPIO6_8 0x00000001 + >; + }; + + led_pin_gpio3_23: led_gpio3_23@0 { + fsl,pins = < + MX53_PAD_EIM_D23__GPIO3_23 0x80000000 + >; + }; + + pinctrl_audmux: audmuxgrp { + fsl,pins = < + MX53_PAD_KEY_COL0__AUDMUX_AUD5_TXC 0x80000000 + MX53_PAD_KEY_ROW0__AUDMUX_AUD5_TXD 0x80000000 + MX53_PAD_KEY_COL1__AUDMUX_AUD5_TXFS 0x80000000 + MX53_PAD_KEY_ROW1__AUDMUX_AUD5_RXD 0x80000000 + >; + }; + + pinctrl_esdhc1: esdhc1grp { + fsl,pins = < + MX53_PAD_SD1_DATA0__ESDHC1_DAT0 0x1d5 + MX53_PAD_SD1_DATA1__ESDHC1_DAT1 0x1d5 + MX53_PAD_SD1_DATA2__ESDHC1_DAT2 0x1d5 + MX53_PAD_SD1_DATA3__ESDHC1_DAT3 0x1d5 + MX53_PAD_SD1_CMD__ESDHC1_CMD 0x1d5 + MX53_PAD_SD1_CLK__ESDHC1_CLK 0x1d5 + >; + }; + + pinctrl_esdhc2: esdhc2grp { + fsl,pins = < + MX53_PAD_SD2_DATA0__ESDHC2_DAT0 0x1d5 + MX53_PAD_SD2_DATA1__ESDHC2_DAT1 0x1d5 + MX53_PAD_SD2_DATA2__ESDHC2_DAT2 0x1d5 + MX53_PAD_SD2_DATA3__ESDHC2_DAT3 0x1d5 + MX53_PAD_SD2_CMD__ESDHC2_CMD 0x1d5 + MX53_PAD_SD2_CLK__ESDHC2_CLK 0x1d5 + >; + }; + + pinctrl_fec: fecgrp { + fsl,pins = < + MX53_PAD_FEC_MDC__FEC_MDC 0x80000000 + MX53_PAD_FEC_MDIO__FEC_MDIO 0x80000000 + MX53_PAD_FEC_REF_CLK__FEC_TX_CLK 0x80000000 + MX53_PAD_FEC_RX_ER__FEC_RX_ER 0x80000000 + MX53_PAD_FEC_CRS_DV__FEC_RX_DV 0x80000000 + MX53_PAD_FEC_RXD1__FEC_RDATA_1 0x80000000 + MX53_PAD_FEC_RXD0__FEC_RDATA_0 0x80000000 + MX53_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000 + MX53_PAD_FEC_TXD1__FEC_TDATA_1 0x80000000 + MX53_PAD_FEC_TXD0__FEC_TDATA_0 0x80000000 + >; + }; + + /* open drain */ + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX53_PAD_CSI0_DAT8__I2C1_SDA 0x400001ec + MX53_PAD_CSI0_DAT9__I2C1_SCL 0x400001ec + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + MX53_PAD_KEY_ROW3__I2C2_SDA 0xc0000000 + MX53_PAD_KEY_COL3__I2C2_SCL 0xc0000000 + >; + }; + + pinctrl_ipu_disp0: ipudisp0grp { + fsl,pins = < + MX53_PAD_DI0_DISP_CLK__IPU_DI0_DISP_CLK 0x5 + MX53_PAD_DI0_PIN15__IPU_DI0_PIN15 0x5 + MX53_PAD_DI0_PIN2__IPU_DI0_PIN2 0x5 + MX53_PAD_DI0_PIN3__IPU_DI0_PIN3 0x5 + MX53_PAD_DI0_PIN4__IPU_DI0_PIN4 0x5 + MX53_PAD_DISP0_DAT0__IPU_DISP0_DAT_0 0x5 + MX53_PAD_DISP0_DAT1__IPU_DISP0_DAT_1 0x5 + MX53_PAD_DISP0_DAT2__IPU_DISP0_DAT_2 0x5 + MX53_PAD_DISP0_DAT3__IPU_DISP0_DAT_3 0x5 + MX53_PAD_DISP0_DAT4__IPU_DISP0_DAT_4 0x5 + MX53_PAD_DISP0_DAT5__IPU_DISP0_DAT_5 0x5 + MX53_PAD_DISP0_DAT6__IPU_DISP0_DAT_6 0x5 + MX53_PAD_DISP0_DAT7__IPU_DISP0_DAT_7 0x5 + MX53_PAD_DISP0_DAT8__IPU_DISP0_DAT_8 0x5 + MX53_PAD_DISP0_DAT9__IPU_DISP0_DAT_9 0x5 + MX53_PAD_DISP0_DAT10__IPU_DISP0_DAT_10 0x5 + MX53_PAD_DISP0_DAT11__IPU_DISP0_DAT_11 0x5 + MX53_PAD_DISP0_DAT12__IPU_DISP0_DAT_12 0x5 + MX53_PAD_DISP0_DAT13__IPU_DISP0_DAT_13 0x5 + MX53_PAD_DISP0_DAT14__IPU_DISP0_DAT_14 0x5 + MX53_PAD_DISP0_DAT15__IPU_DISP0_DAT_15 0x5 + MX53_PAD_DISP0_DAT16__IPU_DISP0_DAT_16 0x5 + MX53_PAD_DISP0_DAT17__IPU_DISP0_DAT_17 0x5 + MX53_PAD_DISP0_DAT18__IPU_DISP0_DAT_18 0x5 + MX53_PAD_DISP0_DAT19__IPU_DISP0_DAT_19 0x5 + MX53_PAD_DISP0_DAT20__IPU_DISP0_DAT_20 0x5 + MX53_PAD_DISP0_DAT21__IPU_DISP0_DAT_21 0x5 + MX53_PAD_DISP0_DAT22__IPU_DISP0_DAT_22 0x5 + MX53_PAD_DISP0_DAT23__IPU_DISP0_DAT_23 0x5 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX53_PAD_EIM_D26__UART2_RXD_MUX 0x1e4 + MX53_PAD_EIM_D27__UART2_TXD_MUX 0x1e4 + MX53_PAD_EIM_D28__UART2_RTS 0x1e4 + MX53_PAD_EIM_D29__UART2_CTS 0x1e4 + >; + }; + }; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + status = "okay"; +}; + +&audmux { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_audmux>; + status = "okay"; +}; + +&fec { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec>; + phy-mode = "rmii"; + phy-reset-gpios = <&gpio7 6 0>; + status = "okay"; +}; + +&sata { + status = "okay"; +}; + +&vpu { + status = "okay"; +}; + +&usbh1 { + vbus-supply = <®_usb_vbus>; + phy_type = "utmi"; + status = "okay"; +}; + +&usbotg { + dr_mode = "peripheral"; + status = "okay"; +}; -- 2.11.0