From: Vinod Koul <vinod.koul@intel.com>
To: "Subhransu S. Prusty" <subhransu.s.prusty@intel.com>
Cc: alsa-devel@alsa-project.org, tiwai@suse.de, broonie@kernel.org,
lgirdwood@gmail.com, patches.audio@intel.com,
mturquette@baylibre.com, sboyd@codeaurora.org,
linux-clk@vger.kernel.org, harshapriya.n@intel.com
Subject: Re: [PATCH v2 0/7] ASoC: Intel: Skylake: Add a clk driver to enable ssp clks early
Date: Mon, 9 Oct 2017 14:43:42 +0530 [thread overview]
Message-ID: <20171009091342.GR30097@localhost> (raw)
In-Reply-To: <1505710610-17952-1-git-send-email-subhransu.s.prusty@intel.com>
On Mon, Sep 18, 2017 at 10:26:43AM +0530, Subhransu S. Prusty wrote:
> For certain platforms clocks (mclk/sclk/fs) are required to be up before
> the stream start. Example: some codecs needs the mclk/sclk/fs to be
> enabled early for a successful clock synchronization. Some patforms
> require clock to be enabled at boot and be always ON
>
> By sending set_dma_control IPC (with the i2s blobs queried from NHLT),
> these clocks can be enabled early after the firmware is downloaded.
>
> With this series, a virtual clock driver is created which provides
> interface to send the required IPCs from machine driver to enable the
> clocks. NHLT is parsed during probe and the clock information is populated.
> The pointer to blob is cached and sent along with the set_dma_control IPC
> structure during the clk prepare/unprepare callback. Clocks are created for
> a ssp if the nhlt table has endpoint configuration for that particular ssp.
> Skylake driver creates a platform driver with the clock information and
> register the clk ops callback.
>
> kabylake machine driver uses the clock interface to enable the clocks early
> as it is required by the rt5663 driver for clock synchronization.
>
> set_dma_control API can be used with different payload configuration.
> Modify the arguments to take configurable parameters.
All:
Acked-By: Vinod Koul <vinod.koul@intel.com>
>
> v1 -> v2
> - Register parent clocks with skylake device.
> With the patch "clk: Add support for runtime PM" soon to be merged
> will help DSP to stay active on call to clock enable.
> Reference: (https://patchwork.kernel.org/patch/9911741/)
>
> - Fix the machine driver to enable clocks early for headphone
> playback path as well to fix a pop noise issue
>
> - Include the eve machine driver changes as well
>
> Harsha Priya (1):
> ASoC: Intel: kbl: Enable mclk and ssp sclk early
>
> Jaikrishna Nemallapudi (5):
> ASoC: Intel: Skylake: Modify skl_dsp_set_dma_control API arguments
> ASoC: Intel: Skylake: Parse nhlt to populate clock information
> ASoC: Intel: Skylake: Prepare DMA control IPC to enable/disable clock
> ASoC: Intel: Skylake: Register clock device and ops
> ASoC: Intel: Skylake: Add ssp clock driver
>
> Naveen M (1):
> ASoC: Intel: eve: Enable mclk and ssp sclk early
>
> sound/soc/intel/Kconfig | 9 +
> sound/soc/intel/boards/kbl_rt5663_max98927.c | 98 ++++++-
> .../soc/intel/boards/kbl_rt5663_rt5514_max98927.c | 97 +++++++
> sound/soc/intel/skylake/Makefile | 5 +
> sound/soc/intel/skylake/skl-i2s.h | 56 ++++
> sound/soc/intel/skylake/skl-messages.c | 109 +++++++-
> sound/soc/intel/skylake/skl-nhlt.c | 148 +++++++++++
> sound/soc/intel/skylake/skl-ssp-clk.c | 288 +++++++++++++++++++++
> sound/soc/intel/skylake/skl-ssp-clk.h | 124 +++++++++
> sound/soc/intel/skylake/skl-topology.h | 4 +-
> sound/soc/intel/skylake/skl.c | 235 +++++++++++++++++
> sound/soc/intel/skylake/skl.h | 12 +
> 12 files changed, 1173 insertions(+), 12 deletions(-)
> create mode 100644 sound/soc/intel/skylake/skl-i2s.h
> create mode 100644 sound/soc/intel/skylake/skl-ssp-clk.c
> create mode 100644 sound/soc/intel/skylake/skl-ssp-clk.h
>
> --
> 1.9.1
>
--
~Vinod
prev parent reply other threads:[~2017-10-09 9:13 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-09-18 4:56 [PATCH v2 0/7] ASoC: Intel: Skylake: Add a clk driver to enable ssp clks early Subhransu S. Prusty
2017-09-18 4:56 ` [PATCH v2 1/7] ASoC: Intel: Skylake: Modify skl_dsp_set_dma_control API arguments Subhransu S. Prusty
2017-09-18 4:56 ` [PATCH v2 2/7] ASoC: Intel: Skylake: Parse nhlt to populate clock information Subhransu S. Prusty
2017-09-18 4:56 ` [PATCH v2 3/7] ASoC: Intel: Skylake: Prepare DMA control IPC to enable/disable clock Subhransu S. Prusty
2017-09-18 4:56 ` [PATCH v2 4/7] ASoC: Intel: Skylake: Register clock device and ops Subhransu S. Prusty
2017-09-18 4:56 ` [PATCH v2 5/7] ASoC: Intel: Skylake: Add ssp clock driver Subhransu S. Prusty
2017-10-24 14:33 ` Stephen Boyd
2017-10-25 11:53 ` Subhransu S. Prusty
2017-09-18 4:56 ` [PATCH v2 6/7] ASoC: Intel: kbl: Enable mclk and ssp sclk early Subhransu S. Prusty
2017-09-18 4:56 ` [PATCH v2 7/7] ASoC: Intel: eve: " Subhransu S. Prusty
2017-10-09 9:13 ` Vinod Koul [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171009091342.GR30097@localhost \
--to=vinod.koul@intel.com \
--cc=alsa-devel@alsa-project.org \
--cc=broonie@kernel.org \
--cc=harshapriya.n@intel.com \
--cc=lgirdwood@gmail.com \
--cc=linux-clk@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=patches.audio@intel.com \
--cc=sboyd@codeaurora.org \
--cc=subhransu.s.prusty@intel.com \
--cc=tiwai@suse.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.