From mboxrd@z Thu Jan 1 00:00:00 1970 From: Boris Brezillon Subject: Re: [RFC 05/12] dt-bindings: mtd: add Marvell NAND controller documentation Date: Thu, 19 Oct 2017 00:01:58 +0200 Message-ID: <20171019000158.43140ce0@bbrezillon> References: <20171018143629.29302-1-miquel.raynal@free-electrons.com> <20171018143629.29302-6-miquel.raynal@free-electrons.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20171018143629.29302-6-miquel.raynal@free-electrons.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: driverdev-devel-bounces@linuxdriverproject.org Sender: "devel" To: Miquel Raynal Cc: Mark Rutland , Andrew Lunn , Catalin Marinas , Hanna Hawa , Will Deacon , Stefan Agner , Nadav Haklai , Masahiro Yamada , linux-mtd@lists.infradead.org, Matthias Brugger , Robert Jarzmik , devel@driverdev.osuosl.org, Maxim Levitsky , Kamal Dasu , Josh Wu , Russell King , Marek Vasut , Chen-Yu Tsai , bcm-kernel-feedback-list@broadcom.com, Sebastian Hesselbarth , Ezequiel Garcia , Sylvain Lemieux , Marc Gonzalez List-Id: linux-mediatek@lists.infradead.org T24gV2VkLCAxOCBPY3QgMjAxNyAxNjozNjoyMiArMDIwMApNaXF1ZWwgUmF5bmFsIDxtaXF1ZWwu cmF5bmFsQGZyZWUtZWxlY3Ryb25zLmNvbT4gd3JvdGU6Cgo+IERvY3VtZW50IHRoZSBiaW5kaW5n cyBmb3IgdGhlIGxlZ2FjeSBhbmQgdGhlIG5ldyBiaW5kaW5ncyByZWxhdGl2ZSB0bwo+IE1hcnZl bGwgTkFORCBjb250cm9sbGVyIGRyaXZlciByZXdvcmsuCj4gCj4gU2lnbmVkLW9mZi1ieTogTWlx dWVsIFJheW5hbCA8bWlxdWVsLnJheW5hbEBmcmVlLWVsZWN0cm9ucy5jb20+Cj4gLS0tCj4gIC4u Li9kZXZpY2V0cmVlL2JpbmRpbmdzL210ZC9tYXJ2ZWxsLW5hbmQudHh0ICAgICAgIHwgOTUgKysr KysrKysrKysrKysrKysrKysrKwo+ICAxIGZpbGUgY2hhbmdlZCwgOTUgaW5zZXJ0aW9ucygrKQo+ ICBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL210 ZC9tYXJ2ZWxsLW5hbmQudHh0Cj4gCj4gZGlmZiAtLWdpdCBhL0RvY3VtZW50YXRpb24vZGV2aWNl dHJlZS9iaW5kaW5ncy9tdGQvbWFydmVsbC1uYW5kLnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNl dHJlZS9iaW5kaW5ncy9tdGQvbWFydmVsbC1uYW5kLnR4dAo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0 Cj4gaW5kZXggMDAwMDAwMDAwMDAwLi5lYTk5ZjQyNmMwM2YKPiAtLS0gL2Rldi9udWxsCj4gKysr IGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL210ZC9tYXJ2ZWxsLW5hbmQudHh0 Cj4gQEAgLTAsMCArMSw5NSBAQAo+ICtNYXJ2ZWxsIE5BTkQgRmxhc2ggQ29udHJvbGxlciAoTkZD KQo+ICsKPiArUmVxdWlyZWQgcHJvcGVydGllczoKPiArQydlc3QgZmF1eCwgdCdlbiBhIHJham91 dMOpIHVuIHkgYSBwYXMgbG9uZ3RwcyA6KS4KPiArSmUgY29uc2VpbGxlIGRlIG1ldHRyZSDDp2Eg c291cyBmb3JtZSBkZSBsaXN0ZSwgZ2VucmUKCk9vcHMhIEZyZW5jaCB3b3JkcyBzbGlwcGVkIGlu IDotKS4KCj4gKwo+ICstIGNvbXBhdGlibGU6IGNhbiBiZSBvbmUgb2YgdGhlIGZvbGxvd2luZzoK PiArICAgICogIm1hcnZlbGwsYXJtYWRhLThrLW5hbmQtY29udHJvbGxlciIKPiArICAgICogIm1h cnZlbGwsYXJtYWRhMzcwLW5hbmQtY29udHJvbGxlciIKPiArICAgICogIm1hcnZlbGwscHhhM3h4 LW5hbmQtY29udHJvbGxlciIKPiArICAgICogIm1hcnZlbGwsYXJtYWRhLThrLW5hbmQiIChkZXBy ZWNhdGVkKQo+ICsgICAgKiAibWFydmVsbCxhcm1hZGEzNzAtbmFuZCIgKGRlcHJlY2F0ZWQpCj4g KyAgICAqICJtYXJ2ZWxsLHB4YTN4eC1uYW5kIiAoZGVwcmVjYXRlZCkKPiArLSByZWc6IHNoYWxs IGNvbnRhaW4gcmVnaXN0ZXJzIGxvY2F0aW9uIGFuZCBsZW5ndGggZm9yIGRhdGEgYW5kIHJlZy4K PiArLSAjYWRkcmVzcy1jZWxsczogc2hhbGwgYmUgc2V0IHRvIDEuIEVuY29kZSB0aGUgbmFuZCBD Uy4KPiArLSAjc2l6ZS1jZWxsczogc2hhbGwgYmUgc2V0IHRvIDAuCj4gKy0gaW50ZXJydXB0czog c2hhbGwgZGVmaW5lIHRoZSBuYW5kIGNvbnRyb2xsZXIgaW50ZXJydXB0Lgo+ICstIGNsb2Nrczog c2hhbGwgcmVmZXJlbmNlIG5hbmQgY29udHJvbGxlciBjbG9ja3MuCj4gKy0gbWFydmVsbCxzeXN0 ZW0tY29udHJvbGxlcjogU2V0IHRvIHJldHJpZXZlIHRoZSBzeXNjb24gbm9kZSB0aGF0IGhhbmRs ZXMKPiArICBOQU5EIGNvbnRyb2xsZXIgcmVsYXRlZCByZWdpc3RlcnMgKG9ubHkgcmVxdWlyZWQg d2l0aCB0aGUKPiArICAibWFydmVsbCxhcm1hZGEtOGstbmFuZFstY29udHJvbGxlcl0iIGNvbXBh dGlibGVzKS4KPiArCj4gK09wdGlvbmFsIHByb3BlcnRpZXM6Cj4gKy0gZG1hczogc2hhbGwgcmVm ZXJlbmNlIERNQSBjaGFubmVsIGFzc29jaWF0ZWQgdG8gdGhlIE5BTkQgY29udHJvbGxlci4KPiAr LSBkbWEtbmFtZXM6IHNoYWxsIGJlICJyeHR4Ii4KPiArCj4gK09wdGlvbmFsIGNoaWxkcmVuIG5v ZGVzOgo+ICtDaGlsZHJlbiBub2RlcyByZXByZXNlbnQgdGhlIGF2YWlsYWJsZSBOQU5EIGNoaXBz Lgo+ICsKPiArUmVxdWlyZWQgcHJvcGVydGllczoKPiArLSByZWc6IHNoYWxsIGNvbnRhaW4gdGhl IG5hdGl2ZSBDaGlwIFNlbGVjdCBpZHMgKDAtMykKPiArLSBtYXJ2ZWxsLHJiOiBzaGFsbCBjb250 YWluIHRoZSBuYXRpdmUgUmVhZHkvQnVzeSBpZHMgKDAtMSkKPiArCj4gK09wdGlvbmFsIHByb3Bl cnRpZXM6Cj4gKy0gbWFydmVsbCxuYW5kLWtlZXAtY29uZmlnOiBvcmRlcnMgdGhlIGRyaXZlciBu b3QgdG8gdGFrZSB0aGUgdGltaW5ncwo+ICsgIGZyb20gdGhlIGNvcmUgYW5kIGxlYXZpbmcgdGhl bSBjb21wbGV0ZWx5IHVudG91Y2hlZC4gQm9vdGxvYWRlcgo+ICsgIHRpbWluZ3Mgd2lsbCB0aGVu IGJlIHVzZWQuCj4gKy0gbWFydmVsbCxuYW5kLWVuYWJsZS1hcmJpdGVyOiBvbmx5IHVzZWZ1bCBm b3IgUFhBIHBsYXRmb3Jtcywgd2lsbAo+ICsgIGVuYWJsZSBidXMgYXJiaXRlciBiZXR3ZWVuIE5G QyBhbmQgREZJIGJ1cyAobXVzdCBiZSBlbmFibGVkIGZvcgo+ICsgIE5GQyBvcGVyYXRpb24pCj4g Ky0gbmFuZC1vbi1mbGFzaC1iYnQ6IHNwZWVkIHVwIHRoZSBib290IHByb2Nlc3MgYnkgbm90IGRp c2NvdmVyaW5nIGFsbAo+ICsgIHRoZSBiYWQgYmxvY2tzIGF0IGVhY2ggYm9vdCBhbmQgcmVhZGlu ZyBkaXJlY3RseSBhbiBvbiBmbGFzaCB0YWJsZS4KPiArLSBuYW5kLWVjYy1tb2RlOiBvbmUgb2Yg dGhlIHN1cHBvcnRlZCBFQ0MgbW9kZXMgKCJub25lIiwgInNvZnQiLAo+ICsgICJodyIpLiBJZiBu b3Qgc3BlY2lmaWVkLCBoYXJkd2FyZSBFQ0Mgd2lsbCBiZSB1c2VkLgo+ICstIG5hbmQtZWNjLWFs Z286IGFsZ29yaXRobSB0byB1c2UgaWYgcHJldmlvdXMgY2hvaWNlIHdhcyAic29mdCIKPiArICAo ImhhbW1pbmciIG9yICJiY2gpLiBUaGlzIHByb3BlcnR5IG1heSBiZSBhZGRlZCBmb3IgaGFyZHdh cmUgRUNDIGZvcgo+ICsgIGNsYXJpZmljYXRpb24gYnV0IHdpbGwgYmUgaWdub3JlZCBieSB0aGUg ZHJpdmVyIGJlY2F1c2UgRUNDIG1vZGUgaXMKPiArICBjaG9zZW4gZGVwZW5kaW5nIG9uIHRoZSBw YWdlIHNpemUgYW5kIHRoZSBzdHJlbmd0aCByZXF1aXJlZCBieSB0aGUKPiArICBOQU5EIGNoaXAu IFRoaXMgdmFsdWUgbWF5IGJlIG92ZXJ3cml0dGVuIHdpdGggdGhlIG5hbmQtZWNjLXN0cmVuZ3Ro Cj4gKyAgcHJvcGVydHkuCj4gKy0gbmFuZC1lY2Mtc3RyZW5ndGg6IGRlc2lyZWQgRUNDIHN0cmVu Z3RoLgo+ICstIG5hbmQtZWNjLXN0ZXAtc2l6ZTogaW5kaWNhdGlvbiBvbiB0aGUgRUNDIHN0ZXAg c2l6ZS4gVGhpcyBoYXMgbm8KPiArICBlZmZlY3QgYW5kIHdpbGwgYmUgaWdub3JlZCBieSB0aGUg ZHJpdmVyIHdoZW4gdXNpbmcgaGFyZHdhcmUKPiArICBFQ0MuIEJlY2F1c2UgTWFydmVsbCdzIE5B TkQgZmxhc2ggY29udHJvbGxlciBkb2VzIHVzZSBmaXhlZCBzdHJlbmd0aAo+ICsgICgxLWJpdCBm b3IgSGFtbWluZywgMTYtYml0IGZvciBCQ0gpLCB0aGUgc3RlcCBzaXplIHdpbGwgc2hyaW5rIG9y Cj4gKyAgZ3Jvd24gaW4gb3JkZXIgdG8gZml0IHRoZSByZXF1aXJlZCBzdHJlbmd0aCBhbmQgdGhl IHZhbHVlCj4gKyAgdXBkYXRlZC4gU3RlcCBzaXplcyBhcmUgbm90IGNvbXBsZXRlbHkgcmFuZG9t IGZvciBhbGwgYW5kIGZvbGxvdwo+ICsgIGNlcnRhaW4gcGF0dGVybnMgZGVzY3JpYmVkIGluIEFO LTM3OSwgIk1hcnZlbGwgU29DIE5GQyBFQ0MiLgo+ICsKPiArU2VlIERvY3VtZW50YXRpb24vZGV2 aWNldHJlZS9iaW5kaW5ncy9tdGQvbmFuZC50eHQgZm9yIG1vcmUgZGV0YWlscyBvbgo+ICtnZW5l cmljIGJpbmRpbmdzLgo+ICsKPiArCj4gK0V4YW1wbGU6Cj4gK25hbmRfY29udHJvbGxlcjogbmFu ZC1jb250cm9sbGVyQGQwMDAwIHsKPiArCWNvbXBhdGlibGUgPSAibWFydmVsbCxhcm1hZGEzNzAt bmFuZC1jb250cm9sbGVyIjsKPiArCXJlZyA9IDwweGQwMDAwIDB4NTQ+Owo+ICsJI2FkZHJlc3Mt Y2VsbHMgPSA8MT47Cj4gKwkjc2l6ZS1jZWxscyA9IDwwPjsKPiArCWludGVycnVwdHMgPSA8R0lD X1NQSSA4NCBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKPiArCWNsb2NrcyA9IDwmY29yZWRpdmNsayAw PjsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArCj4gKwluYW5kQDAgewo+ICsJCXJlZyA9IDwwPjsK PiArCQltYXJ2ZWxsLHJiID0gPDA+Owo+ICsJCW5hbmQtZWNjLW1vZGUgPSAiaHciOwo+ICsJCW1h cnZlbGwsbmFuZC1rZWVwLWNvbmZpZzsKPiArCQltYXJ2ZWxsLG5hbmQtZW5hYmxlLWFyYml0ZXI7 Cj4gKwkJbmFuZC1vbi1mbGFzaC1iYnQ7Cj4gKwkJbmFuZC1lY2Mtc3RyZW5ndGggPSA8ND47Cj4g KwkJbmFuZC1lY2Mtc3RlcC1zaXplID0gPDUxMj47Cj4gKwo+ICsJCXBhcnRpdGlvbnMgewo+ICsJ CQljb21wYXRpYmxlID0gImZpeGVkLXBhcnRpdGlvbnMiOwo+ICsJCQkjYWRkcmVzcy1jZWxscyA9 IDwxPjsKPiArCQkJI3NpemUtY2VsbHMgPSA8MT47Cj4gKwo+ICsJCQlwYXJ0aXRpb25AMCB7Cj4g KwkJCQlsYWJlbCA9ICJSb290ZnMiOwo+ICsJCQkJcmVnID0gPDB4MDAwMDAwMDAgMHg0MDAwMDAw MD47Cj4gKwkJCX07Cj4gKwkJfTsKPiArCX07Cj4gK307CgpfX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fXwpkZXZlbCBtYWlsaW5nIGxpc3QKZGV2ZWxAbGludXhk cml2ZXJwcm9qZWN0Lm9yZwpodHRwOi8vZHJpdmVyZGV2LmxpbnV4ZHJpdmVycHJvamVjdC5vcmcv bWFpbG1hbi9saXN0aW5mby9kcml2ZXJkZXYtZGV2ZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Date: Thu, 19 Oct 2017 00:01:58 +0200 From: Boris Brezillon To: Miquel Raynal Cc: Andrew Lunn , bcm-kernel-feedback-list@broadcom.com, Brian Norris , Catalin Marinas , Chen-Yu Tsai , Cyrille Pitchen , Daniel Mack , David Woodhouse , devel@driverdev.osuosl.org, devicetree@vger.kernel.org, Ezequiel Garcia , Greg Kroah-Hartman , Gregory Clement , Han Xu , Haojian Zhuang , Jason Cooper , Josh Wu , Kamal Dasu , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-mtd@lists.infradead.org, Marc Gonzalez , Marek Vasut , Mark Rutland , Masahiro Yamada , Matthias Brugger , Maxime Ripard , Maxim Levitsky , Richard Weinberger , Robert Jarzmik , Rob Herring , Russell King , Sebastian Hesselbarth , Stefan Agner , Sylvain Lemieux , Vladimir Zapolskiy , Wenyou Yang , Will Deacon , Thomas Petazzoni , Antoine Tenart , Igor Grinberg , Nadav Haklai , Ofer Heifetz , Neta Zur Hershkovits , Hanna Hawa Subject: Re: [RFC 05/12] dt-bindings: mtd: add Marvell NAND controller documentation Message-ID: <20171019000158.43140ce0@bbrezillon> In-Reply-To: <20171018143629.29302-6-miquel.raynal@free-electrons.com> References: <20171018143629.29302-1-miquel.raynal@free-electrons.com> <20171018143629.29302-6-miquel.raynal@free-electrons.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable List-Id: Linux MTD discussion mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , On Wed, 18 Oct 2017 16:36:22 +0200 Miquel Raynal wrote: > Document the bindings for the legacy and the new bindings relative to > Marvell NAND controller driver rework. >=20 > Signed-off-by: Miquel Raynal > --- > .../devicetree/bindings/mtd/marvell-nand.txt | 95 ++++++++++++++++= ++++++ > 1 file changed, 95 insertions(+) > create mode 100644 Documentation/devicetree/bindings/mtd/marvell-nand.txt >=20 > diff --git a/Documentation/devicetree/bindings/mtd/marvell-nand.txt b/Doc= umentation/devicetree/bindings/mtd/marvell-nand.txt > new file mode 100644 > index 000000000000..ea99f426c03f > --- /dev/null > +++ b/Documentation/devicetree/bindings/mtd/marvell-nand.txt > @@ -0,0 +1,95 @@ > +Marvell NAND Flash Controller (NFC) > + > +Required properties: > +C'est faux, t'en a rajout=C3=A9 un y a pas longtps :). > +Je conseille de mettre =C3=A7a sous forme de liste, genre Oops! French words slipped in :-). > + > +- compatible: can be one of the following: > + * "marvell,armada-8k-nand-controller" > + * "marvell,armada370-nand-controller" > + * "marvell,pxa3xx-nand-controller" > + * "marvell,armada-8k-nand" (deprecated) > + * "marvell,armada370-nand" (deprecated) > + * "marvell,pxa3xx-nand" (deprecated) > +- reg: shall contain registers location and length for data and reg. > +- #address-cells: shall be set to 1. Encode the nand CS. > +- #size-cells: shall be set to 0. > +- interrupts: shall define the nand controller interrupt. > +- clocks: shall reference nand controller clocks. > +- marvell,system-controller: Set to retrieve the syscon node that handles > + NAND controller related registers (only required with the > + "marvell,armada-8k-nand[-controller]" compatibles). > + > +Optional properties: > +- dmas: shall reference DMA channel associated to the NAND controller. > +- dma-names: shall be "rxtx". > + > +Optional children nodes: > +Children nodes represent the available NAND chips. > + > +Required properties: > +- reg: shall contain the native Chip Select ids (0-3) > +- marvell,rb: shall contain the native Ready/Busy ids (0-1) > + > +Optional properties: > +- marvell,nand-keep-config: orders the driver not to take the timings > + from the core and leaving them completely untouched. Bootloader > + timings will then be used. > +- marvell,nand-enable-arbiter: only useful for PXA platforms, will > + enable bus arbiter between NFC and DFI bus (must be enabled for > + NFC operation) > +- nand-on-flash-bbt: speed up the boot process by not discovering all > + the bad blocks at each boot and reading directly an on flash table. > +- nand-ecc-mode: one of the supported ECC modes ("none", "soft", > + "hw"). If not specified, hardware ECC will be used. > +- nand-ecc-algo: algorithm to use if previous choice was "soft" > + ("hamming" or "bch). This property may be added for hardware ECC for > + clarification but will be ignored by the driver because ECC mode is > + chosen depending on the page size and the strength required by the > + NAND chip. This value may be overwritten with the nand-ecc-strength > + property. > +- nand-ecc-strength: desired ECC strength. > +- nand-ecc-step-size: indication on the ECC step size. This has no > + effect and will be ignored by the driver when using hardware > + ECC. Because Marvell's NAND flash controller does use fixed strength > + (1-bit for Hamming, 16-bit for BCH), the step size will shrink or > + grown in order to fit the required strength and the value > + updated. Step sizes are not completely random for all and follow > + certain patterns described in AN-379, "Marvell SoC NFC ECC". > + > +See Documentation/devicetree/bindings/mtd/nand.txt for more details on > +generic bindings. > + > + > +Example: > +nand_controller: nand-controller@d0000 { > + compatible =3D "marvell,armada370-nand-controller"; > + reg =3D <0xd0000 0x54>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + interrupts =3D ; > + clocks =3D <&coredivclk 0>; > + status =3D "okay"; > + > + nand@0 { > + reg =3D <0>; > + marvell,rb =3D <0>; > + nand-ecc-mode =3D "hw"; > + marvell,nand-keep-config; > + marvell,nand-enable-arbiter; > + nand-on-flash-bbt; > + nand-ecc-strength =3D <4>; > + nand-ecc-step-size =3D <512>; > + > + partitions { > + compatible =3D "fixed-partitions"; > + #address-cells =3D <1>; > + #size-cells =3D <1>; > + > + partition@0 { > + label =3D "Rootfs"; > + reg =3D <0x00000000 0x40000000>; > + }; > + }; > + }; > +}; From mboxrd@z Thu Jan 1 00:00:00 1970 From: boris.brezillon@free-electrons.com (Boris Brezillon) Date: Thu, 19 Oct 2017 00:01:58 +0200 Subject: [RFC 05/12] dt-bindings: mtd: add Marvell NAND controller documentation In-Reply-To: <20171018143629.29302-6-miquel.raynal@free-electrons.com> References: <20171018143629.29302-1-miquel.raynal@free-electrons.com> <20171018143629.29302-6-miquel.raynal@free-electrons.com> Message-ID: <20171019000158.43140ce0@bbrezillon> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On Wed, 18 Oct 2017 16:36:22 +0200 Miquel Raynal wrote: > Document the bindings for the legacy and the new bindings relative to > Marvell NAND controller driver rework. > > Signed-off-by: Miquel Raynal > --- > .../devicetree/bindings/mtd/marvell-nand.txt | 95 ++++++++++++++++++++++ > 1 file changed, 95 insertions(+) > create mode 100644 Documentation/devicetree/bindings/mtd/marvell-nand.txt > > diff --git a/Documentation/devicetree/bindings/mtd/marvell-nand.txt b/Documentation/devicetree/bindings/mtd/marvell-nand.txt > new file mode 100644 > index 000000000000..ea99f426c03f > --- /dev/null > +++ b/Documentation/devicetree/bindings/mtd/marvell-nand.txt > @@ -0,0 +1,95 @@ > +Marvell NAND Flash Controller (NFC) > + > +Required properties: > +C'est faux, t'en a rajout? un y a pas longtps :). > +Je conseille de mettre ?a sous forme de liste, genre Oops! French words slipped in :-). > + > +- compatible: can be one of the following: > + * "marvell,armada-8k-nand-controller" > + * "marvell,armada370-nand-controller" > + * "marvell,pxa3xx-nand-controller" > + * "marvell,armada-8k-nand" (deprecated) > + * "marvell,armada370-nand" (deprecated) > + * "marvell,pxa3xx-nand" (deprecated) > +- reg: shall contain registers location and length for data and reg. > +- #address-cells: shall be set to 1. Encode the nand CS. > +- #size-cells: shall be set to 0. > +- interrupts: shall define the nand controller interrupt. > +- clocks: shall reference nand controller clocks. > +- marvell,system-controller: Set to retrieve the syscon node that handles > + NAND controller related registers (only required with the > + "marvell,armada-8k-nand[-controller]" compatibles). > + > +Optional properties: > +- dmas: shall reference DMA channel associated to the NAND controller. > +- dma-names: shall be "rxtx". > + > +Optional children nodes: > +Children nodes represent the available NAND chips. > + > +Required properties: > +- reg: shall contain the native Chip Select ids (0-3) > +- marvell,rb: shall contain the native Ready/Busy ids (0-1) > + > +Optional properties: > +- marvell,nand-keep-config: orders the driver not to take the timings > + from the core and leaving them completely untouched. Bootloader > + timings will then be used. > +- marvell,nand-enable-arbiter: only useful for PXA platforms, will > + enable bus arbiter between NFC and DFI bus (must be enabled for > + NFC operation) > +- nand-on-flash-bbt: speed up the boot process by not discovering all > + the bad blocks at each boot and reading directly an on flash table. > +- nand-ecc-mode: one of the supported ECC modes ("none", "soft", > + "hw"). If not specified, hardware ECC will be used. > +- nand-ecc-algo: algorithm to use if previous choice was "soft" > + ("hamming" or "bch). This property may be added for hardware ECC for > + clarification but will be ignored by the driver because ECC mode is > + chosen depending on the page size and the strength required by the > + NAND chip. This value may be overwritten with the nand-ecc-strength > + property. > +- nand-ecc-strength: desired ECC strength. > +- nand-ecc-step-size: indication on the ECC step size. This has no > + effect and will be ignored by the driver when using hardware > + ECC. Because Marvell's NAND flash controller does use fixed strength > + (1-bit for Hamming, 16-bit for BCH), the step size will shrink or > + grown in order to fit the required strength and the value > + updated. Step sizes are not completely random for all and follow > + certain patterns described in AN-379, "Marvell SoC NFC ECC". > + > +See Documentation/devicetree/bindings/mtd/nand.txt for more details on > +generic bindings. > + > + > +Example: > +nand_controller: nand-controller at d0000 { > + compatible = "marvell,armada370-nand-controller"; > + reg = <0xd0000 0x54>; > + #address-cells = <1>; > + #size-cells = <0>; > + interrupts = ; > + clocks = <&coredivclk 0>; > + status = "okay"; > + > + nand at 0 { > + reg = <0>; > + marvell,rb = <0>; > + nand-ecc-mode = "hw"; > + marvell,nand-keep-config; > + marvell,nand-enable-arbiter; > + nand-on-flash-bbt; > + nand-ecc-strength = <4>; > + nand-ecc-step-size = <512>; > + > + partitions { > + compatible = "fixed-partitions"; > + #address-cells = <1>; > + #size-cells = <1>; > + > + partition at 0 { > + label = "Rootfs"; > + reg = <0x00000000 0x40000000>; > + }; > + }; > + }; > +};