All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20171110093737.GA25067@ulmo>

diff --git a/a/1.txt b/N1/1.txt
index 2da6966..0c909ef 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -12,7 +12,7 @@ On Fri, Nov 10, 2017 at 12:11:05AM +0530, Vidya Sagar wrote:
 > > > > > are supported work properly.
 > > > > > One example being Marvel SATA controller
 > > > > > 
-> > > > > Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
+> > > > > Signed-off-by: Vidya Sagar <vidyas-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
 > > > > > ---
 > > > > >   drivers/pci/host/pci-tegra.c | 2 +-
 > > > > >   1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/a/content_digest b/N1/content_digest
index 7f17275..b3a54ee 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -3,22 +3,23 @@
  "ref\0e993e1f8-b6b3-de07-759c-a56012e06a2a@nvidia.com\0"
  "ref\020171109181435.GB7629@bhelgaas-glaptop.roam.corp.google.com\0"
  "ref\07727b9bc-a44b-4cbe-1839-7e4dd7c2c186@nvidia.com\0"
- "From\0Thierry Reding <treding@nvidia.com>\0"
+ "ref\07727b9bc-a44b-4cbe-1839-7e4dd7c2c186-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org\0"
+ "From\0Thierry Reding <treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\0"
  "Subject\0Re: [PATCH] PCI: tegra: limit MSI target address to 32-bit\0"
  "Date\0Fri, 10 Nov 2017 10:37:37 +0100\0"
- "To\0Vidya Sagar <vidyas@nvidia.com>\0"
- "Cc\0Bjorn Helgaas <helgaas@kernel.org>"
-  bhelgaas@google.com
-  linux-tegra@vger.kernel.org
-  linux-pci@vger.kernel.org
-  kthota@nvidia.com
-  swarren@nvidia.com
-  mmaddireddy@nvidia.com
-  Michal Simek <michal.simek@xilinx.com>
- " S\303\266ren Brinkmann <soren.brinkmann@xilinx.com>"
-  Simon Horman <horms@verge.net.au>
-  Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
- " Arnd Bergmann <arnd@arndb.de>\0"
+ "To\0Vidya Sagar <vidyas-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\0"
+ "Cc\0Bjorn Helgaas <helgaas-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>"
+  bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org
+  linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
+  kthota-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org
+  swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org
+  mmaddireddy-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org
+  Michal Simek <michal.simek-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org>
+ " S\303\266ren Brinkmann <soren.brinkmann-gjFFaj9aHVfQT0dZR+AlfA@public.gmane.org>"
+  Simon Horman <horms-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org>
+  Lorenzo Pieralisi <lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
+ " Arnd Bergmann <arnd-r2nGTMty4D4@public.gmane.org>\0"
  "\01:1\0"
  "b\0"
  "On Fri, Nov 10, 2017 at 12:11:05AM +0530, Vidya Sagar wrote:\n"
@@ -35,7 +36,7 @@
  "> > > > > are supported work properly.\n"
  "> > > > > One example being Marvel SATA controller\n"
  "> > > > > \n"
- "> > > > > Signed-off-by: Vidya Sagar <vidyas@nvidia.com>\n"
+ "> > > > > Signed-off-by: Vidya Sagar <vidyas-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
  "> > > > > ---\n"
  "> > > > >   drivers/pci/host/pci-tegra.c | 2 +-\n"
  "> > > > >   1 file changed, 1 insertion(+), 1 deletion(-)\n"
@@ -110,4 +111,4 @@
  "=Obcq\n"
  "-----END PGP SIGNATURE-----\n"
 
-f9d922358869afeb115ea27f41c7b93357d52a19c66ed80977c8b27bbee63e3a
+ea8f2df8b411a2370052761563a508d6f4ea19bfea45f2f699d99db7bed79df1

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.