All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20171201112457.GE18083@arm.com>

diff --git a/a/1.txt b/N1/1.txt
index e64e4ec..c50a395 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -30,7 +30,7 @@ On Mon, Nov 27, 2017 at 05:18:00PM -0600, Shanker Donthineni wrote:
 > To avoid the errant behavior, software must execute an ISB immediately
 > prior to executing the MSR that will change SCTLR_ELn[M] from 1 to 0.
 > 
-> Signed-off-by: Shanker Donthineni <shankerd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
+> Signed-off-by: Shanker Donthineni <shankerd@codeaurora.org>
 > ---
 > Changes since v3:
 >   Rebased to kernel v4.15-rc1.
diff --git a/a/content_digest b/N1/content_digest
index 8852ff5..61b7203 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,21 +1,9 @@
  "ref\01511824680-16397-1-git-send-email-shankerd@codeaurora.org\0"
  "ref\01511824680-16397-3-git-send-email-shankerd@codeaurora.org\0"
- "ref\01511824680-16397-3-git-send-email-shankerd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org\0"
- "From\0Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>\0"
- "Subject\0Re: [PATCH v4 2/2] arm64: Add software workaround for Falkor erratum 1041\0"
+ "From\0will.deacon@arm.com (Will Deacon)\0"
+ "Subject\0[PATCH v4 2/2] arm64: Add software workaround for Falkor erratum 1041\0"
  "Date\0Fri, 1 Dec 2017 11:24:58 +0000\0"
- "To\0Shanker Donthineni <shankerd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\0"
- "Cc\0Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org>"
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>
-  James Morse <james.morse-5wv7dgnIgG8@public.gmane.org>
-  Robin Murphy <robin.murphy-5wv7dgnIgG8@public.gmane.org>
-  Ard Biesheuvel <ard.biesheuvel-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
-  Matt Fleming <matt-mF/unelCI9GS6iBeEJttW/XRex20P6io@public.gmane.org>
-  Christoffer Dall <christoffer.dall-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-efi-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " kvmarm-FPEHb7Xf0XXUo1n7N8X6UoWGPAHP3yOg@public.gmane.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On Mon, Nov 27, 2017 at 05:18:00PM -0600, Shanker Donthineni wrote:\n"
@@ -50,7 +38,7 @@
  "> To avoid the errant behavior, software must execute an ISB immediately\n"
  "> prior to executing the MSR that will change SCTLR_ELn[M] from 1 to 0.\n"
  "> \n"
- "> Signed-off-by: Shanker Donthineni <shankerd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\n"
+ "> Signed-off-by: Shanker Donthineni <shankerd@codeaurora.org>\n"
  "> ---\n"
  "> Changes since v3:\n"
  ">   Rebased to kernel v4.15-rc1.\n"
@@ -76,4 +64,4 @@
  "\n"
  Will
 
-b13438e304b1255f6547998ba013649edb383730d26ebc7d92192396b3a511b3
+507ca9ee3470fee1d630f2cb878067124b81d4bbe8aa5a9891cc9e1e2b3dad10

diff --git a/a/1.txt b/N2/1.txt
index e64e4ec..c50a395 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -30,7 +30,7 @@ On Mon, Nov 27, 2017 at 05:18:00PM -0600, Shanker Donthineni wrote:
 > To avoid the errant behavior, software must execute an ISB immediately
 > prior to executing the MSR that will change SCTLR_ELn[M] from 1 to 0.
 > 
-> Signed-off-by: Shanker Donthineni <shankerd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
+> Signed-off-by: Shanker Donthineni <shankerd@codeaurora.org>
 > ---
 > Changes since v3:
 >   Rebased to kernel v4.15-rc1.
diff --git a/a/content_digest b/N2/content_digest
index 8852ff5..5aa40b5 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,21 +1,20 @@
  "ref\01511824680-16397-1-git-send-email-shankerd@codeaurora.org\0"
  "ref\01511824680-16397-3-git-send-email-shankerd@codeaurora.org\0"
- "ref\01511824680-16397-3-git-send-email-shankerd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org\0"
- "From\0Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>\0"
+ "From\0Will Deacon <will.deacon@arm.com>\0"
  "Subject\0Re: [PATCH v4 2/2] arm64: Add software workaround for Falkor erratum 1041\0"
  "Date\0Fri, 1 Dec 2017 11:24:58 +0000\0"
- "To\0Shanker Donthineni <shankerd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\0"
- "Cc\0Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org>"
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>
-  James Morse <james.morse-5wv7dgnIgG8@public.gmane.org>
-  Robin Murphy <robin.murphy-5wv7dgnIgG8@public.gmane.org>
-  Ard Biesheuvel <ard.biesheuvel-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
-  Matt Fleming <matt-mF/unelCI9GS6iBeEJttW/XRex20P6io@public.gmane.org>
-  Christoffer Dall <christoffer.dall-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-efi-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " kvmarm-FPEHb7Xf0XXUo1n7N8X6UoWGPAHP3yOg@public.gmane.org\0"
+ "To\0Shanker Donthineni <shankerd@codeaurora.org>\0"
+ "Cc\0Marc Zyngier <marc.zyngier@arm.com>"
+  linux-arm-kernel@lists.infradead.org
+  Catalin Marinas <catalin.marinas@arm.com>
+  James Morse <james.morse@arm.com>
+  Robin Murphy <robin.murphy@arm.com>
+  Ard Biesheuvel <ard.biesheuvel@linaro.org>
+  Matt Fleming <matt@codeblueprint.co.uk>
+  Christoffer Dall <christoffer.dall@linaro.org>
+  linux-kernel@vger.kernel.org
+  linux-efi@vger.kernel.org
+ " kvmarm@lists.cs.columbia.edu\0"
  "\00:1\0"
  "b\0"
  "On Mon, Nov 27, 2017 at 05:18:00PM -0600, Shanker Donthineni wrote:\n"
@@ -50,7 +49,7 @@
  "> To avoid the errant behavior, software must execute an ISB immediately\n"
  "> prior to executing the MSR that will change SCTLR_ELn[M] from 1 to 0.\n"
  "> \n"
- "> Signed-off-by: Shanker Donthineni <shankerd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>\n"
+ "> Signed-off-by: Shanker Donthineni <shankerd@codeaurora.org>\n"
  "> ---\n"
  "> Changes since v3:\n"
  ">   Rebased to kernel v4.15-rc1.\n"
@@ -76,4 +75,4 @@
  "\n"
  Will
 
-b13438e304b1255f6547998ba013649edb383730d26ebc7d92192396b3a511b3
+9db358a73d2c522b8e8636028e952f8e2815f2ea9706ad78114cdbe736d5b21c

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.