From: Miquel RAYNAL <miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
To: Zhang Rui <rui.zhang-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org>,
Eduardo Valentin
<edubezval-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>
Cc: linux-pm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
Thomas Petazzoni
<thomas.petazzoni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
Gregory Clement
<gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
Antoine Tenart
<antoine.tenart-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
Nadav Haklai <nadavh-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>,
Baruch Siach <baruch-NswTu9S1W3P6gbPvEgmw2w@public.gmane.org>,
David Sniatkiwicz
<davidsn-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org>
Subject: Re: [PATCH v6 01/11] dt-bindings: thermal: Describe Armada AP806 and CP110
Date: Fri, 22 Dec 2017 10:43:16 +0100 [thread overview]
Message-ID: <20171222104316.201484c0@xps13> (raw)
In-Reply-To: <20171222093226.23456-2-miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
Hi Rob,
On Fri, 22 Dec 2017 10:32:16 +0100
Miquel Raynal <miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> wrote:
> From: Baruch Siach <baruch-NswTu9S1W3P6gbPvEgmw2w@public.gmane.org>
>
> Add compatible strings for AP806 and CP110 that are part of the Armada
> 8k/7k line of SoCs.
>
> Add a note on the differences in the size of the control area in
> different bindings. This is an existing difference between the Armada
> 375 binding and the other boards already supported. The new AP806 and
> CP110 bindings are similar to the existing Armada 375 in this regard.
>
> Signed-off-by: Baruch Siach <baruch-NswTu9S1W3P6gbPvEgmw2w@public.gmane.org>
> [<miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>: reword, additional details]
> Signed-off-by: Miquel Raynal <miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
I forgot to add your:
Reviewed-by: Rob Herring <robh-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
in this series, sorry about that.
Kind regards,
Miquèl
> ---
> .../devicetree/bindings/thermal/armada-thermal.txt | 37
> +++++++++++++++------- 1 file changed, 25 insertions(+), 12
> deletions(-)
>
> diff --git
> a/Documentation/devicetree/bindings/thermal/armada-thermal.txt
> b/Documentation/devicetree/bindings/thermal/armada-thermal.txt index
> 24aacf8948c5..e0d013a2e66d 100644 ---
> a/Documentation/devicetree/bindings/thermal/armada-thermal.txt +++
> b/Documentation/devicetree/bindings/thermal/armada-thermal.txt @@
> -2,22 +2,35 @@ Required properties:
>
> -- compatible: Should be set to one of the following:
> - marvell,armada370-thermal
> - marvell,armada375-thermal
> - marvell,armada380-thermal
> - marvell,armadaxp-thermal
> +- compatible: Should be set to one of the following:
> + * marvell,armada370-thermal
> + * marvell,armada375-thermal
> + * marvell,armada380-thermal
> + * marvell,armadaxp-thermal
> + * marvell,armada-ap806-thermal
> + * marvell,armada-cp110-thermal
>
> -- reg: Device's register space.
> - Two entries are expected, see the examples below.
> - The first one is required for the sensor register;
> - the second one is required for the control register
> - to be used for sensor initialization (a.k.a.
> calibration). +- reg: Device's register space.
> + Two entries are expected, see the examples below. The first one
> points
> + to the status register (4B). The second one points to the control
> + registers (8B).
> + Note: The compatibles marvell,armada370-thermal,
> + marvell,armada380-thermal, and marvell,armadaxp-thermal must point
> to
> + "control MSB/control 1", with size of 4 (deprecated binding), or
> point
> + to "control LSB/control 0" with size of 8 (current binding). All
> other
> + compatibles must point to "control LSB/control 0" with size of 8.
>
> -Example:
> +Examples:
>
> + /* Legacy bindings */
> thermal@d0018300 {
> compatible = "marvell,armada370-thermal";
> - reg = <0xd0018300 0x4
> + reg = <0xd0018300 0x4
> 0xd0018304 0x4>;
> };
> +
> + ap_thermal: thermal@6f8084 {
> + compatible = "marvell,armada-ap806-thermal";
> + reg = <0x6f808C 0x4>,
> + <0x6f8084 0x8>;
> + };
--
Miquel Raynal, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: miquel.raynal@free-electrons.com (Miquel RAYNAL)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v6 01/11] dt-bindings: thermal: Describe Armada AP806 and CP110
Date: Fri, 22 Dec 2017 10:43:16 +0100 [thread overview]
Message-ID: <20171222104316.201484c0@xps13> (raw)
In-Reply-To: <20171222093226.23456-2-miquel.raynal@free-electrons.com>
Hi Rob,
On Fri, 22 Dec 2017 10:32:16 +0100
Miquel Raynal <miquel.raynal@free-electrons.com> wrote:
> From: Baruch Siach <baruch@tkos.co.il>
>
> Add compatible strings for AP806 and CP110 that are part of the Armada
> 8k/7k line of SoCs.
>
> Add a note on the differences in the size of the control area in
> different bindings. This is an existing difference between the Armada
> 375 binding and the other boards already supported. The new AP806 and
> CP110 bindings are similar to the existing Armada 375 in this regard.
>
> Signed-off-by: Baruch Siach <baruch@tkos.co.il>
> [<miquel.raynal@free-electrons.com>: reword, additional details]
> Signed-off-by: Miquel Raynal <miquel.raynal@free-electrons.com>
I forgot to add your:
Reviewed-by: Rob Herring <robh@kernel.org>
in this series, sorry about that.
Kind regards,
Miqu?l
> ---
> .../devicetree/bindings/thermal/armada-thermal.txt | 37
> +++++++++++++++------- 1 file changed, 25 insertions(+), 12
> deletions(-)
>
> diff --git
> a/Documentation/devicetree/bindings/thermal/armada-thermal.txt
> b/Documentation/devicetree/bindings/thermal/armada-thermal.txt index
> 24aacf8948c5..e0d013a2e66d 100644 ---
> a/Documentation/devicetree/bindings/thermal/armada-thermal.txt +++
> b/Documentation/devicetree/bindings/thermal/armada-thermal.txt @@
> -2,22 +2,35 @@ Required properties:
>
> -- compatible: Should be set to one of the following:
> - marvell,armada370-thermal
> - marvell,armada375-thermal
> - marvell,armada380-thermal
> - marvell,armadaxp-thermal
> +- compatible: Should be set to one of the following:
> + * marvell,armada370-thermal
> + * marvell,armada375-thermal
> + * marvell,armada380-thermal
> + * marvell,armadaxp-thermal
> + * marvell,armada-ap806-thermal
> + * marvell,armada-cp110-thermal
>
> -- reg: Device's register space.
> - Two entries are expected, see the examples below.
> - The first one is required for the sensor register;
> - the second one is required for the control register
> - to be used for sensor initialization (a.k.a.
> calibration). +- reg: Device's register space.
> + Two entries are expected, see the examples below. The first one
> points
> + to the status register (4B). The second one points to the control
> + registers (8B).
> + Note: The compatibles marvell,armada370-thermal,
> + marvell,armada380-thermal, and marvell,armadaxp-thermal must point
> to
> + "control MSB/control 1", with size of 4 (deprecated binding), or
> point
> + to "control LSB/control 0" with size of 8 (current binding). All
> other
> + compatibles must point to "control LSB/control 0" with size of 8.
>
> -Example:
> +Examples:
>
> + /* Legacy bindings */
> thermal at d0018300 {
> compatible = "marvell,armada370-thermal";
> - reg = <0xd0018300 0x4
> + reg = <0xd0018300 0x4
> 0xd0018304 0x4>;
> };
> +
> + ap_thermal: thermal at 6f8084 {
> + compatible = "marvell,armada-ap806-thermal";
> + reg = <0x6f808C 0x4>,
> + <0x6f8084 0x8>;
> + };
--
Miquel Raynal, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
next prev parent reply other threads:[~2017-12-22 9:43 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-12-22 9:32 [PATCH v6 00/11] Armada thermal: improvements and A7K/A8K SoCs support Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
2017-12-22 9:32 ` [PATCH v6 02/11] thermal: armada: Use msleep for long delays Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
[not found] ` <20171222093226.23456-1-miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
2017-12-22 9:32 ` [PATCH v6 01/11] dt-bindings: thermal: Describe Armada AP806 and CP110 Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
[not found] ` <20171222093226.23456-2-miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
2017-12-22 9:43 ` Miquel RAYNAL [this message]
2017-12-22 9:43 ` Miquel RAYNAL
2017-12-22 9:32 ` [PATCH v6 03/11] thermal: armada: Simplify the check of the validity bit Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
2017-12-22 9:32 ` [PATCH v6 08/11] thermal: armada: Update Kconfig and module description Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
2017-12-22 9:32 ` [PATCH v6 09/11] thermal: armada: Change sensors trim default value Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
2017-12-22 9:32 ` [PATCH v6 11/11] thermal: armada: Give meaningful names to the thermal zones Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
2017-12-22 15:36 ` Gregory CLEMENT
2017-12-22 15:36 ` Gregory CLEMENT
[not found] ` <873742epwb.fsf-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
2017-12-22 15:51 ` Miquel RAYNAL
2017-12-22 15:51 ` Miquel RAYNAL
2017-12-22 9:32 ` [PATCH v6 04/11] thermal: armada: Clarify control registers accesses Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
[not found] ` <20171222093226.23456-5-miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
2017-12-22 15:33 ` Gregory CLEMENT
2017-12-22 15:33 ` Gregory CLEMENT
2017-12-22 9:32 ` [PATCH v6 05/11] thermal: armada: Use real status register name Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
2017-12-22 9:32 ` [PATCH v6 06/11] thermal: armada: Add support for Armada AP806 Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
[not found] ` <20171222093226.23456-7-miquel.raynal-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
2017-12-22 10:14 ` Baruch Siach
2017-12-22 10:14 ` Baruch Siach
2017-12-22 10:49 ` Miquel RAYNAL
2017-12-22 10:49 ` Miquel RAYNAL
2017-12-22 11:03 ` Baruch Siach
2017-12-22 11:03 ` Baruch Siach
2017-12-22 9:32 ` [PATCH v6 07/11] thermal: armada: Add support for Armada CP110 Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
2017-12-22 9:32 ` [PATCH v6 10/11] thermal: armada: Wait sensors validity before exiting the init callback Miquel Raynal
2017-12-22 9:32 ` Miquel Raynal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171222104316.201484c0@xps13 \
--to=miquel.raynal-wi1+55scjutkeb57/3fjtnbpr1lh4cv8@public.gmane.org \
--cc=antoine.tenart-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org \
--cc=baruch-NswTu9S1W3P6gbPvEgmw2w@public.gmane.org \
--cc=davidsn-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=edubezval-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-pm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \
--cc=nadavh-eYqpPyKDWXRBDgjK7y7TUQ@public.gmane.org \
--cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
--cc=rui.zhang-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org \
--cc=thomas.petazzoni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.