All of lore.kernel.org
 help / color / mirror / Atom feed
From: Niklas Cassel <niklas.cassel@axis.com>
To: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
Cc: marc.zyngier@arm.com, Joao.Pinto@synopsys.com,
	bhelgaas@google.com, jingoohan1@gmail.com, kishon@ti.com,
	linux-pci@vger.kernel.org, m-karicheri2@ti.com,
	thomas.petazzoni@free-electrons.com, minghuan.Lian@freescale.com,
	mingkai.hu@freescale.com, tie-fei.zang@freescale.com,
	hongxing.zhu@nxp.com, l.stach@pengutronix.de, jespern@axis.com,
	wangzhou1@hisilicon.com, gabriele.paoloni@huawei.com,
	svarbanov@mm-sol.com, nsekhar@ti.com
Subject: Re: [PATCH v5 1/9] PCI: dwc: Add IRQ chained API support
Date: Tue, 23 Jan 2018 18:53:58 +0100	[thread overview]
Message-ID: <20180123175358.GC7813@axis.com> (raw)
In-Reply-To: <20180123145431.GB7813@axis.com>

On Tue, Jan 23, 2018 at 03:54:31PM +0100, Niklas Cassel wrote:
> Hello Gustavo
> 
> On Tue, Jan 23, 2018 at 12:25:24PM +0000, Gustavo Pimentel wrote:
> > Adds a IRQ chained API to pcie-designware, that aims to replace the current
> > IRQ domain hierarchy API implemented.
> > 
> > Although the IRQ domain hierarchy API is still available, pcie-designware
> > will use now the IRQ chained API.
> > 
> > Signed-off-by: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
> > ---
> > Change v1->v2:
> > - num_vectors is now not configurable by the Device Tree. Now it is 32 by
> > default and can be overridden by any specific SoC driver.
> > Change v2->v3:
> > - Nothing changed, just to follow the patch set version.
> > Change v3->v4:
> > - Moved Kishon's fixes (PCI end point error and a dra7xx warning) from
> > v3-0007 patch file to here.
> > - Undo the change of the function signature to be more coherent with the
> > host mode specific functions (Thanks Kishon).
> > - Refactor the added functions in order to used host_data so that getting
> > pp again back from pci could be avoided. (Thanks Kishon)
> > - Changed summary line to match the drivers/PCI convention and changelog to
> > maintain the consistency (thanks Bjorn).
> > Change v4->v5:
> > - Implemented Kishon MSI multiple messages fix (thanks Kishon).
> > 
> >  drivers/pci/dwc/pcie-designware-host.c | 296 +++++++++++++++++++++++++++++----
> >  drivers/pci/dwc/pcie-designware.h      |  18 ++
> >  2 files changed, 286 insertions(+), 28 deletions(-)
> > 
> 
> 
> > +static void dw_pci_setup_msi_msg(struct irq_data *data, struct msi_msg *msg)
> > +{
> > +	struct pcie_port *pp = irq_data_get_irq_chip_data(data);
> > +	struct dw_pcie *pci = to_dw_pcie_from_pp(pp);
> > +	u64 msi_target;
> > +
> > +	if (pp->ops->get_msi_addr)
> > +		msi_target = pp->ops->get_msi_addr(pp);
> > +	else
> > +		msi_target = virt_to_phys((void *)pp->msi_data);
> 
> The assignment in the else clause should be:
>     msi_target = (u64)pp->msi_data;
> 

Kishon's pci_epf_test works, and also an Intel e1000e PCIe card with MSI-X
(added some debug prints in the e1000e driver to verify that MSI-X is
actually used). The intel e1000e network card appears to function properly
with different ping sizes.

Nice!

With the one liner fix above:
Tested-by: Niklas Cassel <niklas.cassel@axis.com>

  reply	other threads:[~2018-01-23 17:54 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-01-23 12:25 [PATCH v5 0/9] PCI: dwc: MSI-X feature Gustavo Pimentel
2018-01-23 12:25 ` [PATCH v5 1/9] PCI: dwc: Add IRQ chained API support Gustavo Pimentel
2018-01-23 14:54   ` Niklas Cassel
2018-01-23 17:53     ` Niklas Cassel [this message]
2018-01-23 12:25 ` [PATCH v5 2/9] PCI: dwc: exynos: Switch to use the IRQ chained API Gustavo Pimentel
2018-01-24 16:03   ` Jingoo Han
2018-01-23 12:25 ` [PATCH v5 3/9] PCI: dwc: imx6: " Gustavo Pimentel
2018-01-23 12:25 ` [PATCH v5 4/9] PCI: dwc: artpec6: " Gustavo Pimentel
2018-01-23 12:25 ` [PATCH v5 5/9] PCI: dwc: designware: " Gustavo Pimentel
2018-01-23 12:25 ` [PATCH v5 6/9] PCI: dwc: qcom: " Gustavo Pimentel
2018-01-23 12:25 ` [PATCH v5 7/9] PCI: dwc: keystone: " Gustavo Pimentel
2018-01-23 12:25 ` [PATCH v5 8/9] PCI: dwc: Remove IRQ domain hierarchy API support Gustavo Pimentel
2018-01-23 12:25 ` [PATCH v5 9/9] PCI: dwc: Expand maximum number of IRQs from 32 to 256 Gustavo Pimentel

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180123175358.GC7813@axis.com \
    --to=niklas.cassel@axis.com \
    --cc=Joao.Pinto@synopsys.com \
    --cc=bhelgaas@google.com \
    --cc=gabriele.paoloni@huawei.com \
    --cc=gustavo.pimentel@synopsys.com \
    --cc=hongxing.zhu@nxp.com \
    --cc=jespern@axis.com \
    --cc=jingoohan1@gmail.com \
    --cc=kishon@ti.com \
    --cc=l.stach@pengutronix.de \
    --cc=linux-pci@vger.kernel.org \
    --cc=m-karicheri2@ti.com \
    --cc=marc.zyngier@arm.com \
    --cc=minghuan.Lian@freescale.com \
    --cc=mingkai.hu@freescale.com \
    --cc=nsekhar@ti.com \
    --cc=svarbanov@mm-sol.com \
    --cc=thomas.petazzoni@free-electrons.com \
    --cc=tie-fei.zang@freescale.com \
    --cc=wangzhou1@hisilicon.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.