From mboxrd@z Thu Jan  1 00:00:00 1970
From: Rodrigo Vivi <rodrigo.vivi@intel.com>
Subject: Re: [PATCH 02/12] drm: Add DP last received PSR SDP VSC
 register and bits
Date: Thu, 22 Mar 2018 16:23:28 -0700
Message-ID: <20180322232328.GP2557@intel.com>
References: <20180322214848.28022-1-jose.souza@intel.com>
 <20180322214848.28022-2-jose.souza@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga05.intel.com (mga05.intel.com [192.55.52.43])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 55FF86E201
 for <intel-gfx@lists.freedesktop.org>; Thu, 22 Mar 2018 23:23:30 +0000 (UTC)
Content-Disposition: inline
In-Reply-To: <20180322214848.28022-2-jose.souza@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: =?iso-8859-1?Q?Jos=E9?= Roberto de Souza <jose.souza@intel.com>
Cc: intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

T24gVGh1LCBNYXIgMjIsIDIwMTggYXQgMDI6NDg6MzhQTSAtMDcwMCwgSm9zw6kgUm9iZXJ0byBk
ZSBTb3V6YSB3cm90ZToKPiBUaGlzIGlzIGEgcmVnaXN0ZXIgdG8gaGVscCBkZWJ1ZyB3aGF0IGlz
IGluIHRoZSBsYXN0IFNEUCBWU0MKPiBwYWNrZXQgcmV2aXZlZCBieSBzaW5rLgo+IAo+IFNpZ25l
ZC1vZmYtYnk6IEpvc8OpIFJvYmVydG8gZGUgU291emEgPGpvc2Uuc291emFAaW50ZWwuY29tPgoK
ClJldmlld2VkLWJ5OiBSb2RyaWdvIFZpdmkgPHJvZHJpZ28udml2aUBpbnRlbC5jb20+CgooanVz
dCBsb29raW5nIHRvIDEuNGIgb25lLCBidXQgdGhlIHZlcnNpb25zIG9uIHRoZSBjb21tZW50cyBz
ZWVtcyByaWdodCkKCj4gLS0tCj4gIGluY2x1ZGUvZHJtL2RybV9kcF9oZWxwZXIuaCB8IDkgKysr
KysrKysrCj4gIDEgZmlsZSBjaGFuZ2VkLCA5IGluc2VydGlvbnMoKykKPiAKPiBkaWZmIC0tZ2l0
IGEvaW5jbHVkZS9kcm0vZHJtX2RwX2hlbHBlci5oIGIvaW5jbHVkZS9kcm0vZHJtX2RwX2hlbHBl
ci5oCj4gaW5kZXggMGJhYzBjN2QwZGVjLi45MWM5YmNkNDE5NmYgMTAwNjQ0Cj4gLS0tIGEvaW5j
bHVkZS9kcm0vZHJtX2RwX2hlbHBlci5oCj4gKysrIGIvaW5jbHVkZS9kcm0vZHJtX2RwX2hlbHBl
ci5oCj4gQEAgLTc5NSw2ICs3OTUsMTUgQEAKPiAgIyBkZWZpbmUgRFBfTEFTVF9BQ1RVQUxfU1lO
Q0hST05JWkFUSU9OX0xBVEVOQ1lfTUFTSwkoMHhmIDw8IDQpCj4gICMgZGVmaW5lIERQX0xBU1Rf
QUNUVUFMX1NZTkNIUk9OSVpBVElPTl9MQVRFTkNZX1NISUZUCTQKPiAgCj4gKyNkZWZpbmUgRFBf
TEFTVF9SRUNFSVZFRF9QU1JfU0RQCSAgICAweDIwMGEgLyogZURQIDEuMiAqLwo+ICsjIGRlZmlu
ZSBEUF9QU1JfU1RBVEVfQklUCQkgICAgKDEgPDwgMCkgLyogZURQIDEuMiAqLwo+ICsjIGRlZmlu
ZSBEUF9VUERBVEVfUkZCX0JJVAkJICAgICgxIDw8IDEpIC8qIGVEUCAxLjIgKi8KPiArIyBkZWZp
bmUgRFBfQ1JDX1ZBTElEX0JJVAkJICAgICgxIDw8IDIpIC8qIGVEUCAxLjIgKi8KPiArIyBkZWZp
bmUgRFBfU1VfVkFMSUQJCQkgICAgKDEgPDwgMykgLyogZURQIDEuNCAqLwo+ICsjIGRlZmluZSBE
UF9GSVJTVF9TQ0FOX0xJTkVfU1VfUkVHSU9OCSAgICAoMSA8PCA0KSAvKiBlRFAgMS40ICovCj4g
KyMgZGVmaW5lIERQX0xBU1RfU0NBTl9MSU5FX1NVX1JFR0lPTgkgICAgKDEgPDwgNSkgLyogZURQ
IDEuNCAqLwo+ICsjIGRlZmluZSBEUF9ZX0NPT1JESU5BVEVfVkFMSUQJCSAgICAoMSA8PCA2KSAv
KiBlRFAgMS40YSAqLwo+ICsKPiAgI2RlZmluZSBEUF9SRUNFSVZFUl9BTFBNX1NUQVRVUwkJICAg
IDB4MjAwYiAgLyogZURQIDEuNCAqLwo+ICAjIGRlZmluZSBEUF9BTFBNX0xPQ0tfVElNRU9VVF9F
UlJPUgkgICAgKDEgPDwgMCkKPiAgCj4gLS0gCj4gMi4xNi4yCj4gCj4gX19fX19fX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KPiBJbnRlbC1nZnggbWFpbGluZyBsaXN0
Cj4gSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwo+IGh0dHBzOi8vbGlzdHMuZnJlZWRl
c2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4Cl9fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fCkludGVsLWdmeCBtYWlsaW5nIGxpc3QKSW50ZWwt
Z2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwczovL2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9t
YWlsbWFuL2xpc3RpbmZvL2ludGVsLWdmeAo=