From: Patchwork <patchwork@emeril.freedesktop.org>
To: "Srinivas, Vidya" <vidya.srinivas@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.CHECKPATCH: warning for Add NV12 support (rev7)
Date: Tue, 03 Apr 2018 12:24:40 -0000 [thread overview]
Message-ID: <20180403122440.2173.84530@emeril.freedesktop.org> (raw)
In-Reply-To: <1522662715-13640-1-git-send-email-vidya.srinivas@intel.com>
== Series Details ==
Series: Add NV12 support (rev7)
URL : https://patchwork.freedesktop.org/series/39670/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
028f935bfc8a drm/i915/skl+: rename skl_wm_values struct to skl_ddb_values
c37c92d65c7c drm/i915/skl+: refactor WM calculation for NV12
79337fec4fab drm/i915/skl+: add NV12 in skl_format_to_fourcc
5231d5353cb2 drm/i915/skl+: support verification of DDB HW state for NV12
1b72ea89ace4 drm/i915/skl+: NV12 related changes for WM
dc4923fc1335 drm/i915/skl+: pass skl_wm_level struct to wm compute func
170d8caed005 drm/i915/skl+: make sure higher latency level has higher wm value
dfd59e90ed22 drm/i915/skl+: nv12 workaround disable WM level 1-7
cf28f30661e4 drm/i915/skl: split skl_compute_ddb function
a1a101fb2d41 drm/i915: Display WA 827
c6b5e1ee2b7e drm/i915: Enable YUV to RGB for Gen10 in Plane Ctrl Reg
fe8faacef411 drm/i915: Set scaler mode for NV12
351c24e47014 drm/i915: Update format_is_yuv() to include NV12
b364afbfa912 drm/i915: Upscale scaler max scale for NV12
b14499e2f17d drm/i915: Add NV12 as supported format for primary plane
f92ae4d22dbe drm/i915: Add NV12 as supported format for sprite plane
12dfb0c771d7 drm/i915: Add NV12 support to intel_framebuffer_init
d72b38f1f959 drm/i915: Set src size restrictions for NV12
-:42: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#42: FILE: drivers/gpu/drm/i915/intel_sprite.c:259:
+ if (fb->format->format == DRM_FORMAT_NV12 &&
+ ((src_h % 4) != 0 || (src_w % 4) != 0)) {
-:62: CHECK:SPACING: spaces preferred around that '|' (ctx:VxV)
#62: FILE: drivers/gpu/drm/i915/intel_sprite.c:306:
+ ((crtc_w + 1) << 16)|(crtc_h + 1));
^
total: 0 errors, 0 warnings, 2 checks, 51 lines checked
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-04-03 12:24 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-02 9:51 [PATCH v19 00/18] Add NV12 support Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 01/18] drm/i915/skl+: rename skl_wm_values struct to skl_ddb_values Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 02/18] drm/i915/skl+: refactor WM calculation for NV12 Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 03/18] drm/i915/skl+: add NV12 in skl_format_to_fourcc Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 04/18] drm/i915/skl+: support verification of DDB HW state for NV12 Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 05/18] drm/i915/skl+: NV12 related changes for WM Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 06/18] drm/i915/skl+: pass skl_wm_level struct to wm compute func Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 07/18] drm/i915/skl+: make sure higher latency level has higher wm value Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 08/18] drm/i915/skl+: nv12 workaround disable WM level 1-7 Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 09/18] drm/i915/skl: split skl_compute_ddb function Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 10/18] drm/i915: Display WA 827 Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 11/18] drm/i915: Enable YUV to RGB for Gen10 in Plane Ctrl Reg Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 12/18] drm/i915: Set scaler mode for NV12 Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 13/18] drm/i915: Update format_is_yuv() to include NV12 Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 14/18] drm/i915: Upscale scaler max scale for NV12 Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 15/18] drm/i915: Add NV12 as supported format for primary plane Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 16/18] drm/i915: Add NV12 as supported format for sprite plane Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 17/18] drm/i915: Add NV12 support to intel_framebuffer_init Vidya Srinivas
2018-04-02 9:51 ` [PATCH v19 18/18] drm/i915: Set src size restrictions for NV12 Vidya Srinivas
2018-04-04 7:57 ` Maarten Lankhorst
2018-04-04 8:04 ` Srinivas, Vidya
2018-04-04 8:47 ` Maarten Lankhorst
2018-04-04 8:51 ` Srinivas, Vidya
2018-04-04 9:06 ` Maarten Lankhorst
2018-04-05 5:18 ` Srinivas, Vidya
2018-04-05 10:02 ` Maarten Lankhorst
2018-04-05 10:37 ` Srinivas, Vidya
2018-04-04 8:03 ` Maarten Lankhorst
2018-04-04 8:06 ` Srinivas, Vidya
2018-04-04 8:09 ` Maarten Lankhorst
2018-04-04 8:13 ` Srinivas, Vidya
2018-04-04 8:29 ` Srinivas, Vidya
2018-04-04 8:31 ` Maarten Lankhorst
2018-04-04 8:34 ` Srinivas, Vidya
2018-04-02 10:00 ` ✗ Fi.CI.CHECKPATCH: warning for Add NV12 support (rev7) Patchwork
2018-04-02 10:16 ` ✓ Fi.CI.BAT: success " Patchwork
2018-04-02 10:58 ` ✗ Fi.CI.IGT: failure " Patchwork
2018-04-03 12:24 ` Patchwork [this message]
2018-04-03 12:39 ` ✓ Fi.CI.BAT: success " Patchwork
2018-04-03 15:05 ` ✗ Fi.CI.IGT: failure " Patchwork
2018-04-03 15:09 ` Saarinen, Jani
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180403122440.2173.84530@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=vidya.srinivas@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.