diff for duplicates of <20180430094802.GF6509@pd.tnic> diff --git a/a/1.txt b/N1/1.txt index 82a5b76..455fa7d 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -22,3 +22,9 @@ This won't work in configs with CONFIG_X86_MCE_INTEL disabled. You need to define CONFIG_X86_MCE_CENTAUR or so which depends on CONFIG_CPU_SUP_CENTAUR and CONFIG_X86_MCE_INTEL and which then makes sure the intel CMCI et al stuff is enabled. + +-- +Regards/Gruss, + Boris. + +Good mailing practices for 400: avoid top-posting and trim the reply. diff --git a/a/content_digest b/N1/content_digest index 8391868..847c622 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,5 +1,7 @@ + "ref\01524652420-17330-1-git-send-email-davidwang@zhaoxin.com\0" + "ref\01524652420-17330-3-git-send-email-davidwang@zhaoxin.com\0" "From\0Borislav Petkov <bp@alien8.de>\0" - "Subject\0[v3,2/2] x86/mce: add CMCI support for Centaur CPUs\0" + "Subject\0Re: [PATCH v3 2/2] x86/mce: add CMCI support for Centaur CPUs\0" "Date\0Mon, 30 Apr 2018 11:48:02 +0200\0" "To\0David Wang <davidwang@zhaoxin.com>\0" "Cc\0tony.luck@intel.com" @@ -41,6 +43,12 @@ "\n" "You need to define CONFIG_X86_MCE_CENTAUR or so which depends on\n" "CONFIG_CPU_SUP_CENTAUR and CONFIG_X86_MCE_INTEL and which then makes\n" - sure the intel CMCI et al stuff is enabled. + "sure the intel CMCI et al stuff is enabled.\n" + "\n" + "-- \n" + "Regards/Gruss,\n" + " Boris.\n" + "\n" + Good mailing practices for 400: avoid top-posting and trim the reply. -bf9962a8c4b92df9641c087b224769e05e1953e646004c803fdb25bec07fe0be +527c712dc4db3dcdbb8d76228ab5c05e8b672e5d5e56298c5f63aec8c35ff398
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.