From mboxrd@z Thu Jan 1 00:00:00 1970 From: "Gustavo A. R. Silva" Subject: [PATCH] drm/i915: Mark expected switch fall-throughs Date: Thu, 28 Jun 2018 17:35:41 -0500 Message-ID: <20180628223541.GA17665@embeddedor.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Content-Disposition: inline List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" To: Jani Nikula , Joonas Lahtinen , Rodrigo Vivi , David Airlie Cc: intel-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, "Gustavo A. R. Silva" List-Id: dri-devel@lists.freedesktop.org SW4gcHJlcGFyYXRpb24gdG8gZW5hYmxpbmcgLVdpbXBsaWNpdC1mYWxsdGhyb3VnaCwgbWFyayBz d2l0Y2ggY2FzZXMKd2hlcmUgd2UgYXJlIGV4cGVjdGluZyB0byBmYWxsIHRocm91Z2guCgpBZGRy ZXNzZXMtQ292ZXJpdHktSUQ6IDE0MTQzMgpBZGRyZXNzZXMtQ292ZXJpdHktSUQ6IDE0MTQzMwpB ZGRyZXNzZXMtQ292ZXJpdHktSUQ6IDE0MTQzNApBZGRyZXNzZXMtQ292ZXJpdHktSUQ6IDE0MTQz NQpBZGRyZXNzZXMtQ292ZXJpdHktSUQ6IDE0MTQzNgpBZGRyZXNzZXMtQ292ZXJpdHktSUQ6IDEz NTczNjAKQWRkcmVzc2VzLUNvdmVyaXR5LUlEOiAxMzU3NDAzCkFkZHJlc3Nlcy1Db3Zlcml0eS1J RDogMTM1NzQzMwpBZGRyZXNzZXMtQ292ZXJpdHktSUQ6IDEzOTI2MjIKQWRkcmVzc2VzLUNvdmVy aXR5LUlEOiAxNDE1MjczCkFkZHJlc3Nlcy1Db3Zlcml0eS1JRDogMTQzNTc1MgpBZGRyZXNzZXMt Q292ZXJpdHktSUQ6IDE0NDE1MDAKQWRkcmVzc2VzLUNvdmVyaXR5LUlEOiAxNDU0NTk2ClNpZ25l ZC1vZmYtYnk6IEd1c3Rhdm8gQS4gUi4gU2lsdmEgPGd1c3Rhdm9AZW1iZWRkZWRvci5jb20+Ci0t LQogZHJpdmVycy9ncHUvZHJtL2k5MTUvaTkxNV9nZW0uYyAgICAgICAgIHwgMSArCiBkcml2ZXJz L2dwdS9kcm0vaTkxNS9pOTE1X2dlbV9zdG9sZW4uYyAgfCAxICsKIGRyaXZlcnMvZ3B1L2RybS9p OTE1L2ludGVsX2NkY2xrLmMgICAgICB8IDUgKysrKysKIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2lu dGVsX2RkaS5jICAgICAgICB8IDEgKwogZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGlzcGxh eS5jICAgIHwgMiArKwogZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZHBsbF9tZ3IuYyAgIHwg MyArKysKIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2Rydi5oICAgICAgICB8IDEgKwogZHJp dmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZW5naW5lX2NzLmMgIHwgMSArCiBkcml2ZXJzL2dwdS9k cm0vaTkxNS9pbnRlbF9ydW50aW1lX3BtLmMgfCAxICsKIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2lu dGVsX3Nkdm8uYyAgICAgICB8IDYgKysrKysrCiAxMCBmaWxlcyBjaGFuZ2VkLCAyMiBpbnNlcnRp b25zKCspCgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaTkxNV9nZW0uYyBiL2Ry aXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZ2VtLmMKaW5kZXggNGNiNzIwYi4uZWQ3YmIyNCAxMDA2 NDQKLS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaTkxNV9nZW0uYworKysgYi9kcml2ZXJzL2dw dS9kcm0vaTkxNS9pOTE1X2dlbS5jCkBAIC0yMTE0LDYgKzIxMTQsNyBAQCB2bV9mYXVsdF90IGk5 MTVfZ2VtX2ZhdWx0KHN0cnVjdCB2bV9mYXVsdCAqdm1mKQogCQkgKi8KIAkJaWYgKCFpOTE1X3Rl cm1pbmFsbHlfd2VkZ2VkKCZkZXZfcHJpdi0+Z3B1X2Vycm9yKSkKIAkJCXJldHVybiBWTV9GQVVM VF9TSUdCVVM7CisJCS8qIGVsc2U6IGZhbGwgdGhyb3VnaCAqLwogCWNhc2UgLUVBR0FJTjoKIAkJ LyoKIAkJICogRUFHQUlOIG1lYW5zIHRoZSBncHUgaXMgaHVuZyBhbmQgd2UnbGwgd2FpdCBmb3Ig dGhlIGVycm9yCmRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2dlbV9zdG9s ZW4uYyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZ2VtX3N0b2xlbi5jCmluZGV4IDc5YTM0 NzI5Li4wNTVmODY4IDEwMDY0NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2dlbV9z dG9sZW4uYworKysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2dlbV9zdG9sZW4uYwpAQCAt MjU0LDYgKzI1NCw3IEBAIHN0YXRpYyB2b2lkIHZsdl9nZXRfc3RvbGVuX3Jlc2VydmVkKHN0cnVj dCBkcm1faTkxNV9wcml2YXRlICpkZXZfcHJpdiwKIAlzd2l0Y2ggKHJlZ192YWwgJiBHRU43X1NU T0xFTl9SRVNFUlZFRF9TSVpFX01BU0spIHsKIAlkZWZhdWx0OgogCQlNSVNTSU5HX0NBU0UocmVn X3ZhbCAmIEdFTjdfU1RPTEVOX1JFU0VSVkVEX1NJWkVfTUFTSyk7CisJCS8qIGZhbGwgdGhyb3Vn aCAqLwogCWNhc2UgR0VON19TVE9MRU5fUkVTRVJWRURfMU06CiAJCSpzaXplID0gMTAyNCAqIDEw MjQ7CiAJCWJyZWFrOwpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfY2Rj bGsuYyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2NkY2xrLmMKaW5kZXggYmY5NDMzZC4u MjkwNzVjNyAxMDA2NDQKLS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfY2RjbGsuYwor KysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9jZGNsay5jCkBAIC0zMTYsNiArMzE2LDcg QEAgc3RhdGljIHZvaWQgcG52X2dldF9jZGNsayhzdHJ1Y3QgZHJtX2k5MTVfcHJpdmF0ZSAqZGV2 X3ByaXYsCiAJCWJyZWFrOwogCWRlZmF1bHQ6CiAJCURSTV9FUlJPUigiVW5rbm93biBwbnYgZGlz cGxheSBjb3JlIGNsb2NrIDB4JTA0eFxuIiwgZ2NmZ2MpOworCQkvKiBmYWxsIHRocm91Z2ggKi8K IAljYXNlIEdDX0RJU1BMQVlfQ0xPQ0tfMTMzX01IWl9QTlY6CiAJCWNkY2xrX3N0YXRlLT5jZGNs ayA9IDEzMzMzMzsKIAkJYnJlYWs7CkBAIC0xNzk3LDYgKzE3OTgsNyBAQCBzdGF0aWMgaW50IGlj bF9jYWxjX2NkY2xrKGludCBtaW5fY2RjbGssIHVuc2lnbmVkIGludCByZWYpCiAJc3dpdGNoIChy ZWYpIHsKIAlkZWZhdWx0OgogCQlNSVNTSU5HX0NBU0UocmVmKTsKKwkJLyogZmFsbCB0aHJvdWdo ICovCiAJY2FzZSAyNDAwMDoKIAkJcmFuZ2VzID0gcmFuZ2VzXzI0OwogCQlicmVhazsKQEAgLTE4 MjQsNiArMTgyNiw3IEBAIHN0YXRpYyBpbnQgaWNsX2NhbGNfY2RjbGtfcGxsX3ZjbyhzdHJ1Y3Qg ZHJtX2k5MTVfcHJpdmF0ZSAqZGV2X3ByaXYsIGludCBjZGNsaykKIAlzd2l0Y2ggKGNkY2xrKSB7 CiAJZGVmYXVsdDoKIAkJTUlTU0lOR19DQVNFKGNkY2xrKTsKKwkJLyogZmFsbCB0aHJvdWdoICov CiAJY2FzZSAzMDcyMDA6CiAJY2FzZSA1NTY4MDA6CiAJY2FzZSA2NTI4MDA6CkBAIC0xODk2LDYg KzE4OTksNyBAQCBzdGF0aWMgdTggaWNsX2NhbGNfdm9sdGFnZV9sZXZlbChpbnQgY2RjbGspCiAJ CXJldHVybiAxOwogCWRlZmF1bHQ6CiAJCU1JU1NJTkdfQ0FTRShjZGNsayk7CisJCS8qIGZhbGwg dGhyb3VnaCAqLwogCWNhc2UgNjUyODAwOgogCWNhc2UgNjQ4MDAwOgogCQlyZXR1cm4gMjsKQEAg LTE5MTMsNiArMTkxNyw3IEBAIHN0YXRpYyB2b2lkIGljbF9nZXRfY2RjbGsoc3RydWN0IGRybV9p OTE1X3ByaXZhdGUgKmRldl9wcml2LAogCXN3aXRjaCAodmFsICYgSUNMX0RTU01fQ0RDTEtfUExM X1JFRkNMS19NQVNLKSB7CiAJZGVmYXVsdDoKIAkJTUlTU0lOR19DQVNFKHZhbCk7CisJCS8qIGZh bGwgdGhyb3VnaCAqLwogCWNhc2UgSUNMX0RTU01fQ0RDTEtfUExMX1JFRkNMS18yNE1IejoKIAkJ Y2RjbGtfc3RhdGUtPnJlZiA9IDI0MDAwOwogCQlicmVhazsKZGlmZiAtLWdpdCBhL2RyaXZlcnMv Z3B1L2RybS9pOTE1L2ludGVsX2RkaS5jIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGRp LmMKaW5kZXggMDMxOTgyNS4uYzc0YjAxYSAxMDA2NDQKLS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5 MTUvaW50ZWxfZGRpLmMKKysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGRpLmMKQEAg LTEwNjksNiArMTA2OSw3IEBAIHN0YXRpYyB1aW50MzJfdCBpY2xfcGxsX3RvX2RkaV9wbGxfc2Vs KHN0cnVjdCBpbnRlbF9lbmNvZGVyICplbmNvZGVyLAogCXN3aXRjaCAoaWQpIHsKIAlkZWZhdWx0 OgogCQlNSVNTSU5HX0NBU0UoaWQpOworCQkvKiBmYWxsIHRocm91Z2ggKi8KIAljYXNlIERQTExf SURfSUNMX0RQTEwwOgogCWNhc2UgRFBMTF9JRF9JQ0xfRFBMTDE6CiAJCXJldHVybiBERElfQ0xL X1NFTF9OT05FOwpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGlzcGxh eS5jIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGlzcGxheS5jCmluZGV4IGVhYTA2NjMu LmQzZjJjZjYgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2Rpc3BsYXku YworKysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kaXNwbGF5LmMKQEAgLTkzNTksNiAr OTM1OSw3IEBAIHN0YXRpYyBib29sIGhzd19nZXRfdHJhbnNjb2Rlcl9zdGF0ZShzdHJ1Y3QgaW50 ZWxfY3J0YyAqY3J0YywKIAkJc3dpdGNoICh0bXAgJiBUUkFOU19ERElfRURQX0lOUFVUX01BU0sp IHsKIAkJZGVmYXVsdDoKIAkJCVdBUk4oMSwgInVua25vd24gcGlwZSBsaW5rZWQgdG8gZWRwIHRy YW5zY29kZXJcbiIpOworCQkJLyogZmFsbCB0aHJvdWdoICovCiAJCWNhc2UgVFJBTlNfRERJX0VE UF9JTlBVVF9BX09OT0ZGOgogCQljYXNlIFRSQU5TX0RESV9FRFBfSU5QVVRfQV9PTjoKIAkJCXRy YW5zX2VkcF9waXBlID0gUElQRV9BOwpAQCAtMTEwMjMsNiArMTEwMjQsNyBAQCBzdGF0aWMgYm9v bCBjaGVja19kaWdpdGFsX3BvcnRfY29uZmxpY3RzKHN0cnVjdCBkcm1fYXRvbWljX3N0YXRlICpz dGF0ZSkKIAkJY2FzZSBJTlRFTF9PVVRQVVRfRERJOgogCQkJaWYgKFdBUk5fT04oIUhBU19EREko dG9faTkxNShkZXYpKSkpCiAJCQkJYnJlYWs7CisJCQkvKiBlbHNlOiBmYWxsIHRocm91Z2ggKi8K IAkJY2FzZSBJTlRFTF9PVVRQVVRfRFA6CiAJCWNhc2UgSU5URUxfT1VUUFVUX0hETUk6CiAJCWNh c2UgSU5URUxfT1VUUFVUX0VEUDoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2lu dGVsX2RwbGxfbWdyLmMgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcGxsX21nci5jCmlu ZGV4IDU3MzQyMzYuLjA1ODY5NmIgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2lu dGVsX2RwbGxfbWdyLmMKKysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZHBsbF9tZ3Iu YwpAQCAtMjU2Niw2ICsyNTY2LDcgQEAgaW50IGljbF9jYWxjX2RwX2NvbWJvX3BsbF9saW5rKHN0 cnVjdCBkcm1faTkxNV9wcml2YXRlICpkZXZfcHJpdiwKIAlzd2l0Y2ggKGluZGV4KSB7CiAJZGVm YXVsdDoKIAkJTUlTU0lOR19DQVNFKGluZGV4KTsKKwkJLyogZmFsbCB0aHJvdWdoICovCiAJY2Fz ZSAwOgogCQlsaW5rX2Nsb2NrID0gNTQwMDAwOwogCQlicmVhazsKQEAgLTI2MzksNiArMjY0MCw3 IEBAIHN0YXRpYyBib29sIGljbF9tZ19wbGxfZmluZF9kaXZpc29ycyhpbnQgY2xvY2tfa2h6LCBi b29sIGlzX2RwLCBib29sIHVzZV9zc2MsCiAJCQlzd2l0Y2ggKGRpdjEpIHsKIAkJCWRlZmF1bHQ6 CiAJCQkJTUlTU0lOR19DQVNFKGRpdjEpOworCQkJCS8qIGZhbGwgdGhyb3VnaCAqLwogCQkJY2Fz ZSAyOgogCQkJCWhzZGl2ID0gMDsKIAkJCQlicmVhazsKQEAgLTI5MDMsNiArMjkwNSw3IEBAIHN0 YXRpYyBpOTE1X3JlZ190IGljbF9wbGxfaWRfdG9fZW5hYmxlX3JlZyhlbnVtIGludGVsX2RwbGxf aWQgaWQpCiAJc3dpdGNoIChpZCkgewogCWRlZmF1bHQ6CiAJCU1JU1NJTkdfQ0FTRShpZCk7CisJ CS8qIGZhbGwgdGhyb3VnaCAqLwogCWNhc2UgRFBMTF9JRF9JQ0xfRFBMTDA6CiAJY2FzZSBEUExM X0lEX0lDTF9EUExMMToKIAkJcmV0dXJuIENOTF9EUExMX0VOQUJMRShpZCk7CmRpZmYgLS1naXQg YS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcnYuaCBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1 L2ludGVsX2Rydi5oCmluZGV4IGE2ZmYyNjAuLjNjYjZlODcgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMv Z3B1L2RybS9pOTE1L2ludGVsX2Rydi5oCisrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVs X2Rydi5oCkBAIC0xMjU0LDYgKzEyNTQsNyBAQCBlbmNfdG9fZGlnX3BvcnQoc3RydWN0IGRybV9l bmNvZGVyICplbmNvZGVyKQogCXN3aXRjaCAoaW50ZWxfZW5jb2Rlci0+dHlwZSkgewogCWNhc2Ug SU5URUxfT1VUUFVUX0RESToKIAkJV0FSTl9PTighSEFTX0RESSh0b19pOTE1KGVuY29kZXItPmRl dikpKTsKKwkJLyogZmFsbCB0aHJvdWdoICovCiAJY2FzZSBJTlRFTF9PVVRQVVRfRFA6CiAJY2Fz ZSBJTlRFTF9PVVRQVVRfRURQOgogCWNhc2UgSU5URUxfT1VUUFVUX0hETUk6CmRpZmYgLS1naXQg YS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9lbmdpbmVfY3MuYyBiL2RyaXZlcnMvZ3B1L2Ry bS9pOTE1L2ludGVsX2VuZ2luZV9jcy5jCmluZGV4IGQzMjY0YmQuLmQyZWQ0NGQgMTAwNjQ0Ci0t LSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2VuZ2luZV9jcy5jCisrKyBiL2RyaXZlcnMv Z3B1L2RybS9pOTE1L2ludGVsX2VuZ2luZV9jcy5jCkBAIC0yMzAsNiArMjMwLDcgQEAgX19pbnRl bF9lbmdpbmVfY29udGV4dF9zaXplKHN0cnVjdCBkcm1faTkxNV9wcml2YXRlICpkZXZfcHJpdiwg dTggY2xhc3MpCiAJCWJyZWFrOwogCWRlZmF1bHQ6CiAJCU1JU1NJTkdfQ0FTRShjbGFzcyk7CisJ CS8qIGZhbGwgdGhyb3VnaCAqLwogCWNhc2UgVklERU9fREVDT0RFX0NMQVNTOgogCWNhc2UgVklE RU9fRU5IQU5DRU1FTlRfQ0xBU1M6CiAJY2FzZSBDT1BZX0VOR0lORV9DTEFTUzoKZGlmZiAtLWdp dCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3J1bnRpbWVfcG0uYyBiL2RyaXZlcnMvZ3B1 L2RybS9pOTE1L2ludGVsX3J1bnRpbWVfcG0uYwppbmRleCBkODFiMmNmLi42YjVhYTNiIDEwMDY0 NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9ydW50aW1lX3BtLmMKKysrIGIvZHJp dmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfcnVudGltZV9wbS5jCkBAIC0zMjEyLDYgKzMyMTIsNyBA QCBzdGF0aWMgdm9pZCBjbmxfc2V0X3Byb2Ntb25fcmVmX3ZhbHVlcyhzdHJ1Y3QgZHJtX2k5MTVf cHJpdmF0ZSAqZGV2X3ByaXYsCiAJc3dpdGNoICh2YWwgJiAoUFJPQ0VTU19JTkZPX01BU0sgfCBW T0xUQUdFX0lORk9fTUFTSykpIHsKIAlkZWZhdWx0OgogCQlNSVNTSU5HX0NBU0UodmFsKTsKKwkJ LyogZmFsbCB0aHJvdWdoICovCiAJY2FzZSBWT0xUQUdFX0lORk9fMF84NVYgfCBQUk9DRVNTX0lO Rk9fRE9UXzA6CiAJCXByb2Ntb24gPSAmY25sX3Byb2Ntb25fdmFsdWVzW1BST0NNT05fMF84NVZf RE9UXzBdOwogCQlicmVhazsKZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVs X3Nkdm8uYyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3Nkdm8uYwppbmRleCBlNmE2NGIz Li5hN2Y0YTU2IDEwMDY0NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9zZHZvLmMK KysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfc2R2by5jCkBAIC0xMzQwLDYgKzEzNDAs NyBAQCBzdGF0aWMgdm9pZCBpbnRlbF9zZHZvX3ByZV9lbmFibGUoc3RydWN0IGludGVsX2VuY29k ZXIgKmludGVsX2VuY29kZXIsCiAJc3dpdGNoIChjcnRjX3N0YXRlLT5waXhlbF9tdWx0aXBsaWVy KSB7CiAJZGVmYXVsdDoKIAkJV0FSTigxLCAidW5rbm93biBwaXhlbCBtdWx0aXBsaWVyIHNwZWNp ZmllZFxuIik7CisJCS8qIGZhbGwgdGhyb3VnaCAqLwogCWNhc2UgMTogcmF0ZSA9IFNEVk9fQ0xP Q0tfUkFURV9NVUxUXzFYOyBicmVhazsKIAljYXNlIDI6IHJhdGUgPSBTRFZPX0NMT0NLX1JBVEVf TVVMVF8yWDsgYnJlYWs7CiAJY2FzZSA0OiByYXRlID0gU0RWT19DTE9DS19SQVRFX01VTFRfNFg7 IGJyZWFrOwpAQCAtMjMxNiwxNCArMjMxNywxOSBAQCBpbnRlbF9zZHZvX2d1ZXNzX2RkY19idXMo c3RydWN0IGludGVsX3Nkdm8gKnNkdm8pCiAJc3dpdGNoIChzZHZvLT5jb250cm9sbGVkX291dHB1 dCkgewogCWNhc2UgU0RWT19PVVRQVVRfTFZEUzE6CiAJCW1hc2sgfD0gU0RWT19PVVRQVVRfTFZE UzE7CisJCS8qIGZhbGwgdGhyb3VnaCAqLwogCWNhc2UgU0RWT19PVVRQVVRfTFZEUzA6CiAJCW1h c2sgfD0gU0RWT19PVVRQVVRfTFZEUzA7CisJCS8qIGZhbGwgdGhyb3VnaCAqLwogCWNhc2UgU0RW T19PVVRQVVRfVE1EUzE6CiAJCW1hc2sgfD0gU0RWT19PVVRQVVRfVE1EUzE7CisJCS8qIGZhbGwg dGhyb3VnaCAqLwogCWNhc2UgU0RWT19PVVRQVVRfVE1EUzA6CiAJCW1hc2sgfD0gU0RWT19PVVRQ VVRfVE1EUzA7CisJCS8qIGZhbGwgdGhyb3VnaCAqLwogCWNhc2UgU0RWT19PVVRQVVRfUkdCMToK IAkJbWFzayB8PSBTRFZPX09VVFBVVF9SR0IxOworCQkvKiBmYWxsIHRocm91Z2ggKi8KIAljYXNl IFNEVk9fT1VUUFVUX1JHQjA6CiAJCW1hc2sgfD0gU0RWT19PVVRQVVRfUkdCMDsKIAkJYnJlYWs7 Ci0tIAoyLjcuNAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X18KSW50ZWwtZ2Z4IG1haWxpbmcgbGlzdApJbnRlbC1nZnhAbGlzdHMuZnJlZWRlc2t0b3Aub3Jn Cmh0dHBzOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4 Cg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.3 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_PASS,USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 29D94C43144 for ; Thu, 28 Jun 2018 22:57:25 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id CC58127A47 for ; Thu, 28 Jun 2018 22:57:24 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org CC58127A47 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=embeddedor.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754993AbeF1W5W (ORCPT ); Thu, 28 Jun 2018 18:57:22 -0400 Received: from gateway36.websitewelcome.com ([192.185.186.5]:17813 "EHLO gateway36.websitewelcome.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753832AbeF1W5V (ORCPT ); Thu, 28 Jun 2018 18:57:21 -0400 X-Greylist: delayed 1297 seconds by postgrey-1.27 at vger.kernel.org; Thu, 28 Jun 2018 18:57:21 EDT Received: from cm12.websitewelcome.com (cm12.websitewelcome.com [100.42.49.8]) by gateway36.websitewelcome.com (Postfix) with ESMTP id 116DE401129F0 for ; Thu, 28 Jun 2018 16:36:10 -0500 (CDT) Received: from gator4166.hostgator.com ([108.167.133.22]) by cmsmtp with SMTP id YfVvf6DEwSjJAYfVvfc5go; Thu, 28 Jun 2018 17:35:43 -0500 X-Authority-Reason: nr=8 Received: from [189.250.65.56] (port=35422 helo=embeddedor) by gator4166.hostgator.com with esmtpa (Exim 4.91) (envelope-from ) id 1fYfVu-001tAM-NQ; Thu, 28 Jun 2018 17:35:42 -0500 Date: Thu, 28 Jun 2018 17:35:41 -0500 From: "Gustavo A. R. Silva" To: Jani Nikula , Joonas Lahtinen , Rodrigo Vivi , David Airlie Cc: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, "Gustavo A. R. Silva" Subject: [PATCH] drm/i915: Mark expected switch fall-throughs Message-ID: <20180628223541.GA17665@embeddedor.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline User-Agent: Mutt/1.5.24 (2015-08-30) X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - gator4166.hostgator.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - embeddedor.com X-BWhitelist: no X-Source-IP: 189.250.65.56 X-Source-L: No X-Exim-ID: 1fYfVu-001tAM-NQ X-Source: X-Source-Args: X-Source-Dir: X-Source-Sender: (embeddedor) [189.250.65.56]:35422 X-Source-Auth: gustavo@embeddedor.com X-Email-Count: 14 X-Source-Cap: Z3V6aWRpbmU7Z3V6aWRpbmU7Z2F0b3I0MTY2Lmhvc3RnYXRvci5jb20= X-Local-Domain: yes Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In preparation to enabling -Wimplicit-fallthrough, mark switch cases where we are expecting to fall through. Addresses-Coverity-ID: 141432 Addresses-Coverity-ID: 141433 Addresses-Coverity-ID: 141434 Addresses-Coverity-ID: 141435 Addresses-Coverity-ID: 141436 Addresses-Coverity-ID: 1357360 Addresses-Coverity-ID: 1357403 Addresses-Coverity-ID: 1357433 Addresses-Coverity-ID: 1392622 Addresses-Coverity-ID: 1415273 Addresses-Coverity-ID: 1435752 Addresses-Coverity-ID: 1441500 Addresses-Coverity-ID: 1454596 Signed-off-by: Gustavo A. R. Silva --- drivers/gpu/drm/i915/i915_gem.c | 1 + drivers/gpu/drm/i915/i915_gem_stolen.c | 1 + drivers/gpu/drm/i915/intel_cdclk.c | 5 +++++ drivers/gpu/drm/i915/intel_ddi.c | 1 + drivers/gpu/drm/i915/intel_display.c | 2 ++ drivers/gpu/drm/i915/intel_dpll_mgr.c | 3 +++ drivers/gpu/drm/i915/intel_drv.h | 1 + drivers/gpu/drm/i915/intel_engine_cs.c | 1 + drivers/gpu/drm/i915/intel_runtime_pm.c | 1 + drivers/gpu/drm/i915/intel_sdvo.c | 6 ++++++ 10 files changed, 22 insertions(+) diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c index 4cb720b..ed7bb24 100644 --- a/drivers/gpu/drm/i915/i915_gem.c +++ b/drivers/gpu/drm/i915/i915_gem.c @@ -2114,6 +2114,7 @@ vm_fault_t i915_gem_fault(struct vm_fault *vmf) */ if (!i915_terminally_wedged(&dev_priv->gpu_error)) return VM_FAULT_SIGBUS; + /* else: fall through */ case -EAGAIN: /* * EAGAIN means the gpu is hung and we'll wait for the error diff --git a/drivers/gpu/drm/i915/i915_gem_stolen.c b/drivers/gpu/drm/i915/i915_gem_stolen.c index 79a34729..055f868 100644 --- a/drivers/gpu/drm/i915/i915_gem_stolen.c +++ b/drivers/gpu/drm/i915/i915_gem_stolen.c @@ -254,6 +254,7 @@ static void vlv_get_stolen_reserved(struct drm_i915_private *dev_priv, switch (reg_val & GEN7_STOLEN_RESERVED_SIZE_MASK) { default: MISSING_CASE(reg_val & GEN7_STOLEN_RESERVED_SIZE_MASK); + /* fall through */ case GEN7_STOLEN_RESERVED_1M: *size = 1024 * 1024; break; diff --git a/drivers/gpu/drm/i915/intel_cdclk.c b/drivers/gpu/drm/i915/intel_cdclk.c index bf9433d..29075c7 100644 --- a/drivers/gpu/drm/i915/intel_cdclk.c +++ b/drivers/gpu/drm/i915/intel_cdclk.c @@ -316,6 +316,7 @@ static void pnv_get_cdclk(struct drm_i915_private *dev_priv, break; default: DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); + /* fall through */ case GC_DISPLAY_CLOCK_133_MHZ_PNV: cdclk_state->cdclk = 133333; break; @@ -1797,6 +1798,7 @@ static int icl_calc_cdclk(int min_cdclk, unsigned int ref) switch (ref) { default: MISSING_CASE(ref); + /* fall through */ case 24000: ranges = ranges_24; break; @@ -1824,6 +1826,7 @@ static int icl_calc_cdclk_pll_vco(struct drm_i915_private *dev_priv, int cdclk) switch (cdclk) { default: MISSING_CASE(cdclk); + /* fall through */ case 307200: case 556800: case 652800: @@ -1896,6 +1899,7 @@ static u8 icl_calc_voltage_level(int cdclk) return 1; default: MISSING_CASE(cdclk); + /* fall through */ case 652800: case 648000: return 2; @@ -1913,6 +1917,7 @@ static void icl_get_cdclk(struct drm_i915_private *dev_priv, switch (val & ICL_DSSM_CDCLK_PLL_REFCLK_MASK) { default: MISSING_CASE(val); + /* fall through */ case ICL_DSSM_CDCLK_PLL_REFCLK_24MHz: cdclk_state->ref = 24000; break; diff --git a/drivers/gpu/drm/i915/intel_ddi.c b/drivers/gpu/drm/i915/intel_ddi.c index 0319825..c74b01a 100644 --- a/drivers/gpu/drm/i915/intel_ddi.c +++ b/drivers/gpu/drm/i915/intel_ddi.c @@ -1069,6 +1069,7 @@ static uint32_t icl_pll_to_ddi_pll_sel(struct intel_encoder *encoder, switch (id) { default: MISSING_CASE(id); + /* fall through */ case DPLL_ID_ICL_DPLL0: case DPLL_ID_ICL_DPLL1: return DDI_CLK_SEL_NONE; diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c index eaa0663..d3f2cf6 100644 --- a/drivers/gpu/drm/i915/intel_display.c +++ b/drivers/gpu/drm/i915/intel_display.c @@ -9359,6 +9359,7 @@ static bool hsw_get_transcoder_state(struct intel_crtc *crtc, switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { default: WARN(1, "unknown pipe linked to edp transcoder\n"); + /* fall through */ case TRANS_DDI_EDP_INPUT_A_ONOFF: case TRANS_DDI_EDP_INPUT_A_ON: trans_edp_pipe = PIPE_A; @@ -11023,6 +11024,7 @@ static bool check_digital_port_conflicts(struct drm_atomic_state *state) case INTEL_OUTPUT_DDI: if (WARN_ON(!HAS_DDI(to_i915(dev)))) break; + /* else: fall through */ case INTEL_OUTPUT_DP: case INTEL_OUTPUT_HDMI: case INTEL_OUTPUT_EDP: diff --git a/drivers/gpu/drm/i915/intel_dpll_mgr.c b/drivers/gpu/drm/i915/intel_dpll_mgr.c index 5734236..058696b 100644 --- a/drivers/gpu/drm/i915/intel_dpll_mgr.c +++ b/drivers/gpu/drm/i915/intel_dpll_mgr.c @@ -2566,6 +2566,7 @@ int icl_calc_dp_combo_pll_link(struct drm_i915_private *dev_priv, switch (index) { default: MISSING_CASE(index); + /* fall through */ case 0: link_clock = 540000; break; @@ -2639,6 +2640,7 @@ static bool icl_mg_pll_find_divisors(int clock_khz, bool is_dp, bool use_ssc, switch (div1) { default: MISSING_CASE(div1); + /* fall through */ case 2: hsdiv = 0; break; @@ -2903,6 +2905,7 @@ static i915_reg_t icl_pll_id_to_enable_reg(enum intel_dpll_id id) switch (id) { default: MISSING_CASE(id); + /* fall through */ case DPLL_ID_ICL_DPLL0: case DPLL_ID_ICL_DPLL1: return CNL_DPLL_ENABLE(id); diff --git a/drivers/gpu/drm/i915/intel_drv.h b/drivers/gpu/drm/i915/intel_drv.h index a6ff260..3cb6e87 100644 --- a/drivers/gpu/drm/i915/intel_drv.h +++ b/drivers/gpu/drm/i915/intel_drv.h @@ -1254,6 +1254,7 @@ enc_to_dig_port(struct drm_encoder *encoder) switch (intel_encoder->type) { case INTEL_OUTPUT_DDI: WARN_ON(!HAS_DDI(to_i915(encoder->dev))); + /* fall through */ case INTEL_OUTPUT_DP: case INTEL_OUTPUT_EDP: case INTEL_OUTPUT_HDMI: diff --git a/drivers/gpu/drm/i915/intel_engine_cs.c b/drivers/gpu/drm/i915/intel_engine_cs.c index d3264bd..d2ed44d 100644 --- a/drivers/gpu/drm/i915/intel_engine_cs.c +++ b/drivers/gpu/drm/i915/intel_engine_cs.c @@ -230,6 +230,7 @@ __intel_engine_context_size(struct drm_i915_private *dev_priv, u8 class) break; default: MISSING_CASE(class); + /* fall through */ case VIDEO_DECODE_CLASS: case VIDEO_ENHANCEMENT_CLASS: case COPY_ENGINE_CLASS: diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c b/drivers/gpu/drm/i915/intel_runtime_pm.c index d81b2cf..6b5aa3b 100644 --- a/drivers/gpu/drm/i915/intel_runtime_pm.c +++ b/drivers/gpu/drm/i915/intel_runtime_pm.c @@ -3212,6 +3212,7 @@ static void cnl_set_procmon_ref_values(struct drm_i915_private *dev_priv, switch (val & (PROCESS_INFO_MASK | VOLTAGE_INFO_MASK)) { default: MISSING_CASE(val); + /* fall through */ case VOLTAGE_INFO_0_85V | PROCESS_INFO_DOT_0: procmon = &cnl_procmon_values[PROCMON_0_85V_DOT_0]; break; diff --git a/drivers/gpu/drm/i915/intel_sdvo.c b/drivers/gpu/drm/i915/intel_sdvo.c index e6a64b3..a7f4a56 100644 --- a/drivers/gpu/drm/i915/intel_sdvo.c +++ b/drivers/gpu/drm/i915/intel_sdvo.c @@ -1340,6 +1340,7 @@ static void intel_sdvo_pre_enable(struct intel_encoder *intel_encoder, switch (crtc_state->pixel_multiplier) { default: WARN(1, "unknown pixel multiplier specified\n"); + /* fall through */ case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break; case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break; case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break; @@ -2316,14 +2317,19 @@ intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo) switch (sdvo->controlled_output) { case SDVO_OUTPUT_LVDS1: mask |= SDVO_OUTPUT_LVDS1; + /* fall through */ case SDVO_OUTPUT_LVDS0: mask |= SDVO_OUTPUT_LVDS0; + /* fall through */ case SDVO_OUTPUT_TMDS1: mask |= SDVO_OUTPUT_TMDS1; + /* fall through */ case SDVO_OUTPUT_TMDS0: mask |= SDVO_OUTPUT_TMDS0; + /* fall through */ case SDVO_OUTPUT_RGB1: mask |= SDVO_OUTPUT_RGB1; + /* fall through */ case SDVO_OUTPUT_RGB0: mask |= SDVO_OUTPUT_RGB0; break; -- 2.7.4