From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jordan Crouse Subject: [PATCH 1/2] dt-bindings: Document qcom,adreno-gmu Date: Wed, 8 Aug 2018 16:47:00 -0600 Message-ID: <20180808224701.7527-2-jcrouse@codeaurora.org> References: <20180808224701.7527-1-jcrouse@codeaurora.org> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20180808224701.7527-1-jcrouse-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: freedreno-bounces-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org Sender: "Freedreno" To: freedreno-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org Cc: nm-l0cyMroinI0@public.gmane.org, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, rnayak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org, linux-pm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, sboyd-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, hoegsberg-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org, dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org, sibis-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org, vireshk-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org List-Id: linux-arm-msm@vger.kernel.org RG9jdW1lbnQgdGhlIGRldmljZSB0cmVlIGJpbmRpbmdzIGZvciB0aGUgQWRyZW5vIEdNVSBkZXZp Y2UKYXZhaWxhYmxlIG9uIEFkcmVubyBhNnh4IHRhcmdldHMuCgpSZXZpZXdlZC1ieTogUm9iIEhl cnJpbmcgPHJvYmhAa2VybmVsLm9yZz4KU2lnbmVkLW9mZi1ieTogSm9yZGFuIENyb3VzZSA8amNy b3VzZUBjb2RlYXVyb3JhLm9yZz4KLS0tCiAuLi4vZGV2aWNldHJlZS9iaW5kaW5ncy9kaXNwbGF5 L21zbS9nbXUudHh0ICAgfCA1NCArKysrKysrKysrKysrKysrKysrCiAuLi4vZGV2aWNldHJlZS9i aW5kaW5ncy9kaXNwbGF5L21zbS9ncHUudHh0ICAgfCAxMCArKystCiAyIGZpbGVzIGNoYW5nZWQs IDYyIGluc2VydGlvbnMoKyksIDIgZGVsZXRpb25zKC0pCiBjcmVhdGUgbW9kZSAxMDA2NDQgRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Rpc3BsYXkvbXNtL2dtdS50eHQKCmRpZmYg LS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZGlzcGxheS9tc20vZ211 LnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9kaXNwbGF5L21zbS9nbXUu dHh0Cm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uNmFiM2UyY2YyOWU5 Ci0tLSAvZGV2L251bGwKKysrIGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Rp c3BsYXkvbXNtL2dtdS50eHQKQEAgLTAsMCArMSw1NCBAQAorUXVhbGNvbW0gYWRyZW5vL3NuYXBk cmFnb24gR01VIChHcmFwaGljcyBtYW5hZ2VtZW50IHVuaXQpCisKK1RoZSBHTVUgaXMgYSBwcm9n cmFtbWFibGUgcG93ZXIgY29udHJvbGxlciBmb3IgdGhlIEdQVS4gdGhlIENQVSBjb250cm9scyB0 aGUKK0dNVSB3aGljaCBpbiB0dXJuIGhhbmRsZXMgcG93ZXIgY29udHJvbHMgZm9yIHRoZSBHUFUu CisKK1JlcXVpcmVkIHByb3BlcnRpZXM6CistIGNvbXBhdGlibGU6CisgICogInFjb20sYWRyZW5v LWdtdSIKKy0gcmVnOiBQaHlzaWNhbCBiYXNlIGFkZHJlc3MgYW5kIGxlbmd0aCBvZiB0aGUgR01V IHJlZ2lzdGVycy4KKy0gcmVnLW5hbWVzOiBNYXRjaGluZyBuYW1lcyBmb3IgdGhlIHJlZ2lzdGVy IHJlZ2lvbnMKKyAgKiAiZ211IgorICAqICJnbXVfcGRjIgorLSBpbnRlcnJ1cHRzOiBUaGUgaW50 ZXJydXB0IHNpZ25hbHMgZnJvbSB0aGUgR01VLgorLSBpbnRlcnJ1cHQtbmFtZXM6IE1hdGNoaW5n IG5hbWVzIGZvciB0aGUgaW50ZXJydXB0cworICAqICJoZmkiCisgICogImdtdSIKKy0gY2xvY2tz OiBwaGFuZGxlcyB0byB0aGUgZGV2aWNlIGNsb2NrcworLSBjbG9jay1uYW1lczogTWF0Y2hpbmcg bmFtZXMgZm9yIHRoZSBjbG9ja3MKKyAgICogImdtdSIKKyAgICogImN4byIKKyAgICogImF4aSIK KyAgICogIm1ub2MiCistIHBvd2VyLWRvbWFpbnM6IHNob3VsZCBiZSA8JmNsb2NrX2dwdWNjIEdQ VV9DWF9HRFNDPgorLSBpb21tdXM6IHBoYW5kbGUgdG8gdGhlIGFkcmVubyBpb21tdQorLSBvcGVy YXRpbmctcG9pbnRzLXYyOiBwaGFuZGxlIHRvIHRoZSBPUFAgb3BlcmF0aW5nIHBvaW50cworCitF eGFtcGxlOgorCisvIHsKKwkuLi4KKworCWdtdTogZ211QDUwNmEwMDAgeworCQljb21wYXRpYmxl PSJxY29tLGFkcmVuby1nbXUiOworCisJCXJlZyA9IDwweDUwNmEwMDAgMHgzMDAwMD4sCisJCQk8 MHhiMjAwMDAwIDB4MzAwMDAwPjsKKwkJcmVnLW5hbWVzID0gImdtdSIsICJnbXVfcGRjIjsKKwor CQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMzA0IElSUV9UWVBFX0xFVkVMX0hJR0g+LAorCQkJPEdJ Q19TUEkgMzA1IElSUV9UWVBFX0xFVkVMX0hJR0g+OworCQlpbnRlcnJ1cHQtbmFtZXMgPSAiaGZp IiwgImdtdSI7CisKKwkJY2xvY2tzID0gPCZjbG9ja19ncHVjYyBHUFVfQ0NfQ1hfR01VX0NMSz4s CisJCQk8JmNsb2NrX2dwdWNjIEdQVV9DQ19DWE9fQ0xLPiwKKwkJCTwmY2xvY2tfZ2NjIEdDQ19E RFJTU19HUFVfQVhJX0NMSz4sCisJCQk8JmNsb2NrX2djYyBHQ0NfR1BVX01FTU5PQ19HRlhfQ0xL PjsKKwkJY2xvY2stbmFtZXMgPSAiZ211IiwgImN4byIsICJheGkiLCAibWVtbm9jIjsKKworCQlw b3dlci1kb21haW5zID0gPCZjbG9ja19ncHVjYyBHUFVfQ1hfR0RTQz47CisJCWlvbW11cyA9IDwm YWRyZW5vX3NtbXUgNT47CisKKwkJb3BlcmF0aW5nLXBvaW50cy12MiA9IDwmZ211X29wcF90YWJs ZT47CisJfTsKK307CmRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGlu Z3MvZGlzcGxheS9tc20vZ3B1LnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5n cy9kaXNwbGF5L21zbS9ncHUudHh0CmluZGV4IDQzZmFjMGZlMDliYi4uNTQ0YTc1MTAxNjZiIDEw MDY0NAotLS0gYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZGlzcGxheS9tc20v Z3B1LnR4dAorKysgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZGlzcGxheS9t c20vZ3B1LnR4dApAQCAtOCwxMiArOCwxOCBAQCBSZXF1aXJlZCBwcm9wZXJ0aWVzOgogICB3aXRo IHRoZSBjaGlwLWlkLgogLSByZWc6IFBoeXNpY2FsIGJhc2UgYWRkcmVzcyBhbmQgbGVuZ3RoIG9m IHRoZSBjb250cm9sbGVyJ3MgcmVnaXN0ZXJzLgogLSBpbnRlcnJ1cHRzOiBUaGUgaW50ZXJydXB0 IHNpZ25hbCBmcm9tIHRoZSBncHUuCi0tIGNsb2NrczogZGV2aWNlIGNsb2NrcworCitPcHRpb25h bCBwcm9wZXJ0aWVzLgorLSBjbG9ja3M6IGRldmljZSBjbG9ja3MuIFJlcXVpcmVkIGZvciBhM3h4 LCBhNHh4IGFuZCBhNXh4IHRhcmdldHMuIGE2eHggYW5kCisgIG5ld2VyIHdpdGggYSBHTVUgYXR0 YWNoZWQgZG8gbm90IGhhdmUgZGlyZWN0IGNsb2NrIGNvbnRyb2wgZnJvbSB0aGUgQ1BVIGFuZAor ICBkbyBub3QgbmVlZCB0byBwcm92aWRlIGNsb2NrIHByb3BlcnRpZXMuCiAgIFNlZSAuLi9jbG9j a3MvY2xvY2stYmluZGluZ3MudHh0IGZvciBkZXRhaWxzLgotLSBjbG9jay1uYW1lczogdGhlIGZv bGxvd2luZyBjbG9ja3MgYXJlIHJlcXVpcmVkOgorLSBjbG9jay1uYW1lczogdGhlIGZvbGxvd2lu ZyBjbG9ja3MgY2FuIGJlIHByb3ZpZGVkOgogICAqICJjb3JlIgogICAqICJpZmFjZSIKICAgKiAi bWVtX2lmYWNlIgorLSBxY29tLGdtdTogRm9yIGE2eHggYW5kIG5ld2VyIHRhcmdldHMgYSBwaGFu ZGxlIHRvIHRoZSBHTVUgZGV2aWNlIHRoYXQgd2lsbAorICBjb250cm9sIHRoZSBwb3dlciBmb3Ig dGhlIEdQVQogCiBFeGFtcGxlOgogCi0tIAoyLjE4LjAKCl9fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fCkZyZWVkcmVubyBtYWlsaW5nIGxpc3QKRnJlZWRyZW5v QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwczovL2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9tYWls bWFuL2xpc3RpbmZvL2ZyZWVkcmVubwo= From mboxrd@z Thu Jan 1 00:00:00 1970 From: jcrouse@codeaurora.org (Jordan Crouse) Date: Wed, 8 Aug 2018 16:47:00 -0600 Subject: [PATCH 1/2] dt-bindings: Document qcom,adreno-gmu In-Reply-To: <20180808224701.7527-1-jcrouse@codeaurora.org> References: <20180808224701.7527-1-jcrouse@codeaurora.org> Message-ID: <20180808224701.7527-2-jcrouse@codeaurora.org> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Document the device tree bindings for the Adreno GMU device available on Adreno a6xx targets. Reviewed-by: Rob Herring Signed-off-by: Jordan Crouse --- .../devicetree/bindings/display/msm/gmu.txt | 54 +++++++++++++++++++ .../devicetree/bindings/display/msm/gpu.txt | 10 +++- 2 files changed, 62 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/msm/gmu.txt diff --git a/Documentation/devicetree/bindings/display/msm/gmu.txt b/Documentation/devicetree/bindings/display/msm/gmu.txt new file mode 100644 index 000000000000..6ab3e2cf29e9 --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/gmu.txt @@ -0,0 +1,54 @@ +Qualcomm adreno/snapdragon GMU (Graphics management unit) + +The GMU is a programmable power controller for the GPU. the CPU controls the +GMU which in turn handles power controls for the GPU. + +Required properties: +- compatible: + * "qcom,adreno-gmu" +- reg: Physical base address and length of the GMU registers. +- reg-names: Matching names for the register regions + * "gmu" + * "gmu_pdc" +- interrupts: The interrupt signals from the GMU. +- interrupt-names: Matching names for the interrupts + * "hfi" + * "gmu" +- clocks: phandles to the device clocks +- clock-names: Matching names for the clocks + * "gmu" + * "cxo" + * "axi" + * "mnoc" +- power-domains: should be <&clock_gpucc GPU_CX_GDSC> +- iommus: phandle to the adreno iommu +- operating-points-v2: phandle to the OPP operating points + +Example: + +/ { + ... + + gmu: gmu at 506a000 { + compatible="qcom,adreno-gmu"; + + reg = <0x506a000 0x30000>, + <0xb200000 0x300000>; + reg-names = "gmu", "gmu_pdc"; + + interrupts = , + ; + interrupt-names = "hfi", "gmu"; + + clocks = <&clock_gpucc GPU_CC_CX_GMU_CLK>, + <&clock_gpucc GPU_CC_CXO_CLK>, + <&clock_gcc GCC_DDRSS_GPU_AXI_CLK>, + <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>; + clock-names = "gmu", "cxo", "axi", "memnoc"; + + power-domains = <&clock_gpucc GPU_CX_GDSC>; + iommus = <&adreno_smmu 5>; + + operating-points-v2 = <&gmu_opp_table>; + }; +}; diff --git a/Documentation/devicetree/bindings/display/msm/gpu.txt b/Documentation/devicetree/bindings/display/msm/gpu.txt index 43fac0fe09bb..544a7510166b 100644 --- a/Documentation/devicetree/bindings/display/msm/gpu.txt +++ b/Documentation/devicetree/bindings/display/msm/gpu.txt @@ -8,12 +8,18 @@ Required properties: with the chip-id. - reg: Physical base address and length of the controller's registers. - interrupts: The interrupt signal from the gpu. -- clocks: device clocks + +Optional properties. +- clocks: device clocks. Required for a3xx, a4xx and a5xx targets. a6xx and + newer with a GMU attached do not have direct clock control from the CPU and + do not need to provide clock properties. See ../clocks/clock-bindings.txt for details. -- clock-names: the following clocks are required: +- clock-names: the following clocks can be provided: * "core" * "iface" * "mem_iface" +- qcom,gmu: For a6xx and newer targets a phandle to the GMU device that will + control the power for the GPU Example: -- 2.18.0