From: Peter Xu <peterx@redhat.com>
To: Brijesh Singh <brijesh.singh@amd.com>
Cc: qemu-devel@nongnu.org, Tom Lendacky <Thomas.Lendacky@amd.com>,
Eduardo Habkost <ehabkost@redhat.com>,
"Michael S. Tsirkin" <mst@redhat.com>,
Paolo Bonzini <pbonzini@redhat.com>,
Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>,
Richard Henderson <rth@twiddle.net>
Subject: Re: [Qemu-devel] [PATCH 1/6] x86_iommu: move the kernel-irqchip check in common code
Date: Wed, 12 Sep 2018 11:45:01 +0800 [thread overview]
Message-ID: <20180912034501.GB3829@xz-x1> (raw)
In-Reply-To: <1536684589-11718-2-git-send-email-brijesh.singh@amd.com>
On Tue, Sep 11, 2018 at 11:49:44AM -0500, Brijesh Singh wrote:
> Interrupt remapping needs kernel-irqchip={off|split} on both Intel and AMD
> platforms. Move the check in common place.
>
> Cc: "Michael S. Tsirkin" <mst@redhat.com>
> Cc: Paolo Bonzini <pbonzini@redhat.com>
> Cc: Richard Henderson <rth@twiddle.net>
> Cc: Eduardo Habkost <ehabkost@redhat.com>
> Cc: Marcel Apfelbaum <marcel.apfelbaum@gmail.com>
> Cc: Tom Lendacky <Thomas.Lendacky@amd.com>
> Cc: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>
> Signed-off-by: Brijesh Singh <brijesh.singh@amd.com>
Reviewed-by: Peter Xu <peterx@redhat.com>
Regards,
--
Peter Xu
next prev parent reply other threads:[~2018-09-12 3:59 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-11 16:49 [Qemu-devel] [PATCH 0/6] x86_iommu/amd: add interrupt remap support Brijesh Singh
2018-09-11 16:49 ` [Qemu-devel] [PATCH 1/6] x86_iommu: move the kernel-irqchip check in common code Brijesh Singh
2018-09-12 3:45 ` Peter Xu [this message]
2018-09-11 16:49 ` [Qemu-devel] [PATCH 2/6] x86_iommu/amd: Prepare for interrupt remap support Brijesh Singh
2018-09-12 3:52 ` Peter Xu
2018-09-12 18:59 ` Brijesh Singh
2018-09-13 3:15 ` Peter Xu
2018-09-13 8:15 ` Suravee Suthikulpanit
2018-09-13 8:48 ` Peter Xu
2018-09-13 14:47 ` Paolo Bonzini
2018-09-11 16:49 ` [Qemu-devel] [PATCH 3/6] x86_iommu/amd: Add interrupt remap support when VAPIC is not enabled Brijesh Singh
2018-09-12 3:37 ` Peter Xu
2018-09-12 18:50 ` Brijesh Singh
2018-09-13 2:59 ` Peter Xu
2018-09-11 16:49 ` [Qemu-devel] [PATCH 4/6] i386: acpi: add IVHD device entry for IOAPIC Brijesh Singh
2018-09-12 4:35 ` Peter Xu
2018-09-12 19:11 ` Brijesh Singh
2018-09-13 3:20 ` Peter Xu
2018-09-12 16:35 ` Igor Mammedov
2018-09-12 19:24 ` Brijesh Singh
2018-09-13 18:18 ` Michael S. Tsirkin
2018-09-13 22:20 ` Brijesh Singh
2018-09-13 22:29 ` Michael S. Tsirkin
2018-09-11 16:49 ` [Qemu-devel] [PATCH 6/6] x86_iommu/amd: Enable Guest virtual APIC support Brijesh Singh
2018-09-12 4:52 ` Peter Xu
2018-09-12 21:14 ` Brijesh Singh
2018-09-13 8:36 ` Suravee Suthikulpanit
2018-09-13 11:44 ` Peter Xu
2018-09-13 7:13 ` Suravee Suthikulpanit
2018-09-12 16:38 ` Igor Mammedov
[not found] ` <1536684589-11718-6-git-send-email-brijesh.singh@amd.com>
2018-09-13 7:16 ` [Qemu-devel] [PATCH 5/6] x86_iommu/amd: Add interrupt remap support when VAPIC is enabled Suravee Suthikulpanit
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180912034501.GB3829@xz-x1 \
--to=peterx@redhat.com \
--cc=Suravee.Suthikulpanit@amd.com \
--cc=Thomas.Lendacky@amd.com \
--cc=brijesh.singh@amd.com \
--cc=ehabkost@redhat.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.