All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Chris Wilson <chris@chris-wilson.co.uk>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH v2 5/5] drm/i915: Bump gen4+ fb size limits to 32kx32k
Date: Thu, 20 Sep 2018 22:41:30 +0300	[thread overview]
Message-ID: <20180920194130.GP5565@intel.com> (raw)
In-Reply-To: <153743093824.30044.1553780286467948540@skylake-alporthouse-com>

On Thu, Sep 20, 2018 at 09:09:03AM +0100, Chris Wilson wrote:
> Quoting Ville Syrjälä (2018-09-19 17:59:51)
> > On Thu, Sep 13, 2018 at 11:01:40PM +0300, Ville Syrjala wrote:
> > > From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> > > 
> > > With gtt remapping in place we can use arbitraily large framebuffers.
> > > Let's bump the limits as high as we can (32k-1). Going beyond that
> > > would require switching our s16.16 src coordinate representation to
> > > something with more spare bits.
> > > 
> > > Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> > > ---
> > >  drivers/gpu/drm/i915/intel_display.c | 4 ++--
> > >  1 file changed, 2 insertions(+), 2 deletions(-)
> > > 
> > > diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> > > index 346572cf734a..0ee6255cd040 100644
> > > --- a/drivers/gpu/drm/i915/intel_display.c
> > > +++ b/drivers/gpu/drm/i915/intel_display.c
> > > @@ -15527,8 +15527,8 @@ int intel_modeset_init(struct drm_device *dev)
> > >               dev->mode_config.max_width = 4096;
> > >               dev->mode_config.max_height = 4096;
> > >       } else {
> > > -             dev->mode_config.max_width = 8192;
> > > -             dev->mode_config.max_height = 8192;
> > > +             dev->mode_config.max_width = 32767;
> > > +             dev->mode_config.max_height = 32767;
> > 
> > It appears that neither Mesa nor glamor will check whether window system
> > buffers exceed the capabilities of the 3D engine. So trying to use a >16k
> > trips an assert when genxml tries to pack the surface_state.
> > 
> > So looks like we'll need to limit this to 16k for gen7+, and leave it
> > at 8k for gen4+. If userspace gets smarter later on we could add a new
> > client cap to expose higher limits.
> 
> At which point, the client can just ignore this field and just use
> rejection criteria from addfb2 and/or setcrtc (or the atomic variant).

I suppose. Though probing the max size using addfb might be a bit
tedious. That's assuming the client wants to report the max in some
way, as X does.

> 
> Or we can just keep this field as meaning the maximum size of a single
> CRTC and just ignore it entirely in -modesetting for fb size as we do
> elsewhere.

Would require changing the core addfb code to ignore these
limits for i915 but keep chekcing them for the other drivers.
So a bit of work, and I'm not really sure what the actual
benefit for i915 would be.

-- 
Ville Syrjälä
Intel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2018-09-20 19:42 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-09-13 20:01 [PATCH v2 0/5] drm/i915: drm/i915: GTT remapping for display Ville Syrjala
2018-09-13 20:01 ` [PATCH v2 1/5] drm/i915: Decouple SKL stride units from intel_fb_stride_alignment() Ville Syrjala
2018-09-13 20:01 ` [PATCH v2 2/5] drm/i915: Add a new "remapped" gtt_view Ville Syrjala
2018-09-13 20:19   ` Chris Wilson
2018-09-14 12:58     ` Ville Syrjälä
2018-09-14 13:00       ` Chris Wilson
2018-09-13 20:01 ` [PATCH v2 3/5] drm/i915: Overcome display engine stride limits via GTT remapping Ville Syrjala
2018-09-13 20:16   ` Chris Wilson
2018-09-13 20:01 ` [PATCH v2 4/5] drm/i915: Bump gen4+ fb stride limit to 256KiB Ville Syrjala
2018-09-13 20:27   ` Chris Wilson
2018-09-14 12:52     ` Ville Syrjälä
2018-09-13 20:01 ` [PATCH v2 5/5] drm/i915: Bump gen4+ fb size limits to 32kx32k Ville Syrjala
2018-09-19 16:59   ` Ville Syrjälä
2018-09-20  8:09     ` Chris Wilson
2018-09-20 19:41       ` Ville Syrjälä [this message]
2018-09-20 19:46         ` Chris Wilson
2018-09-21 12:18           ` Ville Syrjälä
2018-09-13 21:01 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: drm/i915: GTT remapping for display Patchwork
2018-09-13 21:03 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-09-13 21:21 ` ✗ Fi.CI.BAT: failure " Patchwork
2018-09-14  4:40 ` ✓ Fi.CI.BAT: success " Patchwork
2018-09-14  7:52 ` ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180920194130.GP5565@intel.com \
    --to=ville.syrjala@linux.intel.com \
    --cc=chris@chris-wilson.co.uk \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.