From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: "José Roberto de Souza" <jose.souza@intel.com>
Cc: intel-gfx@lists.freedesktop.org,
Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Subject: Re: [PATCH 6/8] drm/i915/psr: Use WA to force HW tracking to exit PSR2
Date: Thu, 20 Sep 2018 15:54:49 -0700 [thread overview]
Message-ID: <20180920225449.GD7233@intel.com> (raw)
In-Reply-To: <20180920204327.3513-6-jose.souza@intel.com>
On Thu, Sep 20, 2018 at 01:43:25PM -0700, José Roberto de Souza wrote:
> This WA also works fine for PSR2, triggering a selective update when
> possible.
Oh! really?! It didn't work when I chacked on my CNL,
but we probably had other bugs back there...
Thanks for finding this
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
>
> Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
> Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
> Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
> ---
> drivers/gpu/drm/i915/intel_psr.c | 24 ++++++++++--------------
> 1 file changed, 10 insertions(+), 14 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_psr.c b/drivers/gpu/drm/i915/intel_psr.c
> index 84b512426514..cf9d6e965697 100644
> --- a/drivers/gpu/drm/i915/intel_psr.c
> +++ b/drivers/gpu/drm/i915/intel_psr.c
> @@ -1026,20 +1026,16 @@ void intel_psr_flush(struct drm_i915_private *dev_priv,
>
> /* By definition flush = invalidate + flush */
> if (frontbuffer_bits) {
> - if (dev_priv->psr.psr2_enabled) {
> - intel_psr_exit(dev_priv);
> - } else {
> - /*
> - * Display WA #0884: all
> - * This documented WA for bxt can be safely applied
> - * broadly so we can force HW tracking to exit PSR
> - * instead of disabling and re-enabling.
> - * Workaround tells us to write 0 to CUR_SURFLIVE_A,
> - * but it makes more sense write to the current active
> - * pipe.
> - */
> - I915_WRITE(CURSURFLIVE(pipe), 0);
> - }
> + /*
> + * Display WA #0884: all
> + * This documented WA for bxt can be safely applied
> + * broadly so we can force HW tracking to exit PSR
> + * instead of disabling and re-enabling.
> + * Workaround tells us to write 0 to CUR_SURFLIVE_A,
> + * but it makes more sense write to the current active
> + * pipe.
> + */
> + I915_WRITE(CURSURFLIVE(pipe), 0);
> }
>
> if (!dev_priv->psr.active && !dev_priv->psr.busy_frontbuffer_bits)
> --
> 2.19.0
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-09-20 22:55 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-20 20:43 [PATCH 1/8] drm/i915/psr: Share PSR and PSR2 exit mask José Roberto de Souza
2018-09-20 20:43 ` [PATCH 2/8] drm/i915/psr: Do not set MASK_DISP_REG_WRITE in ICL José Roberto de Souza
2018-09-25 0:16 ` Dhinakaran Pandiyan
2018-09-25 8:00 ` Jani Nikula
2018-09-20 20:43 ` [PATCH 3/8] drm/i915/psr: Enable sink to trigger a interruption on PSR2 CRC mismatch José Roberto de Souza
2018-09-25 0:28 ` Pandiyan, Dhinakaran
2018-09-25 5:53 ` dhinakaran.pandiyan
2018-09-20 20:43 ` [PATCH 4/8] drm/i915/psr: Remove PSR2 TODO error handling José Roberto de Souza
2018-09-25 6:26 ` dhinakaran.pandiyan
2018-09-20 20:43 ` [PATCH 5/8] drm/i915/psr: Do not enable PSR2 if sink requires selective update X granularity José Roberto de Souza
2018-09-25 6:23 ` dhinakaran.pandiyan
2018-09-25 17:42 ` Souza, Jose
2018-09-20 20:43 ` [PATCH 6/8] drm/i915/psr: Use WA to force HW tracking to exit PSR2 José Roberto de Souza
2018-09-20 22:54 ` Rodrigo Vivi [this message]
2018-09-20 23:01 ` Souza, Jose
2018-09-25 5:57 ` dhinakaran.pandiyan
2018-09-20 20:43 ` [PATCH 7/8] drm/i915/psr: Don't tell sink that main link will be active in PSR2 José Roberto de Souza
2018-09-25 6:02 ` dhinakaran.pandiyan
2018-09-26 17:46 ` Souza, Jose
2018-09-26 17:49 ` Souza, Jose
2018-09-20 20:43 ` [PATCH 8/8] drm/i915/psr: Remove alpm from i915_psr José Roberto de Souza
2018-09-25 6:08 ` dhinakaran.pandiyan
2018-09-26 17:57 ` Souza, Jose
2018-09-20 22:19 ` ✗ Fi.CI.SPARSE: warning for series starting with [1/8] drm/i915/psr: Share PSR and PSR2 exit mask Patchwork
2018-09-20 22:41 ` ✓ Fi.CI.BAT: success " Patchwork
2018-09-21 2:55 ` ✓ Fi.CI.IGT: " Patchwork
2018-09-25 0:06 ` [PATCH 1/8] " Dhinakaran Pandiyan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180920225449.GD7233@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=dhinakaran.pandiyan@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jose.souza@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.