From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [v1,3/7] dt-bindings: stm32-mdma: Add DMA/MDMA chaining support bindings From: Rob Herring Message-Id: <20180926202332.GA13585@bogus> Date: Wed, 26 Sep 2018 15:23:32 -0500 To: Pierre-Yves MORDRET Cc: Vinod Koul , Mark Rutland , Alexandre Torgue , Maxime Coquelin , Dan Williams , devicetree@vger.kernel.org, dmaengine@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org List-ID: T24gVHVlLCBTZXAgMTEsIDIwMTggYXQgMDk6MjY6NTZBTSArMDIwMCwgUGllcnJlLVl2ZXMgTU9S RFJFVCB3cm90ZToKPiBUaGlzIHBhdGNoIGFkZHMgdGhlIGRlc2NyaXB0aW9uIG9mIHRoZSAyIHBy b3BlcnRpZXMgbmVlZGVkIHRvIHN1cHBvcnQgTTJNCj4gdHJhbnNmZXIgdHJpZ2dlcmVkIGJ5IFNU TTMyIERNQSB3aGVuIGhpcyB0cmFuc2ZlciBpcyBjb21wbGV0ZS4KClNhbWUgcHJvYmxlbSBoZXJl LgoKPiAKPiBTaWduZWQtb2ZmLWJ5OiBQaWVycmUtWXZlcyBNT1JEUkVUIDxwaWVycmUteXZlcy5t b3JkcmV0QHN0LmNvbT4KPiAtLS0KPiAgIFZlcnNpb24gaGlzdG9yeToKPiAgICAgdjE6Cj4gICAg ICAgICogSW5pdGlhbAo+IC0tLQo+IC0tLQo+ICAuLi4vZGV2aWNldHJlZS9iaW5kaW5ncy9kbWEv c3RtMzItbWRtYS50eHQgICAgICAgICB8IDIyICsrKysrKysrKysrKystLS0tLS0tLS0KPiAgMSBm aWxlIGNoYW5nZWQsIDEzIGluc2VydGlvbnMoKyksIDkgZGVsZXRpb25zKC0pCj4gCj4gZGlmZiAt LWdpdCBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9kbWEvc3RtMzItbWRtYS50 eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZG1hL3N0bTMyLW1kbWEudHh0 Cj4gaW5kZXggZDE4NzcyZC4uMTgxMGY4NyAxMDA2NDQKPiAtLS0gYS9Eb2N1bWVudGF0aW9uL2Rl dmljZXRyZWUvYmluZGluZ3MvZG1hL3N0bTMyLW1kbWEudHh0Cj4gKysrIGIvRG9jdW1lbnRhdGlv bi9kZXZpY2V0cmVlL2JpbmRpbmdzL2RtYS9zdG0zMi1tZG1hLnR4dAo+IEBAIC0xMCw3ICsxMCw3 IEBAIFJlcXVpcmVkIHByb3BlcnRpZXM6Cj4gIC0gaW50ZXJydXB0czogU2hvdWxkIGNvbnRhaW4g dGhlIE1ETUEgaW50ZXJydXB0Lgo+ICAtIGNsb2NrczogU2hvdWxkIGNvbnRhaW4gdGhlIGlucHV0 IGNsb2NrIG9mIHRoZSBETUEgaW5zdGFuY2UuCj4gIC0gcmVzZXRzOiBSZWZlcmVuY2UgdG8gYSBy ZXNldCBjb250cm9sbGVyIGFzc2VydGluZyB0aGUgRE1BIGNvbnRyb2xsZXIuCj4gLS0gI2RtYS1j ZWxscyA6IE11c3QgYmUgPDU+LiBTZWUgRE1BIGNsaWVudCBwYXJhZ3JhcGggZm9yIG1vcmUgZGV0 YWlscy4KPiArLSAjZG1hLWNlbGxzIDogTXVzdCBiZSA8Nj4uIFNlZSBETUEgY2xpZW50IHBhcmFn cmFwaCBmb3IgbW9yZSBkZXRhaWxzLgo+ICAKPiAgT3B0aW9uYWwgcHJvcGVydGllczoKPiAgLSBk bWEtY2hhbm5lbHM6IE51bWJlciBvZiBETUEgY2hhbm5lbHMgc3VwcG9ydGVkIGJ5IHRoZSBjb250 cm9sbGVyLgo+IEBAIC0yNiw3ICsyNiw3IEBAIEV4YW1wbGU6Cj4gIAkJaW50ZXJydXB0cyA9IDwx MjI+Owo+ICAJCWNsb2NrcyA9IDwmdGltZXJfY2xrPjsKPiAgCQlyZXNldHMgPSA8JnJjYyA5OTI+ Owo+IC0JCSNkbWEtY2VsbHMgPSA8NT47Cj4gKwkJI2RtYS1jZWxscyA9IDw2PjsKPiAgCQlkbWEt Y2hhbm5lbHMgPSA8MTY+Owo+ICAJCWRtYS1yZXF1ZXN0cyA9IDwzMj47Cj4gIAkJc3QsYWhiLWFk ZHItbWFza3MgPSA8MHgyMDAwMDAwMD4sIDwweDAwMDAwMDAwPjsKPiBAQCAtMzUsOCArMzUsOCBA QCBFeGFtcGxlOgo+ICAqIERNQSBjbGllbnQKPiAgCj4gIERNQSBjbGllbnRzIGNvbm5lY3RlZCB0 byB0aGUgU1RNMzIgTURNQSBjb250cm9sbGVyIG11c3QgdXNlIHRoZSBmb3JtYXQKPiAtZGVzY3Jp YmVkIGluIHRoZSBkbWEudHh0IGZpbGUsIHVzaW5nIGEgZml2ZS1jZWxsIHNwZWNpZmllciBmb3Ig ZWFjaCBjaGFubmVsOgo+IC1hIHBoYW5kbGUgdG8gdGhlIE1ETUEgY29udHJvbGxlciBwbHVzIHRo ZSBmb2xsb3dpbmcgZml2ZSBpbnRlZ2VyIGNlbGxzOgo+ICtkZXNjcmliZWQgaW4gdGhlIGRtYS50 eHQgZmlsZSwgdXNpbmcgYSBzaXgtY2VsbCBzcGVjaWZpZXIgZm9yIGVhY2ggY2hhbm5lbDoKPiAr YSBwaGFuZGxlIHRvIHRoZSBNRE1BIGNvbnRyb2xsZXIgcGx1cyB0aGUgZm9sbG93aW5nIHNpeCBp bnRlZ2VyIGNlbGxzOgo+ICAKPiAgMS4gVGhlIHJlcXVlc3QgbGluZSBudW1iZXIKPiAgMi4gVGhl IHByaW9yaXR5IGxldmVsCj4gQEAgLTc2LDE5ICs3NiwyMyBAQCBhIHBoYW5kbGUgdG8gdGhlIE1E TUEgY29udHJvbGxlciBwbHVzIHRoZSBmb2xsb3dpbmcgZml2ZSBpbnRlZ2VyIGNlbGxzOgo+ICAg ICBpZiBubyBIVyBhY2sgc2lnbmFsIGlzIHVzZWQgYnkgdGhlIE1ETUEgY2xpZW50Cj4gIDUuIEEg MzJiaXQgbWFzayBzcGVjaWZ5aW5nIHRoZSB2YWx1ZSB0byBiZSB3cml0dGVuIHRvIGFja25vd2xl ZGdlIHRoZSByZXF1ZXN0Cj4gICAgIGlmIG5vIEhXIGFjayBzaWduYWwgaXMgdXNlZCBieSB0aGUg TURNQSBjbGllbnQKPiArNi4gQSBiaXRmaWVsZCB2YWx1ZSBzcGVjaWZ5aW5nIGlmIHRoZSBNRE1B IGNsaWVudCB3YW50cyB0byBnZW5lcmF0ZSBNMk0KPiArICAgdHJhbnNmZXIgd2l0aCBIVyB0cmln Z2VyICgxKSBvciBub3QgKDApLiBUaGlzIGJpdGZpZWxkIHNob3VsZCBiZSBvbmx5Cj4gKyAgIGVu YWJsZWQgZm9yIE0yTSB0cmFuc2ZlciB0cmlnZ2VyZWQgYnkgU1RNMzIgRE1BIGNsaWVudC4gVGhl IG1lbW9yeSBkZXZpY2VzCj4gKyAgIGludm9sdmVkIGluIHRoaXMga2luZCBvZiB0cmFuc2ZlciBh cmUgU1JBTSBhbmQgRERSLgo+ICAKPiAgRXhhbXBsZToKPiAgCj4gIAlpMmM0OiBpMmNANWMwMDIw MDAgewo+ICAJCWNvbXBhdGlibGUgPSAic3Qsc3RtMzJmNy1pMmMiOwo+ICAJCXJlZyA9IDwweDVj MDAyMDAwIDB4NDAwPjsKPiAtCQlpbnRlcnJ1cHRzID0gPDk1PiwKPiAtCQkJICAgICA8OTY+Owo+ IC0JCWNsb2NrcyA9IDwmdGltZXJfY2xrPjsKPiArCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgOTUg SVJRX1RZUEVfTk9ORT4sCj4gKwkJCSAgICAgPEdJQ19TUEkgOTYgSVJRX1RZUEVfTk9ORT47Cj4g KwkJY2xvY2tzID0gPCZjbGtfaHNpPjsKPiAgCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKPiAgCQkj c2l6ZS1jZWxscyA9IDwwPjsKPiAtCQlkbWFzID0gPCZtZG1hMSAzNiAweDAgMHg0MDAwOCAweDAg MHgwPiwKPiAtCQkgICAgICAgPCZtZG1hMSAzNyAweDAgMHg0MDAwMiAweDAgMHgwPjsKPiArCQlk bWFzID0gPCZtZG1hMSAzNiAweDAgMHg0MDAwOCAweDAgMHgwIDA+LAo+ICsJCSAgICAgICA8Jm1k bWExIDM3IDB4MCAweDQwMDAyIDB4MCAweDAgMD47Cj4gIAkJZG1hLW5hbWVzID0gInJ4IiwgInR4 IjsKPiAgCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICAJfTsKPiAtLSAKPiAyLjcuNAo+Cg== From mboxrd@z Thu Jan 1 00:00:00 1970 From: robh@kernel.org (Rob Herring) Date: Wed, 26 Sep 2018 15:23:32 -0500 Subject: [PATCH v1 3/7] dt-bindings: stm32-mdma: Add DMA/MDMA chaining support bindings In-Reply-To: <1536650820-16076-4-git-send-email-pierre-yves.mordret@st.com> References: <1536650820-16076-1-git-send-email-pierre-yves.mordret@st.com> <1536650820-16076-4-git-send-email-pierre-yves.mordret@st.com> Message-ID: <20180926202332.GA13585@bogus> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On Tue, Sep 11, 2018 at 09:26:56AM +0200, Pierre-Yves MORDRET wrote: > This patch adds the description of the 2 properties needed to support M2M > transfer triggered by STM32 DMA when his transfer is complete. Same problem here. > > Signed-off-by: Pierre-Yves MORDRET > --- > Version history: > v1: > * Initial > --- > --- > .../devicetree/bindings/dma/stm32-mdma.txt | 22 +++++++++++++--------- > 1 file changed, 13 insertions(+), 9 deletions(-) > > diff --git a/Documentation/devicetree/bindings/dma/stm32-mdma.txt b/Documentation/devicetree/bindings/dma/stm32-mdma.txt > index d18772d..1810f87 100644 > --- a/Documentation/devicetree/bindings/dma/stm32-mdma.txt > +++ b/Documentation/devicetree/bindings/dma/stm32-mdma.txt > @@ -10,7 +10,7 @@ Required properties: > - interrupts: Should contain the MDMA interrupt. > - clocks: Should contain the input clock of the DMA instance. > - resets: Reference to a reset controller asserting the DMA controller. > -- #dma-cells : Must be <5>. See DMA client paragraph for more details. > +- #dma-cells : Must be <6>. See DMA client paragraph for more details. > > Optional properties: > - dma-channels: Number of DMA channels supported by the controller. > @@ -26,7 +26,7 @@ Example: > interrupts = <122>; > clocks = <&timer_clk>; > resets = <&rcc 992>; > - #dma-cells = <5>; > + #dma-cells = <6>; > dma-channels = <16>; > dma-requests = <32>; > st,ahb-addr-masks = <0x20000000>, <0x00000000>; > @@ -35,8 +35,8 @@ Example: > * DMA client > > DMA clients connected to the STM32 MDMA controller must use the format > -described in the dma.txt file, using a five-cell specifier for each channel: > -a phandle to the MDMA controller plus the following five integer cells: > +described in the dma.txt file, using a six-cell specifier for each channel: > +a phandle to the MDMA controller plus the following six integer cells: > > 1. The request line number > 2. The priority level > @@ -76,19 +76,23 @@ a phandle to the MDMA controller plus the following five integer cells: > if no HW ack signal is used by the MDMA client > 5. A 32bit mask specifying the value to be written to acknowledge the request > if no HW ack signal is used by the MDMA client > +6. A bitfield value specifying if the MDMA client wants to generate M2M > + transfer with HW trigger (1) or not (0). This bitfield should be only > + enabled for M2M transfer triggered by STM32 DMA client. The memory devices > + involved in this kind of transfer are SRAM and DDR. > > Example: > > i2c4: i2c at 5c002000 { > compatible = "st,stm32f7-i2c"; > reg = <0x5c002000 0x400>; > - interrupts = <95>, > - <96>; > - clocks = <&timer_clk>; > + interrupts = , > + ; > + clocks = <&clk_hsi>; > #address-cells = <1>; > #size-cells = <0>; > - dmas = <&mdma1 36 0x0 0x40008 0x0 0x0>, > - <&mdma1 37 0x0 0x40002 0x0 0x0>; > + dmas = <&mdma1 36 0x0 0x40008 0x0 0x0 0>, > + <&mdma1 37 0x0 0x40002 0x0 0x0 0>; > dma-names = "rx", "tx"; > status = "disabled"; > }; > -- > 2.7.4 > From mboxrd@z Thu Jan 1 00:00:00 1970 From: Rob Herring Subject: Re: [PATCH v1 3/7] dt-bindings: stm32-mdma: Add DMA/MDMA chaining support bindings Date: Wed, 26 Sep 2018 15:23:32 -0500 Message-ID: <20180926202332.GA13585@bogus> References: <1536650820-16076-1-git-send-email-pierre-yves.mordret@st.com> <1536650820-16076-4-git-send-email-pierre-yves.mordret@st.com> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Return-path: Content-Disposition: inline In-Reply-To: <1536650820-16076-4-git-send-email-pierre-yves.mordret@st.com> Sender: linux-kernel-owner@vger.kernel.org To: Pierre-Yves MORDRET Cc: Vinod Koul , Mark Rutland , Alexandre Torgue , Maxime Coquelin , Dan Williams , devicetree@vger.kernel.org, dmaengine@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org List-Id: devicetree@vger.kernel.org On Tue, Sep 11, 2018 at 09:26:56AM +0200, Pierre-Yves MORDRET wrote: > This patch adds the description of the 2 properties needed to support M2M > transfer triggered by STM32 DMA when his transfer is complete. Same problem here. > > Signed-off-by: Pierre-Yves MORDRET > --- > Version history: > v1: > * Initial > --- > --- > .../devicetree/bindings/dma/stm32-mdma.txt | 22 +++++++++++++--------- > 1 file changed, 13 insertions(+), 9 deletions(-) > > diff --git a/Documentation/devicetree/bindings/dma/stm32-mdma.txt b/Documentation/devicetree/bindings/dma/stm32-mdma.txt > index d18772d..1810f87 100644 > --- a/Documentation/devicetree/bindings/dma/stm32-mdma.txt > +++ b/Documentation/devicetree/bindings/dma/stm32-mdma.txt > @@ -10,7 +10,7 @@ Required properties: > - interrupts: Should contain the MDMA interrupt. > - clocks: Should contain the input clock of the DMA instance. > - resets: Reference to a reset controller asserting the DMA controller. > -- #dma-cells : Must be <5>. See DMA client paragraph for more details. > +- #dma-cells : Must be <6>. See DMA client paragraph for more details. > > Optional properties: > - dma-channels: Number of DMA channels supported by the controller. > @@ -26,7 +26,7 @@ Example: > interrupts = <122>; > clocks = <&timer_clk>; > resets = <&rcc 992>; > - #dma-cells = <5>; > + #dma-cells = <6>; > dma-channels = <16>; > dma-requests = <32>; > st,ahb-addr-masks = <0x20000000>, <0x00000000>; > @@ -35,8 +35,8 @@ Example: > * DMA client > > DMA clients connected to the STM32 MDMA controller must use the format > -described in the dma.txt file, using a five-cell specifier for each channel: > -a phandle to the MDMA controller plus the following five integer cells: > +described in the dma.txt file, using a six-cell specifier for each channel: > +a phandle to the MDMA controller plus the following six integer cells: > > 1. The request line number > 2. The priority level > @@ -76,19 +76,23 @@ a phandle to the MDMA controller plus the following five integer cells: > if no HW ack signal is used by the MDMA client > 5. A 32bit mask specifying the value to be written to acknowledge the request > if no HW ack signal is used by the MDMA client > +6. A bitfield value specifying if the MDMA client wants to generate M2M > + transfer with HW trigger (1) or not (0). This bitfield should be only > + enabled for M2M transfer triggered by STM32 DMA client. The memory devices > + involved in this kind of transfer are SRAM and DDR. > > Example: > > i2c4: i2c@5c002000 { > compatible = "st,stm32f7-i2c"; > reg = <0x5c002000 0x400>; > - interrupts = <95>, > - <96>; > - clocks = <&timer_clk>; > + interrupts = , > + ; > + clocks = <&clk_hsi>; > #address-cells = <1>; > #size-cells = <0>; > - dmas = <&mdma1 36 0x0 0x40008 0x0 0x0>, > - <&mdma1 37 0x0 0x40002 0x0 0x0>; > + dmas = <&mdma1 36 0x0 0x40008 0x0 0x0 0>, > + <&mdma1 37 0x0 0x40002 0x0 0x0 0>; > dma-names = "rx", "tx"; > status = "disabled"; > }; > -- > 2.7.4 >