From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.9 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_PASS,T_MIXED_ES, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3E1B9C65BAF for ; Wed, 12 Dec 2018 13:07:25 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id ED7F120839 for ; Wed, 12 Dec 2018 13:07:24 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org ED7F120839 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pschenker.ch Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-iio-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727290AbeLLNHT (ORCPT ); Wed, 12 Dec 2018 08:07:19 -0500 Received: from mxout012.mail.hostpoint.ch ([217.26.49.172]:64006 "EHLO mxout012.mail.hostpoint.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727543AbeLLNHQ (ORCPT ); Wed, 12 Dec 2018 08:07:16 -0500 Received: from [10.0.2.45] (helo=asmtp012.mail.hostpoint.ch) by mxout012.mail.hostpoint.ch with esmtp (Exim 4.91 (FreeBSD)) (envelope-from ) id 1gX4E9-000NgX-QX; Wed, 12 Dec 2018 14:07:01 +0100 Received: from [46.140.72.82] (helo=philippe-pc.toradex.int) by asmtp012.mail.hostpoint.ch with esmtpsa (TLSv1.2:ECDHE-RSA-AES256-GCM-SHA384:256) (Exim 4.91 (FreeBSD)) (envelope-from ) id 1gX4E9-000IXM-Ja; Wed, 12 Dec 2018 14:07:01 +0100 X-Authenticated-Sender-Id: dev@pschenker.ch From: Philippe Schenker To: jic23@kernel.org, marcel.ziswiler@toradex.com, stefan@agner.ch Cc: thierry.reding@gmail.com, Philippe Schenker , Max Krummenacher , Philippe Schenker , Arnd Bergmann , Arnaud Pouliquen , linux-iio@vger.kernel.org, Mark Brown , Geert Uytterhoeven , William Breathitt Gray , linux-stm32@st-md-mailman.stormreply.com, Baolin Wang , Randy Dunlap , Marcus Folkesson , Freeman Liu , Eugen Hristev , Peter Meerwald-Stadler , Maxime Coquelin , Hartmut Knaack , linux-arm-kernel@lists.infradead.org, Alexandre Torgue , Siddartha Mohanadoss , linux-kernel@vger.kernel.org, Lars-Peter Clausen , Kent Gustavsson Subject: [PATCH v4 5/8] iio: adc: add STMPE ADC driver using IIO framework Date: Wed, 12 Dec 2018 14:06:46 +0100 Message-Id: <20181212130649.15146-5-dev@pschenker.ch> X-Mailer: git-send-email 2.19.2 In-Reply-To: <20181212130649.15146-1-dev@pschenker.ch> References: <20181212130649.15146-1-dev@pschenker.ch> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-iio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-iio@vger.kernel.org This adds an ADC driver for the STMPE device using the industrial input/output interface. The driver supports raw reading of values. The driver depends on the MFD STMPE driver. If the touchscreen block is enabled too, only four of the 8 ADC channels are available. Signed-off-by: Stefan Agner Signed-off-by: Max Krummenacher Signed-off-by: Philippe Schenker --- Changes in v4: - Moved MFD changes to a precursor patch - Moved stmpe-ts changes to a precursor patch - Created stmpe_read_temp and stmpe_read_voltage functions to make read_raw more readable - Added local lock instead of using indio_dev's mlock - Use be16_to_cpu() macro instead of bitshifting - Added stmpe_enable again to stmpe_adc_init_hw - Use devm_add_action_or_reset to get rid of the remove function (I tested if that actually works) Changes in v3: - Removed COMPILE_TEST from dependings in Kconfig - Removed stmpe_adc_get_platform_info() function and integrated the few code lines in the other function Changes in v2: - Code formatting - Removed unused includes - Defined the macro STMPE_START_ONE_TEMP_CONV with other macros. - Added new macro that defines the channel of the temperature sensor. Took new name for STMPE_MAX_ADC->STMPE_ADC_LAST_NR and used it throughout the code for better readability. - Added mutex_unlock where missing. drivers/iio/adc/Kconfig | 7 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/stmpe-adc.c | 368 ++++++++++++++++++++++++++++++++++++ 3 files changed, 376 insertions(+) create mode 100644 drivers/iio/adc/stmpe-adc.c diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index a52fea8749a9..224f2067494d 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -734,6 +734,13 @@ config STM32_DFSDM_ADC This driver can also be built as a module. If so, the module will be called stm32-dfsdm-adc. +config STMPE_ADC + tristate "STMicroelectronics STMPE ADC driver" + depends on OF && MFD_STMPE + help + Say yes here to build support for ST Microelectronics STMPE + built-in ADC block (stmpe811). + config STX104 tristate "Apex Embedded Systems STX104 driver" depends on PC104 && X86 diff --git a/drivers/iio/adc/Makefile b/drivers/iio/adc/Makefile index a6e6a0b659e2..cba889c30bf9 100644 --- a/drivers/iio/adc/Makefile +++ b/drivers/iio/adc/Makefile @@ -69,6 +69,7 @@ obj-$(CONFIG_STM32_ADC_CORE) += stm32-adc-core.o obj-$(CONFIG_STM32_ADC) += stm32-adc.o obj-$(CONFIG_STM32_DFSDM_CORE) += stm32-dfsdm-core.o obj-$(CONFIG_STM32_DFSDM_ADC) += stm32-dfsdm-adc.o +obj-$(CONFIG_STMPE_ADC) += stmpe-adc.o obj-$(CONFIG_TI_ADC081C) += ti-adc081c.o obj-$(CONFIG_TI_ADC0832) += ti-adc0832.o obj-$(CONFIG_TI_ADC084S021) += ti-adc084s021.o diff --git a/drivers/iio/adc/stmpe-adc.c b/drivers/iio/adc/stmpe-adc.c new file mode 100644 index 000000000000..4333da19a097 --- /dev/null +++ b/drivers/iio/adc/stmpe-adc.c @@ -0,0 +1,368 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * STMicroelectronics STMPE811 IIO ADC Driver + * + * 4 channel, 10/12-bit ADC + * + * Copyright (C) 2013-2018 Toradex AG + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define STMPE_REG_INT_STA 0x0B +#define STMPE_REG_ADC_INT_EN 0x0E +#define STMPE_REG_ADC_INT_STA 0x0F + +#define STMPE_REG_ADC_CTRL1 0x20 +#define STMPE_REG_ADC_CTRL2 0x21 +#define STMPE_REG_ADC_CAPT 0x22 +#define STMPE_REG_ADC_DATA_CH(channel) (0x30 + 2 * (channel)) + +#define STMPE_REG_TEMP_CTRL 0x60 +#define STMPE_TEMP_CTRL_ENABLE BIT(0) +#define STMPE_TEMP_CTRL_ACQ BIT(1) +#define STMPE_TEMP_CTRL_THRES_EN BIT(3) +#define STMPE_START_ONE_TEMP_CONV (STMPE_TEMP_CTRL_ENABLE | \ + STMPE_TEMP_CTRL_ACQ | \ + STMPE_TEMP_CTRL_THRES_EN) +#define STMPE_REG_TEMP_DATA 0x61 +#define STMPE_REG_TEMP_TH 0x63 +#define STMPE_ADC_LAST_NR 7 +#define STMPE_TEMP_CHANNEL (STMPE_ADC_LAST_NR + 1) + +#define STMPE_ADC_CH(channel) ((1 << (channel)) & 0xff) + +#define STMPE_ADC_TIMEOUT msecs_to_jiffies(1000) + +struct stmpe_adc { + struct stmpe *stmpe; + struct clk *clk; + struct device *dev; + struct mutex lock; + + /* We are allocating plus one for the temperature channel */ + struct iio_chan_spec stmpe_adc_iio_channels[STMPE_ADC_LAST_NR + 2]; + + struct completion completion; + + u8 channel; + u32 value; +}; + +static int stmpe_read_voltage(struct stmpe_adc *info, + struct iio_chan_spec const *chan, int *val) +{ + long ret; + + mutex_lock(&info->lock); + + info->channel = (u8)chan->channel; + + if (info->channel > STMPE_ADC_LAST_NR) { + mutex_unlock(&info->lock); + return -EINVAL; + } + + stmpe_reg_write(info->stmpe, STMPE_REG_ADC_INT_EN, + STMPE_ADC_CH(info->channel)); + + stmpe_reg_write(info->stmpe, STMPE_REG_ADC_CAPT, + STMPE_ADC_CH(info->channel)); + + *val = info->value; + + ret = wait_for_completion_interruptible_timeout + (&info->completion, STMPE_ADC_TIMEOUT); + + if (ret <= 0) { + mutex_unlock(&info->lock); + if (ret == 0) + return -ETIMEDOUT; + else + return ret; + } + + *val = info->value; + + mutex_unlock(&info->lock); + + return 0; +} + +static int stmpe_read_temp(struct stmpe_adc *info, + struct iio_chan_spec const *chan, int *val) +{ + long ret; + + mutex_lock(&info->lock); + + info->channel = (u8)chan->channel; + + if (info->channel != STMPE_TEMP_CHANNEL) { + mutex_unlock(&info->lock); + return -EINVAL; + } + + stmpe_reg_write(info->stmpe, STMPE_REG_TEMP_CTRL, + STMPE_START_ONE_TEMP_CONV); + + ret = wait_for_completion_interruptible_timeout + (&info->completion, STMPE_ADC_TIMEOUT); + + if (ret <= 0) { + mutex_unlock(&info->lock); + if (ret == 0) + return -ETIMEDOUT; + else + return ret; + } + + /* + * absolute temp = +V3.3 * value /7.51 [K] + * scale to [milli °C] + */ + *val = ((449960l * info->value) / 1024l) - 273150; + + mutex_unlock(&info->lock); + + return 0; +} + +static int stmpe_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, + int *val2, + long mask) +{ + struct stmpe_adc *info = iio_priv(indio_dev); + long ret; + + switch (mask) { + case IIO_CHAN_INFO_RAW: + case IIO_CHAN_INFO_PROCESSED: + + switch (chan->type) { + case IIO_VOLTAGE: + ret = stmpe_read_voltage(info, chan, val); + break; + + case IIO_TEMP: + ret = stmpe_read_temp(info, chan, val); + break; + default: + return -EINVAL; + } + + if (ret < 0) + return ret; + + return IIO_VAL_INT; + + case IIO_CHAN_INFO_SCALE: + *val = 3300; + *val2 = info->stmpe->mod_12b ? 12 : 10; + return IIO_VAL_FRACTIONAL_LOG2; + + default: + break; + } + + return -EINVAL; +} + +static irqreturn_t stmpe_adc_isr(int irq, void *dev_id) +{ + struct stmpe_adc *info = (struct stmpe_adc *)dev_id; + u16 data; + + if (info->channel > STMPE_TEMP_CHANNEL) + return IRQ_NONE; + + if (info->channel <= STMPE_ADC_LAST_NR) { + int int_sta; + + int_sta = stmpe_reg_read(info->stmpe, STMPE_REG_ADC_INT_STA); + + /* Is the interrupt relevant */ + if (!(int_sta & STMPE_ADC_CH(info->channel))) + return IRQ_NONE; + + /* Read value */ + stmpe_block_read(info->stmpe, + STMPE_REG_ADC_DATA_CH(info->channel), 2, (u8 *) &data); + + stmpe_reg_write(info->stmpe, STMPE_REG_ADC_INT_STA, int_sta); + } else if (info->channel == STMPE_TEMP_CHANNEL) { + /* Read value */ + stmpe_block_read(info->stmpe, STMPE_REG_TEMP_DATA, 2, + (u8 *) &data); + } + + info->value = (u32) be16_to_cpu(data); + complete(&info->completion); + + return IRQ_HANDLED; +} + +static const struct iio_info stmpe_adc_iio_info = { + .read_raw = &stmpe_read_raw, +}; + +static void stmpe_adc_voltage_chan(struct iio_chan_spec *ics, int chan) +{ + ics->type = IIO_VOLTAGE; + ics->info_mask_separate = BIT(IIO_CHAN_INFO_RAW); + ics->info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE); + ics->indexed = 1; + ics->channel = chan; +} + +static void stmpe_adc_temp_chan(struct iio_chan_spec *ics, int chan) +{ + ics->type = IIO_TEMP; + ics->info_mask_separate = BIT(IIO_CHAN_INFO_PROCESSED); + ics->indexed = 1; + ics->channel = chan; +} + +static int stmpe_adc_init_hw(struct stmpe_adc *adc) +{ + int ret; + struct stmpe *stmpe = adc->stmpe; + + ret = stmpe_enable(stmpe, STMPE_BLOCK_ADC); + if (ret) { + dev_err(stmpe->dev, "Could not enable clock for ADC\n"); + return ret; + } + + ret = stmpe811_adc_common_init(stmpe); + if (ret) { + stmpe_disable(stmpe, STMPE_BLOCK_ADC); + return ret; + } + + /* use temp irq for each conversion completion */ + stmpe_reg_write(stmpe, STMPE_REG_TEMP_TH, 0); + stmpe_reg_write(stmpe, STMPE_REG_TEMP_TH + 1, 0); + + return 0; +} + +static int stmpe_adc_probe(struct platform_device *pdev) +{ + struct iio_dev *indio_dev = NULL; + struct stmpe_adc *info = NULL; + struct device_node *np; + u32 norequest_mask = 0; + int irq_temp, irq_adc; + int num_chan = 0; + int i = 0; + int ret; + + irq_adc = platform_get_irq_byname(pdev, "STMPE_ADC"); + if (irq_adc < 0) + return irq_adc; + + indio_dev = devm_iio_device_alloc(&pdev->dev, sizeof(struct stmpe_adc)); + if (!indio_dev) { + dev_err(&pdev->dev, "failed allocating iio device\n"); + return -ENOMEM; + } + + info = iio_priv(indio_dev); + mutex_init(&info->lock); + + init_completion(&info->completion); + ret = devm_request_threaded_irq(&pdev->dev, irq_adc, NULL, + stmpe_adc_isr, IRQF_ONESHOT, + "stmpe-adc", info); + if (ret < 0) { + dev_err(&pdev->dev, "failed requesting irq, irq = %d\n", + irq_adc); + return ret; + } + + irq_temp = platform_get_irq_byname(pdev, "STMPE_TEMP_SENS"); + if (irq_temp >= 0) { + ret = devm_request_threaded_irq(&pdev->dev, irq_temp, NULL, + stmpe_adc_isr, IRQF_ONESHOT, + "stmpe-adc", info); + if (ret < 0) + dev_warn(&pdev->dev, "failed requesting irq for" + " temp sensor, irq = %d\n", irq_temp); + } + + platform_set_drvdata(pdev, indio_dev); + + indio_dev->name = dev_name(&pdev->dev); + indio_dev->dev.parent = &pdev->dev; + indio_dev->info = &stmpe_adc_iio_info; + indio_dev->modes = INDIO_DIRECT_MODE; + + info->stmpe = dev_get_drvdata(pdev->dev.parent); + + np = pdev->dev.of_node; + + if (!np) + dev_err(&pdev->dev, "no device tree node found\n"); + + of_property_read_u32(np, "st,norequest-mask", &norequest_mask); + + for_each_clear_bit(i, (unsigned long *) &norequest_mask, + (STMPE_ADC_LAST_NR + 1)) { + stmpe_adc_voltage_chan(&info->stmpe_adc_iio_channels[num_chan], i); + num_chan++; + } + stmpe_adc_temp_chan(&info->stmpe_adc_iio_channels[num_chan], i); + num_chan++; + indio_dev->channels = info->stmpe_adc_iio_channels; + indio_dev->num_channels = num_chan; + + ret = stmpe_adc_init_hw(info); + if (ret) + return ret; + + ret = iio_device_register(indio_dev); + if (ret) + return ret; + + return devm_add_action_or_reset(&pdev->dev, + (void (*)(void *))iio_device_unregister, indio_dev); +} + +static int __maybe_unused stmpe_adc_resume(struct device *dev) +{ + struct iio_dev *indio_dev = dev_get_drvdata(dev); + struct stmpe_adc *info = iio_priv(indio_dev); + + stmpe_adc_init_hw(info); + + return 0; +} + +static SIMPLE_DEV_PM_OPS(stmpe_adc_pm_ops, NULL, stmpe_adc_resume); + +static struct platform_driver stmpe_adc_driver = { + .probe = stmpe_adc_probe, + .driver = { + .name = "stmpe-adc", + .pm = &stmpe_adc_pm_ops, + }, +}; + +module_platform_driver(stmpe_adc_driver); + +MODULE_AUTHOR("Stefan Agner "); +MODULE_DESCRIPTION("STMPEXXX ADC driver"); +MODULE_LICENSE("GPL v2"); +MODULE_ALIAS("platform:stmpe-adc"); -- 2.19.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.1 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,T_MIXED_ES,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C0B5EC65BAF for ; Wed, 12 Dec 2018 13:09:14 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8718D20870 for ; Wed, 12 Dec 2018 13:09:14 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="nTYmh0Hd" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8718D20870 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pschenker.ch Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=7QFDEs0fTPDB9fST60eMkHvnQb8Ljfbeu2hcy+niCdc=; b=nTYmh0Hd43mrIT nwVQsAAKD7fPLowcfKhut5Hyhv0u0QfxRM8C/CTwXZAQhwrrsZUhA5Zlsci32UtywyA5CWqWR6wCS JM4v/qEV2BcFFuI3sFcxRiCIUPclsM0BWpEDALEvl2Ejl+E/acGYbM/FWVtnA2Xdd/9Lb4jLqE5fi TU3K2RphFHYIQspchQK43ZbFxYj331Lh8Uuk2V26OdiBxL7aU0Hbh0+84qdkscSUxQjLGKLiP/Lby gzNNkjuZytobr/fQjxn8Q5wwv39NdPoadCjhv559/WuyDRoQeCCSXYVkZdEzCy813BR3a1Mi0+g3I +JI/+FF7k+r085mMMMXA==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1gX4GH-0008TP-T5; Wed, 12 Dec 2018 13:09:13 +0000 Received: from mxout012.mail.hostpoint.ch ([2a00:d70:0:e::312]) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1gX4El-0006zF-7t for linux-arm-kernel@lists.infradead.org; Wed, 12 Dec 2018 13:07:50 +0000 Received: from [10.0.2.45] (helo=asmtp012.mail.hostpoint.ch) by mxout012.mail.hostpoint.ch with esmtp (Exim 4.91 (FreeBSD)) (envelope-from ) id 1gX4E9-000NgX-QX; Wed, 12 Dec 2018 14:07:01 +0100 Received: from [46.140.72.82] (helo=philippe-pc.toradex.int) by asmtp012.mail.hostpoint.ch with esmtpsa (TLSv1.2:ECDHE-RSA-AES256-GCM-SHA384:256) (Exim 4.91 (FreeBSD)) (envelope-from ) id 1gX4E9-000IXM-Ja; Wed, 12 Dec 2018 14:07:01 +0100 X-Authenticated-Sender-Id: dev@pschenker.ch From: Philippe Schenker To: jic23@kernel.org, marcel.ziswiler@toradex.com, stefan@agner.ch Subject: [PATCH v4 5/8] iio: adc: add STMPE ADC driver using IIO framework Date: Wed, 12 Dec 2018 14:06:46 +0100 Message-Id: <20181212130649.15146-5-dev@pschenker.ch> X-Mailer: git-send-email 2.19.2 In-Reply-To: <20181212130649.15146-1-dev@pschenker.ch> References: <20181212130649.15146-1-dev@pschenker.ch> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20181212_050740_089757_4E7E6DE9 X-CRM114-Status: GOOD ( 23.64 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Max Krummenacher , linux-iio@vger.kernel.org, thierry.reding@gmail.com, Peter Meerwald-Stadler , Freeman Liu , linux-stm32@st-md-mailman.stormreply.com, Marcus Folkesson , Lars-Peter Clausen , Philippe Schenker , Geert Uytterhoeven , Alexandre Torgue , Arnd Bergmann , William Breathitt Gray , Siddartha Mohanadoss , Philippe Schenker , Mark Brown , linux-arm-kernel@lists.infradead.org, Baolin Wang , Randy Dunlap , Arnaud Pouliquen , linux-kernel@vger.kernel.org, Maxime Coquelin , Hartmut Knaack , Eugen Hristev , Kent Gustavsson Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org VGhpcyBhZGRzIGFuIEFEQyBkcml2ZXIgZm9yIHRoZSBTVE1QRSBkZXZpY2UgdXNpbmcgdGhlIGlu ZHVzdHJpYWwKaW5wdXQvb3V0cHV0IGludGVyZmFjZS4gVGhlIGRyaXZlciBzdXBwb3J0cyByYXcg cmVhZGluZyBvZiB2YWx1ZXMuClRoZSBkcml2ZXIgZGVwZW5kcyBvbiB0aGUgTUZEIFNUTVBFIGRy aXZlci4gSWYgdGhlIHRvdWNoc2NyZWVuCmJsb2NrIGlzIGVuYWJsZWQgdG9vLCBvbmx5IGZvdXIg b2YgdGhlIDggQURDIGNoYW5uZWxzIGFyZSBhdmFpbGFibGUuCgpTaWduZWQtb2ZmLWJ5OiBTdGVm YW4gQWduZXIgPHN0ZWZhbkBhZ25lci5jaD4KU2lnbmVkLW9mZi1ieTogTWF4IEtydW1tZW5hY2hl ciA8bWF4LmtydW1tZW5hY2hlckB0b3JhZGV4LmNvbT4KU2lnbmVkLW9mZi1ieTogUGhpbGlwcGUg U2NoZW5rZXIgPHBoaWxpcHBlLnNjaGVua2VyQHRvcmFkZXguY29tPgotLS0KCkNoYW5nZXMgaW4g djQ6CiAtIE1vdmVkIE1GRCBjaGFuZ2VzIHRvIGEgcHJlY3Vyc29yIHBhdGNoCiAtIE1vdmVkIHN0 bXBlLXRzIGNoYW5nZXMgdG8gYSBwcmVjdXJzb3IgcGF0Y2gKIC0gQ3JlYXRlZCBzdG1wZV9yZWFk X3RlbXAgYW5kIHN0bXBlX3JlYWRfdm9sdGFnZSBmdW5jdGlvbnMgdG8gbWFrZQogICByZWFkX3Jh dyBtb3JlIHJlYWRhYmxlCiAtIEFkZGVkIGxvY2FsIGxvY2sgaW5zdGVhZCBvZiB1c2luZyBpbmRp b19kZXYncyBtbG9jawogLSBVc2UgYmUxNl90b19jcHUoKSBtYWNybyBpbnN0ZWFkIG9mIGJpdHNo aWZ0aW5nCiAtIEFkZGVkIHN0bXBlX2VuYWJsZSBhZ2FpbiB0byBzdG1wZV9hZGNfaW5pdF9odwog LSBVc2UgZGV2bV9hZGRfYWN0aW9uX29yX3Jlc2V0IHRvIGdldCByaWQgb2YgdGhlIHJlbW92ZSBm dW5jdGlvbgogICAoSSB0ZXN0ZWQgaWYgdGhhdCBhY3R1YWxseSB3b3JrcykKCkNoYW5nZXMgaW4g djM6CiAtIFJlbW92ZWQgQ09NUElMRV9URVNUIGZyb20gZGVwZW5kaW5ncyBpbiBLY29uZmlnCiAt IFJlbW92ZWQgc3RtcGVfYWRjX2dldF9wbGF0Zm9ybV9pbmZvKCkgZnVuY3Rpb24gYW5kIGludGVn cmF0ZWQgdGhlCiAgIGZldyBjb2RlIGxpbmVzIGluIHRoZSBvdGhlciBmdW5jdGlvbgoKQ2hhbmdl cyBpbiB2MjoKIC0gQ29kZSBmb3JtYXR0aW5nCiAtIFJlbW92ZWQgdW51c2VkIGluY2x1ZGVzCiAt IERlZmluZWQgdGhlIG1hY3JvIFNUTVBFX1NUQVJUX09ORV9URU1QX0NPTlYgd2l0aCBvdGhlciBt YWNyb3MuCiAtIEFkZGVkIG5ldyBtYWNybyB0aGF0IGRlZmluZXMgdGhlIGNoYW5uZWwgb2YgdGhl IHRlbXBlcmF0dXJlIHNlbnNvci4KICAgVG9vayBuZXcgbmFtZSBmb3IgU1RNUEVfTUFYX0FEQy0+ U1RNUEVfQURDX0xBU1RfTlIgYW5kIHVzZWQgaXQKICAgdGhyb3VnaG91dCB0aGUgY29kZSBmb3Ig YmV0dGVyIHJlYWRhYmlsaXR5LgogLSBBZGRlZCBtdXRleF91bmxvY2sgd2hlcmUgbWlzc2luZy4K CiBkcml2ZXJzL2lpby9hZGMvS2NvbmZpZyAgICAgfCAgIDcgKwogZHJpdmVycy9paW8vYWRjL01h a2VmaWxlICAgIHwgICAxICsKIGRyaXZlcnMvaWlvL2FkYy9zdG1wZS1hZGMuYyB8IDM2OCArKysr KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysKIDMgZmlsZXMgY2hhbmdlZCwgMzc2IGlu c2VydGlvbnMoKykKIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2lpby9hZGMvc3RtcGUtYWRj LmMKCmRpZmYgLS1naXQgYS9kcml2ZXJzL2lpby9hZGMvS2NvbmZpZyBiL2RyaXZlcnMvaWlvL2Fk Yy9LY29uZmlnCmluZGV4IGE1MmZlYTg3NDlhOS4uMjI0ZjIwNjc0OTRkIDEwMDY0NAotLS0gYS9k cml2ZXJzL2lpby9hZGMvS2NvbmZpZworKysgYi9kcml2ZXJzL2lpby9hZGMvS2NvbmZpZwpAQCAt NzM0LDYgKzczNCwxMyBAQCBjb25maWcgU1RNMzJfREZTRE1fQURDCiAJICBUaGlzIGRyaXZlciBj YW4gYWxzbyBiZSBidWlsdCBhcyBhIG1vZHVsZS4gIElmIHNvLCB0aGUgbW9kdWxlCiAJICB3aWxs IGJlIGNhbGxlZCBzdG0zMi1kZnNkbS1hZGMuCiAKK2NvbmZpZyBTVE1QRV9BREMKKwl0cmlzdGF0 ZSAiU1RNaWNyb2VsZWN0cm9uaWNzIFNUTVBFIEFEQyBkcml2ZXIiCisJZGVwZW5kcyBvbiBPRiAm JiBNRkRfU1RNUEUKKwloZWxwCisJICBTYXkgeWVzIGhlcmUgdG8gYnVpbGQgc3VwcG9ydCBmb3Ig U1QgTWljcm9lbGVjdHJvbmljcyBTVE1QRQorCSAgYnVpbHQtaW4gQURDIGJsb2NrIChzdG1wZTgx MSkuCisKIGNvbmZpZyBTVFgxMDQKIAl0cmlzdGF0ZSAiQXBleCBFbWJlZGRlZCBTeXN0ZW1zIFNU WDEwNCBkcml2ZXIiCiAJZGVwZW5kcyBvbiBQQzEwNCAmJiBYODYKZGlmZiAtLWdpdCBhL2RyaXZl cnMvaWlvL2FkYy9NYWtlZmlsZSBiL2RyaXZlcnMvaWlvL2FkYy9NYWtlZmlsZQppbmRleCBhNmU2 YTBiNjU5ZTIuLmNiYTg4OWMzMGJmOSAxMDA2NDQKLS0tIGEvZHJpdmVycy9paW8vYWRjL01ha2Vm aWxlCisrKyBiL2RyaXZlcnMvaWlvL2FkYy9NYWtlZmlsZQpAQCAtNjksNiArNjksNyBAQCBvYmot JChDT05GSUdfU1RNMzJfQURDX0NPUkUpICs9IHN0bTMyLWFkYy1jb3JlLm8KIG9iai0kKENPTkZJ R19TVE0zMl9BREMpICs9IHN0bTMyLWFkYy5vCiBvYmotJChDT05GSUdfU1RNMzJfREZTRE1fQ09S RSkgKz0gc3RtMzItZGZzZG0tY29yZS5vCiBvYmotJChDT05GSUdfU1RNMzJfREZTRE1fQURDKSAr PSBzdG0zMi1kZnNkbS1hZGMubworb2JqLSQoQ09ORklHX1NUTVBFX0FEQykgKz0gc3RtcGUtYWRj Lm8KIG9iai0kKENPTkZJR19USV9BREMwODFDKSArPSB0aS1hZGMwODFjLm8KIG9iai0kKENPTkZJ R19USV9BREMwODMyKSArPSB0aS1hZGMwODMyLm8KIG9iai0kKENPTkZJR19USV9BREMwODRTMDIx KSArPSB0aS1hZGMwODRzMDIxLm8KZGlmZiAtLWdpdCBhL2RyaXZlcnMvaWlvL2FkYy9zdG1wZS1h ZGMuYyBiL2RyaXZlcnMvaWlvL2FkYy9zdG1wZS1hZGMuYwpuZXcgZmlsZSBtb2RlIDEwMDY0NApp bmRleCAwMDAwMDAwMDAwMDAuLjQzMzNkYTE5YTA5NwotLS0gL2Rldi9udWxsCisrKyBiL2RyaXZl cnMvaWlvL2FkYy9zdG1wZS1hZGMuYwpAQCAtMCwwICsxLDM2OCBAQAorLy8gU1BEWC1MaWNlbnNl LUlkZW50aWZpZXI6IEdQTC0yLjAKKy8qCisgKiAgU1RNaWNyb2VsZWN0cm9uaWNzIFNUTVBFODEx IElJTyBBREMgRHJpdmVyCisgKgorICogIDQgY2hhbm5lbCwgMTAvMTItYml0IEFEQworICoKKyAq ICBDb3B5cmlnaHQgKEMpIDIwMTMtMjAxOCBUb3JhZGV4IEFHIDxzdGVmYW4uYWduZXJAdG9yYWRl eC5jb20+CisgKi8KKworI2luY2x1ZGUgPGxpbnV4L2NvbXBsZXRpb24uaD4KKyNpbmNsdWRlIDxs aW51eC9lcnIuaD4KKyNpbmNsdWRlIDxsaW51eC9paW8vaWlvLmg+CisjaW5jbHVkZSA8bGludXgv aW50ZXJydXB0Lmg+CisjaW5jbHVkZSA8bGludXgva2VybmVsLmg+CisjaW5jbHVkZSA8bGludXgv bWZkL3N0bXBlLmg+CisjaW5jbHVkZSA8bGludXgvbW9kdWxlLmg+CisjaW5jbHVkZSA8bGludXgv b2ZfcGxhdGZvcm0uaD4KKyNpbmNsdWRlIDxsaW51eC9wbGF0Zm9ybV9kZXZpY2UuaD4KKyNpbmNs dWRlIDxsaW51eC9kZXZpY2UuaD4KKworI2RlZmluZSBTVE1QRV9SRUdfSU5UX1NUQQkJMHgwQgor I2RlZmluZSBTVE1QRV9SRUdfQURDX0lOVF9FTgkJMHgwRQorI2RlZmluZSBTVE1QRV9SRUdfQURD X0lOVF9TVEEJCTB4MEYKKworI2RlZmluZSBTVE1QRV9SRUdfQURDX0NUUkwxCQkweDIwCisjZGVm aW5lIFNUTVBFX1JFR19BRENfQ1RSTDIJCTB4MjEKKyNkZWZpbmUgU1RNUEVfUkVHX0FEQ19DQVBU CQkweDIyCisjZGVmaW5lIFNUTVBFX1JFR19BRENfREFUQV9DSChjaGFubmVsKQkoMHgzMCArIDIg KiAoY2hhbm5lbCkpCisKKyNkZWZpbmUgU1RNUEVfUkVHX1RFTVBfQ1RSTAkJMHg2MAorI2RlZmlu ZSBTVE1QRV9URU1QX0NUUkxfRU5BQkxFCQlCSVQoMCkKKyNkZWZpbmUgU1RNUEVfVEVNUF9DVFJM X0FDUQkJQklUKDEpCisjZGVmaW5lIFNUTVBFX1RFTVBfQ1RSTF9USFJFU19FTglCSVQoMykKKyNk ZWZpbmUgU1RNUEVfU1RBUlRfT05FX1RFTVBfQ09OVgkoU1RNUEVfVEVNUF9DVFJMX0VOQUJMRSB8 IFwKKwkJCQkJU1RNUEVfVEVNUF9DVFJMX0FDUSB8IFwKKwkJCQkJU1RNUEVfVEVNUF9DVFJMX1RI UkVTX0VOKQorI2RlZmluZSBTVE1QRV9SRUdfVEVNUF9EQVRBCQkweDYxCisjZGVmaW5lIFNUTVBF X1JFR19URU1QX1RICQkweDYzCisjZGVmaW5lIFNUTVBFX0FEQ19MQVNUX05SCQk3CisjZGVmaW5l IFNUTVBFX1RFTVBfQ0hBTk5FTAkJKFNUTVBFX0FEQ19MQVNUX05SICsgMSkKKworI2RlZmluZSBT VE1QRV9BRENfQ0goY2hhbm5lbCkJCSgoMSA8PCAoY2hhbm5lbCkpICYgMHhmZikKKworI2RlZmlu ZSBTVE1QRV9BRENfVElNRU9VVAkJbXNlY3NfdG9famlmZmllcygxMDAwKQorCitzdHJ1Y3Qgc3Rt cGVfYWRjIHsKKwlzdHJ1Y3Qgc3RtcGUgKnN0bXBlOworCXN0cnVjdCBjbGsgKmNsazsKKwlzdHJ1 Y3QgZGV2aWNlICpkZXY7CisJc3RydWN0IG11dGV4IGxvY2s7CisKKwkvKiBXZSBhcmUgYWxsb2Nh dGluZyBwbHVzIG9uZSBmb3IgdGhlIHRlbXBlcmF0dXJlIGNoYW5uZWwgKi8KKwlzdHJ1Y3QgaWlv X2NoYW5fc3BlYyBzdG1wZV9hZGNfaWlvX2NoYW5uZWxzW1NUTVBFX0FEQ19MQVNUX05SICsgMl07 CisKKwlzdHJ1Y3QgY29tcGxldGlvbiBjb21wbGV0aW9uOworCisJdTggY2hhbm5lbDsKKwl1MzIg dmFsdWU7Cit9OworCitzdGF0aWMgaW50IHN0bXBlX3JlYWRfdm9sdGFnZShzdHJ1Y3Qgc3RtcGVf YWRjICppbmZvLAorCQlzdHJ1Y3QgaWlvX2NoYW5fc3BlYyBjb25zdCAqY2hhbiwgaW50ICp2YWwp Cit7CisJbG9uZyByZXQ7CisKKwltdXRleF9sb2NrKCZpbmZvLT5sb2NrKTsKKworCWluZm8tPmNo YW5uZWwgPSAodTgpY2hhbi0+Y2hhbm5lbDsKKworCWlmIChpbmZvLT5jaGFubmVsID4gU1RNUEVf QURDX0xBU1RfTlIpIHsKKwkJbXV0ZXhfdW5sb2NrKCZpbmZvLT5sb2NrKTsKKwkJcmV0dXJuIC1F SU5WQUw7CisJfQorCisJc3RtcGVfcmVnX3dyaXRlKGluZm8tPnN0bXBlLCBTVE1QRV9SRUdfQURD X0lOVF9FTiwKKwkJCVNUTVBFX0FEQ19DSChpbmZvLT5jaGFubmVsKSk7CisKKwlzdG1wZV9yZWdf d3JpdGUoaW5mby0+c3RtcGUsIFNUTVBFX1JFR19BRENfQ0FQVCwKKwkJCVNUTVBFX0FEQ19DSChp bmZvLT5jaGFubmVsKSk7CisKKwkqdmFsID0gaW5mby0+dmFsdWU7CisKKwlyZXQgPSB3YWl0X2Zv cl9jb21wbGV0aW9uX2ludGVycnVwdGlibGVfdGltZW91dAorCQkoJmluZm8tPmNvbXBsZXRpb24s IFNUTVBFX0FEQ19USU1FT1VUKTsKKworCWlmIChyZXQgPD0gMCkgeworCQltdXRleF91bmxvY2so JmluZm8tPmxvY2spOworCQlpZiAocmV0ID09IDApCisJCQlyZXR1cm4gLUVUSU1FRE9VVDsKKwkJ ZWxzZQorCQkJcmV0dXJuIHJldDsKKwl9CisKKwkqdmFsID0gaW5mby0+dmFsdWU7CisKKwltdXRl eF91bmxvY2soJmluZm8tPmxvY2spOworCisJcmV0dXJuIDA7Cit9CisKK3N0YXRpYyBpbnQgc3Rt cGVfcmVhZF90ZW1wKHN0cnVjdCBzdG1wZV9hZGMgKmluZm8sCisJCXN0cnVjdCBpaW9fY2hhbl9z cGVjIGNvbnN0ICpjaGFuLCBpbnQgKnZhbCkKK3sKKwlsb25nIHJldDsKKworCW11dGV4X2xvY2so JmluZm8tPmxvY2spOworCisJaW5mby0+Y2hhbm5lbCA9ICh1OCljaGFuLT5jaGFubmVsOworCisJ aWYgKGluZm8tPmNoYW5uZWwgIT0gU1RNUEVfVEVNUF9DSEFOTkVMKSB7CisJCW11dGV4X3VubG9j aygmaW5mby0+bG9jayk7CisJCXJldHVybiAtRUlOVkFMOworCX0KKworCXN0bXBlX3JlZ193cml0 ZShpbmZvLT5zdG1wZSwgU1RNUEVfUkVHX1RFTVBfQ1RSTCwKKwkJCVNUTVBFX1NUQVJUX09ORV9U RU1QX0NPTlYpOworCisJcmV0ID0gd2FpdF9mb3JfY29tcGxldGlvbl9pbnRlcnJ1cHRpYmxlX3Rp bWVvdXQKKwkJKCZpbmZvLT5jb21wbGV0aW9uLCBTVE1QRV9BRENfVElNRU9VVCk7CisKKwlpZiAo cmV0IDw9IDApIHsKKwkJbXV0ZXhfdW5sb2NrKCZpbmZvLT5sb2NrKTsKKwkJaWYgKHJldCA9PSAw KQorCQkJcmV0dXJuIC1FVElNRURPVVQ7CisJCWVsc2UKKwkJCXJldHVybiByZXQ7CisJfQorCisJ LyoKKwkgKiBhYnNvbHV0ZSB0ZW1wID0gK1YzLjMgKiB2YWx1ZSAvNy41MSBbS10KKwkgKiBzY2Fs ZSB0byBbbWlsbGkgwrBDXQorCSAqLworCSp2YWwgPSAoKDQ0OTk2MGwgKiBpbmZvLT52YWx1ZSkg LyAxMDI0bCkgLSAyNzMxNTA7CisKKwltdXRleF91bmxvY2soJmluZm8tPmxvY2spOworCisJcmV0 dXJuIDA7Cit9CisKK3N0YXRpYyBpbnQgc3RtcGVfcmVhZF9yYXcoc3RydWN0IGlpb19kZXYgKmlu ZGlvX2RldiwKKwkJCSAgc3RydWN0IGlpb19jaGFuX3NwZWMgY29uc3QgKmNoYW4sCisJCQkgIGlu dCAqdmFsLAorCQkJICBpbnQgKnZhbDIsCisJCQkgIGxvbmcgbWFzaykKK3sKKwlzdHJ1Y3Qgc3Rt cGVfYWRjICppbmZvID0gaWlvX3ByaXYoaW5kaW9fZGV2KTsKKwlsb25nIHJldDsKKworCXN3aXRj aCAobWFzaykgeworCWNhc2UgSUlPX0NIQU5fSU5GT19SQVc6CisJY2FzZSBJSU9fQ0hBTl9JTkZP X1BST0NFU1NFRDoKKworCQlzd2l0Y2ggKGNoYW4tPnR5cGUpIHsKKwkJY2FzZSBJSU9fVk9MVEFH RToKKwkJCXJldCA9IHN0bXBlX3JlYWRfdm9sdGFnZShpbmZvLCBjaGFuLCB2YWwpOworCQkJYnJl YWs7CisKKwkJY2FzZSBJSU9fVEVNUDoKKwkJCXJldCA9IHN0bXBlX3JlYWRfdGVtcChpbmZvLCBj aGFuLCB2YWwpOworCQkJYnJlYWs7CisJCWRlZmF1bHQ6CisJCQlyZXR1cm4gLUVJTlZBTDsKKwkJ fQorCisJCWlmIChyZXQgPCAwKQorCQkJcmV0dXJuIHJldDsKKworCQlyZXR1cm4gSUlPX1ZBTF9J TlQ7CisKKwljYXNlIElJT19DSEFOX0lORk9fU0NBTEU6CisJCSp2YWwgPSAzMzAwOworCQkqdmFs MiA9IGluZm8tPnN0bXBlLT5tb2RfMTJiID8gMTIgOiAxMDsKKwkJcmV0dXJuIElJT19WQUxfRlJB Q1RJT05BTF9MT0cyOworCisJZGVmYXVsdDoKKwkJYnJlYWs7CisJfQorCisJcmV0dXJuIC1FSU5W QUw7Cit9CisKK3N0YXRpYyBpcnFyZXR1cm5fdCBzdG1wZV9hZGNfaXNyKGludCBpcnEsIHZvaWQg KmRldl9pZCkKK3sKKwlzdHJ1Y3Qgc3RtcGVfYWRjICppbmZvID0gKHN0cnVjdCBzdG1wZV9hZGMg KilkZXZfaWQ7CisJdTE2IGRhdGE7CisKKwlpZiAoaW5mby0+Y2hhbm5lbCA+IFNUTVBFX1RFTVBf Q0hBTk5FTCkKKwkJcmV0dXJuIElSUV9OT05FOworCisJaWYgKGluZm8tPmNoYW5uZWwgPD0gU1RN UEVfQURDX0xBU1RfTlIpIHsKKwkJaW50IGludF9zdGE7CisKKwkJaW50X3N0YSA9IHN0bXBlX3Jl Z19yZWFkKGluZm8tPnN0bXBlLCBTVE1QRV9SRUdfQURDX0lOVF9TVEEpOworCisJCS8qIElzIHRo ZSBpbnRlcnJ1cHQgcmVsZXZhbnQgKi8KKwkJaWYgKCEoaW50X3N0YSAmIFNUTVBFX0FEQ19DSChp bmZvLT5jaGFubmVsKSkpCisJCQlyZXR1cm4gSVJRX05PTkU7CisKKwkJLyogUmVhZCB2YWx1ZSAq LworCQlzdG1wZV9ibG9ja19yZWFkKGluZm8tPnN0bXBlLAorCQkJU1RNUEVfUkVHX0FEQ19EQVRB X0NIKGluZm8tPmNoYW5uZWwpLCAyLCAodTggKikgJmRhdGEpOworCisJCXN0bXBlX3JlZ193cml0 ZShpbmZvLT5zdG1wZSwgU1RNUEVfUkVHX0FEQ19JTlRfU1RBLCBpbnRfc3RhKTsKKwl9IGVsc2Ug aWYgKGluZm8tPmNoYW5uZWwgPT0gU1RNUEVfVEVNUF9DSEFOTkVMKSB7CisJCS8qIFJlYWQgdmFs dWUgKi8KKwkJc3RtcGVfYmxvY2tfcmVhZChpbmZvLT5zdG1wZSwgU1RNUEVfUkVHX1RFTVBfREFU QSwgMiwKKwkJCQkodTggKikgJmRhdGEpOworCX0KKworCWluZm8tPnZhbHVlID0gKHUzMikgYmUx Nl90b19jcHUoZGF0YSk7CisJY29tcGxldGUoJmluZm8tPmNvbXBsZXRpb24pOworCisJcmV0dXJu IElSUV9IQU5ETEVEOworfQorCitzdGF0aWMgY29uc3Qgc3RydWN0IGlpb19pbmZvIHN0bXBlX2Fk Y19paW9faW5mbyA9IHsKKwkucmVhZF9yYXcgPSAmc3RtcGVfcmVhZF9yYXcsCit9OworCitzdGF0 aWMgdm9pZCBzdG1wZV9hZGNfdm9sdGFnZV9jaGFuKHN0cnVjdCBpaW9fY2hhbl9zcGVjICppY3Ms IGludCBjaGFuKQoreworCWljcy0+dHlwZSA9IElJT19WT0xUQUdFOworCWljcy0+aW5mb19tYXNr X3NlcGFyYXRlID0gQklUKElJT19DSEFOX0lORk9fUkFXKTsKKwlpY3MtPmluZm9fbWFza19zaGFy ZWRfYnlfdHlwZSA9IEJJVChJSU9fQ0hBTl9JTkZPX1NDQUxFKTsKKwlpY3MtPmluZGV4ZWQgPSAx OworCWljcy0+Y2hhbm5lbCA9IGNoYW47Cit9CisKK3N0YXRpYyB2b2lkIHN0bXBlX2FkY190ZW1w X2NoYW4oc3RydWN0IGlpb19jaGFuX3NwZWMgKmljcywgaW50IGNoYW4pCit7CisJaWNzLT50eXBl ID0gSUlPX1RFTVA7CisJaWNzLT5pbmZvX21hc2tfc2VwYXJhdGUgPSBCSVQoSUlPX0NIQU5fSU5G T19QUk9DRVNTRUQpOworCWljcy0+aW5kZXhlZCA9IDE7CisJaWNzLT5jaGFubmVsID0gY2hhbjsK K30KKworc3RhdGljIGludCBzdG1wZV9hZGNfaW5pdF9odyhzdHJ1Y3Qgc3RtcGVfYWRjICphZGMp Cit7CisJaW50IHJldDsKKwlzdHJ1Y3Qgc3RtcGUgKnN0bXBlID0gYWRjLT5zdG1wZTsKKworCXJl dCA9IHN0bXBlX2VuYWJsZShzdG1wZSwgU1RNUEVfQkxPQ0tfQURDKTsKKwlpZiAocmV0KSB7CisJ CWRldl9lcnIoc3RtcGUtPmRldiwgIkNvdWxkIG5vdCBlbmFibGUgY2xvY2sgZm9yIEFEQ1xuIik7 CisJCXJldHVybiByZXQ7CisJfQorCisJcmV0ID0gc3RtcGU4MTFfYWRjX2NvbW1vbl9pbml0KHN0 bXBlKTsKKwlpZiAocmV0KSB7CisJCXN0bXBlX2Rpc2FibGUoc3RtcGUsIFNUTVBFX0JMT0NLX0FE Qyk7CisJCXJldHVybiByZXQ7CisJfQorCisJLyogdXNlIHRlbXAgaXJxIGZvciBlYWNoIGNvbnZl cnNpb24gY29tcGxldGlvbiAqLworCXN0bXBlX3JlZ193cml0ZShzdG1wZSwgU1RNUEVfUkVHX1RF TVBfVEgsIDApOworCXN0bXBlX3JlZ193cml0ZShzdG1wZSwgU1RNUEVfUkVHX1RFTVBfVEggKyAx LCAwKTsKKworCXJldHVybiAwOworfQorCitzdGF0aWMgaW50IHN0bXBlX2FkY19wcm9iZShzdHJ1 Y3QgcGxhdGZvcm1fZGV2aWNlICpwZGV2KQoreworCXN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYg PSBOVUxMOworCXN0cnVjdCBzdG1wZV9hZGMgKmluZm8gPSBOVUxMOworCXN0cnVjdCBkZXZpY2Vf bm9kZSAqbnA7CisJdTMyIG5vcmVxdWVzdF9tYXNrID0gMDsKKwlpbnQgaXJxX3RlbXAsIGlycV9h ZGM7CisJaW50IG51bV9jaGFuID0gMDsKKwlpbnQgaSA9IDA7CisJaW50IHJldDsKKworCWlycV9h ZGMgPSBwbGF0Zm9ybV9nZXRfaXJxX2J5bmFtZShwZGV2LCAiU1RNUEVfQURDIik7CisJaWYgKGly cV9hZGMgPCAwKQorCQlyZXR1cm4gaXJxX2FkYzsKKworCWluZGlvX2RldiA9IGRldm1faWlvX2Rl dmljZV9hbGxvYygmcGRldi0+ZGV2LCBzaXplb2Yoc3RydWN0IHN0bXBlX2FkYykpOworCWlmICgh aW5kaW9fZGV2KSB7CisJCWRldl9lcnIoJnBkZXYtPmRldiwgImZhaWxlZCBhbGxvY2F0aW5nIGlp byBkZXZpY2VcbiIpOworCQlyZXR1cm4gLUVOT01FTTsKKwl9CisKKwlpbmZvID0gaWlvX3ByaXYo aW5kaW9fZGV2KTsKKwltdXRleF9pbml0KCZpbmZvLT5sb2NrKTsKKworCWluaXRfY29tcGxldGlv bigmaW5mby0+Y29tcGxldGlvbik7CisJcmV0ID0gZGV2bV9yZXF1ZXN0X3RocmVhZGVkX2lycSgm cGRldi0+ZGV2LCBpcnFfYWRjLCBOVUxMLAorCQkJCQlzdG1wZV9hZGNfaXNyLCBJUlFGX09ORVNI T1QsCisJCQkJCSJzdG1wZS1hZGMiLCBpbmZvKTsKKwlpZiAocmV0IDwgMCkgeworCQlkZXZfZXJy KCZwZGV2LT5kZXYsICJmYWlsZWQgcmVxdWVzdGluZyBpcnEsIGlycSA9ICVkXG4iLAorCQkJCWly cV9hZGMpOworCQlyZXR1cm4gcmV0OworCX0KKworCWlycV90ZW1wID0gcGxhdGZvcm1fZ2V0X2ly cV9ieW5hbWUocGRldiwgIlNUTVBFX1RFTVBfU0VOUyIpOworCWlmIChpcnFfdGVtcCA+PSAwKSB7 CisJCXJldCA9IGRldm1fcmVxdWVzdF90aHJlYWRlZF9pcnEoJnBkZXYtPmRldiwgaXJxX3RlbXAs IE5VTEwsCisJCQkJCQlzdG1wZV9hZGNfaXNyLCBJUlFGX09ORVNIT1QsCisJCQkJCQkic3RtcGUt YWRjIiwgaW5mbyk7CisJCWlmIChyZXQgPCAwKQorCQkJZGV2X3dhcm4oJnBkZXYtPmRldiwgImZh aWxlZCByZXF1ZXN0aW5nIGlycSBmb3IiCisJCQkJICIgdGVtcCBzZW5zb3IsIGlycSA9ICVkXG4i LCBpcnFfdGVtcCk7CisJfQorCisJcGxhdGZvcm1fc2V0X2RydmRhdGEocGRldiwgaW5kaW9fZGV2 KTsKKworCWluZGlvX2Rldi0+bmFtZQkJPSBkZXZfbmFtZSgmcGRldi0+ZGV2KTsKKwlpbmRpb19k ZXYtPmRldi5wYXJlbnQJPSAmcGRldi0+ZGV2OworCWluZGlvX2Rldi0+aW5mbwkJPSAmc3RtcGVf YWRjX2lpb19pbmZvOworCWluZGlvX2Rldi0+bW9kZXMJPSBJTkRJT19ESVJFQ1RfTU9ERTsKKwor CWluZm8tPnN0bXBlID0gZGV2X2dldF9kcnZkYXRhKHBkZXYtPmRldi5wYXJlbnQpOworCisJbnAg PSBwZGV2LT5kZXYub2Zfbm9kZTsKKworCWlmICghbnApCisJCWRldl9lcnIoJnBkZXYtPmRldiwg Im5vIGRldmljZSB0cmVlIG5vZGUgZm91bmRcbiIpOworCisJb2ZfcHJvcGVydHlfcmVhZF91MzIo bnAsICJzdCxub3JlcXVlc3QtbWFzayIsICZub3JlcXVlc3RfbWFzayk7CisKKwlmb3JfZWFjaF9j bGVhcl9iaXQoaSwgKHVuc2lnbmVkIGxvbmcgKikgJm5vcmVxdWVzdF9tYXNrLAorCQkJICAgKFNU TVBFX0FEQ19MQVNUX05SICsgMSkpIHsKKwkJc3RtcGVfYWRjX3ZvbHRhZ2VfY2hhbigmaW5mby0+ c3RtcGVfYWRjX2lpb19jaGFubmVsc1tudW1fY2hhbl0sIGkpOworCQludW1fY2hhbisrOworCX0K KwlzdG1wZV9hZGNfdGVtcF9jaGFuKCZpbmZvLT5zdG1wZV9hZGNfaWlvX2NoYW5uZWxzW251bV9j aGFuXSwgaSk7CisJbnVtX2NoYW4rKzsKKwlpbmRpb19kZXYtPmNoYW5uZWxzID0gaW5mby0+c3Rt cGVfYWRjX2lpb19jaGFubmVsczsKKwlpbmRpb19kZXYtPm51bV9jaGFubmVscyA9IG51bV9jaGFu OworCisJcmV0ID0gc3RtcGVfYWRjX2luaXRfaHcoaW5mbyk7CisJaWYgKHJldCkKKwkJcmV0dXJu IHJldDsKKworCXJldCA9IGlpb19kZXZpY2VfcmVnaXN0ZXIoaW5kaW9fZGV2KTsKKwlpZiAocmV0 KQorCQlyZXR1cm4gcmV0OworCisJcmV0dXJuIGRldm1fYWRkX2FjdGlvbl9vcl9yZXNldCgmcGRl di0+ZGV2LAorCQkJKHZvaWQgKCopKHZvaWQgKikpaWlvX2RldmljZV91bnJlZ2lzdGVyLCBpbmRp b19kZXYpOworfQorCitzdGF0aWMgaW50IF9fbWF5YmVfdW51c2VkIHN0bXBlX2FkY19yZXN1bWUo c3RydWN0IGRldmljZSAqZGV2KQoreworCXN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYgPSBkZXZf Z2V0X2RydmRhdGEoZGV2KTsKKwlzdHJ1Y3Qgc3RtcGVfYWRjICppbmZvID0gaWlvX3ByaXYoaW5k aW9fZGV2KTsKKworCXN0bXBlX2FkY19pbml0X2h3KGluZm8pOworCisJcmV0dXJuIDA7Cit9CisK K3N0YXRpYyBTSU1QTEVfREVWX1BNX09QUyhzdG1wZV9hZGNfcG1fb3BzLCBOVUxMLCBzdG1wZV9h ZGNfcmVzdW1lKTsKKworc3RhdGljIHN0cnVjdCBwbGF0Zm9ybV9kcml2ZXIgc3RtcGVfYWRjX2Ry aXZlciA9IHsKKwkucHJvYmUJCT0gc3RtcGVfYWRjX3Byb2JlLAorCS5kcml2ZXIJCT0geworCQku bmFtZQk9ICJzdG1wZS1hZGMiLAorCQkucG0JPSAmc3RtcGVfYWRjX3BtX29wcywKKwl9LAorfTsK KworbW9kdWxlX3BsYXRmb3JtX2RyaXZlcihzdG1wZV9hZGNfZHJpdmVyKTsKKworTU9EVUxFX0FV VEhPUigiU3RlZmFuIEFnbmVyIDxzdGVmYW4uYWduZXJAdG9yYWRleC5jb20+Iik7CitNT0RVTEVf REVTQ1JJUFRJT04oIlNUTVBFWFhYIEFEQyBkcml2ZXIiKTsKK01PRFVMRV9MSUNFTlNFKCJHUEwg djIiKTsKK01PRFVMRV9BTElBUygicGxhdGZvcm06c3RtcGUtYWRjIik7Ci0tIAoyLjE5LjIKCgpf X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0t a2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcK aHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2Vy bmVsCg==