From mboxrd@z Thu Jan 1 00:00:00 1970 From: Niklas Cassel Subject: Re: [PATCH v4 3/8] drm/msm/dsi: 28nm PHY: Get ref clock from the DT Date: Wed, 12 Dec 2018 23:07:17 +0100 Message-ID: <20181212220717.GA16710@centauri.lan> References: <20181204224234.62619-1-mka@chromium.org> <20181204224234.62619-4-mka@chromium.org> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Content-Disposition: inline In-Reply-To: <20181204224234.62619-4-mka-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: freedreno-bounces-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org Sender: "Freedreno" To: Matthias Kaehlcke Cc: Mark Rutland , devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, Archit Taneja , Rajesh Yadav , David Airlie , linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, Douglas Anderson , dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org, Stephen Boyd , David Brown , Rob Clark , Rob Herring , Sean Paul , Andy Gross , Jeykumar Sankaran , freedreno-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org List-Id: linux-arm-msm@vger.kernel.org T24gVHVlLCBEZWMgMDQsIDIwMTggYXQgMDI6NDI6MjlQTSAtMDgwMCwgTWF0dGhpYXMgS2FlaGxj a2Ugd3JvdGU6Cj4gR2V0IHRoZSByZWYgY2xvY2sgb2YgdGhlIFBIWSBmcm9tIHRoZSBkZXZpY2Ug dHJlZSBpbnN0ZWFkIG9mCj4gaGFyZGNvZGluZyBpdHMgbmFtZSBhbmQgcmF0ZS4KPiAKPiBTaWdu ZWQtb2ZmLWJ5OiBNYXR0aGlhcyBLYWVobGNrZSA8bWthQGNocm9taXVtLm9yZz4KPiAtLS0KPiBD aGFuZ2VzIGluIHY0Ogo+IC0gYWx3YXlzIHVzZSBwYXJlbnQgcmF0ZSBpbiBkc2lfcGxsXzI4bm1f Y2xrX3NldF9yYXRlKCkgYW5kCj4gICAgZHNpX3BsbF8yOG5tX2Nsa19yZWNhbGNfcmF0ZSgpCj4g LSBwYXNzIG5hbWUgb2YgVkNPIHJlZiBjbG9jayB0byBwbGxfMjhubV9yZWdpc3RlcigpIGluc3Rl YWQgb2YKPiAgIHN0b3JpbmcgaXQgaW4gYSBzdHJ1Y3QgZmllbGQKPiAtIHVwZGF0ZWQgY29tbWl0 IG1lc3NhZ2UKPiAKPiBDaGFuZ2VzIGluIHYzOgo+IC0gdXNlIGRlZmF1bHQgbmFtZSBhbmQgcmF0 ZSBpZiB0aGUgcmVmIGNsb2NrIGlzIG5vdCBzcGVjaWZpZWQKPiAgIGluIHRoZSBEVAo+IC0gc3Rv cmUgdmNvX3JlZl9jbGtfbmFtZSBpbnN0ZWFkIG9mIHZjb19yZWZfY2xrCj4gLSBkc2lfcGxsXzI4 bm1fY2xrX3NldF9yYXRlOiBjaGFuZ2VkIGRhdGEgdHlwZSBvZiByZWZfY2xrX3JhdGUgdG8KPiAg IHVuc2lnbmVkIGxvbmcKPiAtIGZpeGVkIGNoZWNrIGZvciBFUFJPQkVfREVGRVIKPiAtIHJlbmFt ZWQgVkNPX1JFRl9DTEtfUkFURSB0byBWQ09fUkVGX0NMS19ERUZBVUxUX1JBVEUKPiAKPiBDaGFu Z2VzIGluIHYyOgo+IC0gcGF0Y2ggYWRkZWQgdG8gdGhlIHNlcmllcwo+IC0tLQo+ICBkcml2ZXJz L2dwdS9kcm0vbXNtL2RzaS9wbGwvZHNpX3BsbF8yOG5tLmMgfCAzNiArKysrKysrKysrKysrKyst LS0tLS0tCj4gIDEgZmlsZSBjaGFuZ2VkLCAyNSBpbnNlcnRpb25zKCspLCAxMSBkZWxldGlvbnMo LSkKPiAKPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL21zbS9kc2kvcGxsL2RzaV9wbGxf MjhubS5jIGIvZHJpdmVycy9ncHUvZHJtL21zbS9kc2kvcGxsL2RzaV9wbGxfMjhubS5jCj4gaW5k ZXggMjZlM2EwMWE5OWMyYi4uNzc3NzM0MGIwM2U4ZCAxMDA2NDQKPiAtLS0gYS9kcml2ZXJzL2dw dS9kcm0vbXNtL2RzaS9wbGwvZHNpX3BsbF8yOG5tLmMKPiArKysgYi9kcml2ZXJzL2dwdS9kcm0v bXNtL2RzaS9wbGwvZHNpX3BsbF8yOG5tLmMKPiBAQCAtNDAsNyArNDAsNiBAQAo+ICAKPiAgI2Rl ZmluZSBOVU1fUFJPVklERURfQ0xLUwkJMgo+ICAKPiAtI2RlZmluZSBWQ09fUkVGX0NMS19SQVRF CQkxOTIwMDAwMAo+ICAjZGVmaW5lIFZDT19NSU5fUkFURQkJCTM1MDAwMDAwMAo+ICAjZGVmaW5l IFZDT19NQVhfUkFURQkJCTc1MDAwMDAwMAo+ICAKPiBAQCAtMTY2LDE3ICsxNjUsMTcgQEAgc3Rh dGljIGludCBkc2lfcGxsXzI4bm1fY2xrX3NldF9yYXRlKHN0cnVjdCBjbGtfaHcgKmh3LCB1bnNp Z25lZCBsb25nIHJhdGUsCj4gIAlwbGxfd3JpdGUoYmFzZSArIFJFR19EU0lfMjhubV9QSFlfUExM X0xQRkMxX0NGRywgMHg3MCk7Cj4gIAlwbGxfd3JpdGUoYmFzZSArIFJFR19EU0lfMjhubV9QSFlf UExMX0xQRkMyX0NGRywgMHgxNSk7Cj4gIAo+IC0JcmVtID0gcmF0ZSAlIFZDT19SRUZfQ0xLX1JB VEU7Cj4gKwlyZW0gPSByYXRlICUgcGFyZW50X3JhdGU7Cj4gIAlpZiAocmVtKSB7Cj4gIAkJcmVm Y2xrX2NmZyA9IERTSV8yOG5tX1BIWV9QTExfUkVGQ0xLX0NGR19EQkxSOwo+ICAJCWZyYWNfbl9t b2RlID0gMTsKPiAtCQlkaXZfZmJ4MTAwMCA9IHJhdGUgLyAoVkNPX1JFRl9DTEtfUkFURSAvIDUw MCk7Cj4gLQkJZ2VuX3Zjb19jbGsgPSBkaXZfZmJ4MTAwMCAqIChWQ09fUkVGX0NMS19SQVRFIC8g NTAwKTsKPiArCQlkaXZfZmJ4MTAwMCA9IHJhdGUgLyAocGFyZW50X3JhdGUgLyA1MDApOwo+ICsJ CWdlbl92Y29fY2xrID0gZGl2X2ZieDEwMDAgKiAocGFyZW50X3JhdGUgLyA1MDApOwo+ICAJfSBl bHNlIHsKPiAgCQlyZWZjbGtfY2ZnID0gMHgwOwo+ICAJCWZyYWNfbl9tb2RlID0gMDsKPiAtCQlk aXZfZmJ4MTAwMCA9IHJhdGUgLyAoVkNPX1JFRl9DTEtfUkFURSAvIDEwMDApOwo+IC0JCWdlbl92 Y29fY2xrID0gZGl2X2ZieDEwMDAgKiAoVkNPX1JFRl9DTEtfUkFURSAvIDEwMDApOwo+ICsJCWRp dl9mYngxMDAwID0gcmF0ZSAvIChwYXJlbnRfcmF0ZSAvIDEwMDApOwo+ICsJCWdlbl92Y29fY2xr ID0gZGl2X2ZieDEwMDAgKiAocGFyZW50X3JhdGUgLyAxMDAwKTsKPiAgCX0KPiAgCj4gIAlEQkco InJlZmNsa19jZmcgPSAlZCIsIHJlZmNsa19jZmcpOwo+IEBAIC0yNjUsNyArMjY0LDcgQEAgc3Rh dGljIHVuc2lnbmVkIGxvbmcgZHNpX3BsbF8yOG5tX2Nsa19yZWNhbGNfcmF0ZShzdHJ1Y3QgY2xr X2h3ICpodywKPiAgCXZvaWQgX19pb21lbSAqYmFzZSA9IHBsbF8yOG5tLT5tbWlvOwo+ICAJdTMy IHNkbTAsIGRvdWJsZXIsIHNkbV9ieXBfZGl2Owo+ICAJdTMyIHNkbV9kY19vZmYsIHNkbV9mcmVx X3NlZWQsIHNkbTIsIHNkbTM7Cj4gLQl1MzIgcmVmX2NsayA9IFZDT19SRUZfQ0xLX1JBVEU7Cj4g Kwl1MzIgcmVmX2NsayA9IHBhcmVudF9yYXRlOwo+ICAJdW5zaWduZWQgbG9uZyB2Y29fcmF0ZTsK PiAgCj4gIAlWRVJCKCJwYXJlbnRfcmF0ZT0lbHUiLCBwYXJlbnRfcmF0ZSk7Cj4gQEAgLTI3Myw3 ICsyNzIsNyBAQCBzdGF0aWMgdW5zaWduZWQgbG9uZyBkc2lfcGxsXzI4bm1fY2xrX3JlY2FsY19y YXRlKHN0cnVjdCBjbGtfaHcgKmh3LAo+ICAJLyogQ2hlY2sgdG8gc2VlIGlmIHRoZSByZWYgY2xr IGRvdWJsZXIgaXMgZW5hYmxlZCAqLwo+ICAJZG91YmxlciA9IHBsbF9yZWFkKGJhc2UgKyBSRUdf RFNJXzI4bm1fUEhZX1BMTF9SRUZDTEtfQ0ZHKSAmCj4gIAkJCURTSV8yOG5tX1BIWV9QTExfUkVG Q0xLX0NGR19EQkxSOwo+IC0JcmVmX2NsayArPSAoZG91YmxlciAqIFZDT19SRUZfQ0xLX1JBVEUp Owo+ICsJcmVmX2NsayArPSAoZG91YmxlciAqIHJlZl9jbGspOwo+ICAKPiAgCS8qIHNlZSBpZiBp dCBpcyBpbnRlZ2VyIG1vZGUgb3Igc2RtIG1vZGUgKi8KPiAgCXNkbTAgPSBwbGxfcmVhZChiYXNl ICsgUkVHX0RTSV8yOG5tX1BIWV9QTExfU0RNX0NGRzApOwo+IEBAIC01MTQsMTEgKzUxMywxMiBA QCBzdGF0aWMgdm9pZCBkc2lfcGxsXzI4bm1fZGVzdHJveShzdHJ1Y3QgbXNtX2RzaV9wbGwgKnBs bCkKPiAgCXBsbF8yOG5tLT5jbGtfZGF0YS5jbGtfbnVtID0gMDsKPiAgfQo+ICAKPiAtc3RhdGlj IGludCBwbGxfMjhubV9yZWdpc3RlcihzdHJ1Y3QgZHNpX3BsbF8yOG5tICpwbGxfMjhubSkKPiAr c3RhdGljIGludCBwbGxfMjhubV9yZWdpc3RlcihzdHJ1Y3QgZHNpX3BsbF8yOG5tICpwbGxfMjhu bSwKPiArCQkJICAgICBjb25zdCBjaGFyICpyZWZfY2xrX25hbWUpCj4gIHsKPiAgCWNoYXIgY2xr X25hbWVbMzJdLCBwYXJlbnQxWzMyXSwgcGFyZW50MlszMl0sIHZjb19uYW1lWzMyXTsKPiAgCXN0 cnVjdCBjbGtfaW5pdF9kYXRhIHZjb19pbml0ID0gewo+IC0JCS5wYXJlbnRfbmFtZXMgPSAoY29u c3QgY2hhciAqW10peyAieG8iIH0sCj4gKwkJLnBhcmVudF9uYW1lcyA9ICZyZWZfY2xrX25hbWUs Cj4gIAkJLm51bV9wYXJlbnRzID0gMSwKPiAgCQkubmFtZSA9IHZjb19uYW1lLAo+ICAJCS5mbGFn cyA9IENMS19JR05PUkVfVU5VU0VELAo+IEBAIC01OTMsNiArNTkzLDggQEAgc3RydWN0IG1zbV9k c2lfcGxsICptc21fZHNpX3BsbF8yOG5tX2luaXQoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRl diwKPiAgewo+ICAJc3RydWN0IGRzaV9wbGxfMjhubSAqcGxsXzI4bm07Cj4gIAlzdHJ1Y3QgbXNt X2RzaV9wbGwgKnBsbDsKPiArCXN0cnVjdCBjbGsgKnZjb19yZWZfY2xrOwo+ICsJY29uc3QgY2hh ciAqdmNvX3JlZl9jbGtfbmFtZTsKPiAgCWludCByZXQ7Cj4gIAo+ICAJaWYgKCFwZGV2KQo+IEBA IC02MDUsNiArNjA3LDE4IEBAIHN0cnVjdCBtc21fZHNpX3BsbCAqbXNtX2RzaV9wbGxfMjhubV9p bml0KHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYsCj4gIAlwbGxfMjhubS0+cGRldiA9IHBk ZXY7Cj4gIAlwbGxfMjhubS0+aWQgPSBpZDsKPiAgCj4gKwl2Y29fcmVmX2NsayA9IGRldm1fY2xr X2dldCgmcGRldi0+ZGV2LCAicmVmIik7Cj4gKwlpZiAoIUlTX0VSUih2Y29fcmVmX2NsaykpIHsK PiArCQl2Y29fcmVmX2Nsa19uYW1lID0gX19jbGtfZ2V0X25hbWUodmNvX3JlZl9jbGspOwo+ICsJ fSBlbHNlIHsKPiArCQlyZXQgPSBQVFJfRVJSKHZjb19yZWZfY2xrKTsKPiArCQlpZiAocmV0ID09 IC1FUFJPQkVfREVGRVIpCj4gKwkJCUVSUl9QVFIocmV0KTsKCkl0IGxvb2tzIGxpa2UgeW91IGFy ZSBtaXNzaW5nIHRoZSByZXR1cm4ga2V5d29yZCBoZXJlLgoKPiArCj4gKwkJZGV2X3dhcm4oJnBk ZXYtPmRldiwgIidyZWYnIGNsb2NrIGlzIG5vdCBzcGVjaWZpZWQsIHVzaW5nIGRlZmF1bHQgbmFt ZVxuIik7Cj4gKwkJdmNvX3JlZl9jbGtfbmFtZSA9ICJ4byI7Cj4gKwl9Cj4gKwo+ICAJcGxsXzI4 bm0tPm1taW8gPSBtc21faW9yZW1hcChwZGV2LCAiZHNpX3BsbCIsICJEU0lfUExMIik7Cj4gIAlp ZiAoSVNfRVJSX09SX05VTEwocGxsXzI4bm0tPm1taW8pKSB7Cj4gIAkJZGV2X2VycigmcGRldi0+ ZGV2LCAiJXM6IGZhaWxlZCB0byBtYXAgcGxsIGJhc2VcbiIsIF9fZnVuY19fKTsKPiBAQCAtNjM3 LDcgKzY1MSw3IEBAIHN0cnVjdCBtc21fZHNpX3BsbCAqbXNtX2RzaV9wbGxfMjhubV9pbml0KHN0 cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYsCj4gIAkJcmV0dXJuIEVSUl9QVFIoLUVJTlZBTCk7 Cj4gIAl9Cj4gIAo+IC0JcmV0ID0gcGxsXzI4bm1fcmVnaXN0ZXIocGxsXzI4bm0pOwo+ICsJcmV0 ID0gcGxsXzI4bm1fcmVnaXN0ZXIocGxsXzI4bm0sIHZjb19yZWZfY2xrX25hbWUpOwo+ICAJaWYg KHJldCkgewo+ICAJCWRldl9lcnIoJnBkZXYtPmRldiwgImZhaWxlZCB0byByZWdpc3RlciBQTEw6 ICVkXG4iLCByZXQpOwo+ICAJCXJldHVybiBFUlJfUFRSKHJldCk7Cj4gLS0gCj4gMi4yMC4wLnJj MS4zODcuZ2Y4NTA1NzYyZTMtZ29vZwo+IApfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fXwpGcmVlZHJlbm8gbWFpbGluZyBsaXN0CkZyZWVkcmVub0BsaXN0cy5m cmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0 aW5mby9mcmVlZHJlbm8K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.5 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED,USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CE1B1C65BAF for ; Wed, 12 Dec 2018 22:07:24 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 7C42820851 for ; Wed, 12 Dec 2018 22:07:24 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=linaro.org header.i=@linaro.org header.b="PJt291Tr" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 7C42820851 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728413AbeLLWHX (ORCPT ); Wed, 12 Dec 2018 17:07:23 -0500 Received: from mail-lf1-f68.google.com ([209.85.167.68]:40200 "EHLO mail-lf1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727210AbeLLWHX (ORCPT ); Wed, 12 Dec 2018 17:07:23 -0500 Received: by mail-lf1-f68.google.com with SMTP id v5so14772150lfe.7 for ; Wed, 12 Dec 2018 14:07:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=zsIWNaEiH2SIBQCe9cb4zFF9OLssza3sDlBi2ZTnrPQ=; b=PJt291TrL7Ph8fz9bqURDeW1ohH2/eLQj/iL5OT4mxycZn8kXucIcR8rahZygKuDhj Chfd0DwLcPP4DEsvYbPwYHdkcfr9VxL9KXawVn33EEGQsYn5GLREmPG1Y41zVx8NonwY 3vCeiTYAxbBRkd0wBhnC7ACe81cg4tdzTTvT4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=zsIWNaEiH2SIBQCe9cb4zFF9OLssza3sDlBi2ZTnrPQ=; b=Cwgd44ZDOv7xMe2bvvrcirSOo6yeIfiwgQ+L4IeBOwd4lRt8Ka8MMEGAZ/kUit9kQe viQ3G/Pc7tjB6avC5z5n42xtXWkXYGQzfA8/53ZSwrO5sLKME5TNog1Mb7rI+m7tutqd 8EDGB/M3aWAuSmFEpJ+Zb1pBBeCQq51JOOXCrkWABnGOwBEiUfkCnMmUZOsLl5Hr5m8J M4NVPc2aIS6GvJvEBPNamhAlH93cimFBXXamXwPCyw6Rke85N2hjL0WuV0/f9BibA6Om 0lxU1nAIEh3toSY1h1U/BWsYuk8PO66D20GTo6nkaPrDUaDPJKx8ouD0aMRhdCFx+Pql PmxQ== X-Gm-Message-State: AA+aEWYm4hS472KBmS5pMaIWP1AbRuieggZOie+CTR80S9pQcpAaGpre VSSwuM/LEeMN/oP2tOl6CkNuWQ== X-Google-Smtp-Source: AFSGD/VeqTWNxniKvU7kr1z84yLRjro2gawy1eaf7qB2VN3LGNlLeufZTeQB+No/FaiSQUNVpn46Xg== X-Received: by 2002:a19:c203:: with SMTP id l3mr1337714lfc.113.1544652440420; Wed, 12 Dec 2018 14:07:20 -0800 (PST) Received: from centauri.lan (h-229-118.A785.priv.bahnhof.se. [5.150.229.118]) by smtp.gmail.com with ESMTPSA id 12-v6sm537ljs.29.2018.12.12.14.07.18 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 12 Dec 2018 14:07:19 -0800 (PST) Date: Wed, 12 Dec 2018 23:07:17 +0100 From: Niklas Cassel To: Matthias Kaehlcke Cc: Rob Clark , David Airlie , Rob Herring , Mark Rutland , Andy Gross , David Brown , Archit Taneja , Sean Paul , Rajesh Yadav , Douglas Anderson , Stephen Boyd , Jeykumar Sankaran , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v4 3/8] drm/msm/dsi: 28nm PHY: Get ref clock from the DT Message-ID: <20181212220717.GA16710@centauri.lan> References: <20181204224234.62619-1-mka@chromium.org> <20181204224234.62619-4-mka@chromium.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20181204224234.62619-4-mka@chromium.org> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Dec 04, 2018 at 02:42:29PM -0800, Matthias Kaehlcke wrote: > Get the ref clock of the PHY from the device tree instead of > hardcoding its name and rate. > > Signed-off-by: Matthias Kaehlcke > --- > Changes in v4: > - always use parent rate in dsi_pll_28nm_clk_set_rate() and > dsi_pll_28nm_clk_recalc_rate() > - pass name of VCO ref clock to pll_28nm_register() instead of > storing it in a struct field > - updated commit message > > Changes in v3: > - use default name and rate if the ref clock is not specified > in the DT > - store vco_ref_clk_name instead of vco_ref_clk > - dsi_pll_28nm_clk_set_rate: changed data type of ref_clk_rate to > unsigned long > - fixed check for EPROBE_DEFER > - renamed VCO_REF_CLK_RATE to VCO_REF_CLK_DEFAULT_RATE > > Changes in v2: > - patch added to the series > --- > drivers/gpu/drm/msm/dsi/pll/dsi_pll_28nm.c | 36 +++++++++++++++------- > 1 file changed, 25 insertions(+), 11 deletions(-) > > diff --git a/drivers/gpu/drm/msm/dsi/pll/dsi_pll_28nm.c b/drivers/gpu/drm/msm/dsi/pll/dsi_pll_28nm.c > index 26e3a01a99c2b..7777340b03e8d 100644 > --- a/drivers/gpu/drm/msm/dsi/pll/dsi_pll_28nm.c > +++ b/drivers/gpu/drm/msm/dsi/pll/dsi_pll_28nm.c > @@ -40,7 +40,6 @@ > > #define NUM_PROVIDED_CLKS 2 > > -#define VCO_REF_CLK_RATE 19200000 > #define VCO_MIN_RATE 350000000 > #define VCO_MAX_RATE 750000000 > > @@ -166,17 +165,17 @@ static int dsi_pll_28nm_clk_set_rate(struct clk_hw *hw, unsigned long rate, > pll_write(base + REG_DSI_28nm_PHY_PLL_LPFC1_CFG, 0x70); > pll_write(base + REG_DSI_28nm_PHY_PLL_LPFC2_CFG, 0x15); > > - rem = rate % VCO_REF_CLK_RATE; > + rem = rate % parent_rate; > if (rem) { > refclk_cfg = DSI_28nm_PHY_PLL_REFCLK_CFG_DBLR; > frac_n_mode = 1; > - div_fbx1000 = rate / (VCO_REF_CLK_RATE / 500); > - gen_vco_clk = div_fbx1000 * (VCO_REF_CLK_RATE / 500); > + div_fbx1000 = rate / (parent_rate / 500); > + gen_vco_clk = div_fbx1000 * (parent_rate / 500); > } else { > refclk_cfg = 0x0; > frac_n_mode = 0; > - div_fbx1000 = rate / (VCO_REF_CLK_RATE / 1000); > - gen_vco_clk = div_fbx1000 * (VCO_REF_CLK_RATE / 1000); > + div_fbx1000 = rate / (parent_rate / 1000); > + gen_vco_clk = div_fbx1000 * (parent_rate / 1000); > } > > DBG("refclk_cfg = %d", refclk_cfg); > @@ -265,7 +264,7 @@ static unsigned long dsi_pll_28nm_clk_recalc_rate(struct clk_hw *hw, > void __iomem *base = pll_28nm->mmio; > u32 sdm0, doubler, sdm_byp_div; > u32 sdm_dc_off, sdm_freq_seed, sdm2, sdm3; > - u32 ref_clk = VCO_REF_CLK_RATE; > + u32 ref_clk = parent_rate; > unsigned long vco_rate; > > VERB("parent_rate=%lu", parent_rate); > @@ -273,7 +272,7 @@ static unsigned long dsi_pll_28nm_clk_recalc_rate(struct clk_hw *hw, > /* Check to see if the ref clk doubler is enabled */ > doubler = pll_read(base + REG_DSI_28nm_PHY_PLL_REFCLK_CFG) & > DSI_28nm_PHY_PLL_REFCLK_CFG_DBLR; > - ref_clk += (doubler * VCO_REF_CLK_RATE); > + ref_clk += (doubler * ref_clk); > > /* see if it is integer mode or sdm mode */ > sdm0 = pll_read(base + REG_DSI_28nm_PHY_PLL_SDM_CFG0); > @@ -514,11 +513,12 @@ static void dsi_pll_28nm_destroy(struct msm_dsi_pll *pll) > pll_28nm->clk_data.clk_num = 0; > } > > -static int pll_28nm_register(struct dsi_pll_28nm *pll_28nm) > +static int pll_28nm_register(struct dsi_pll_28nm *pll_28nm, > + const char *ref_clk_name) > { > char clk_name[32], parent1[32], parent2[32], vco_name[32]; > struct clk_init_data vco_init = { > - .parent_names = (const char *[]){ "xo" }, > + .parent_names = &ref_clk_name, > .num_parents = 1, > .name = vco_name, > .flags = CLK_IGNORE_UNUSED, > @@ -593,6 +593,8 @@ struct msm_dsi_pll *msm_dsi_pll_28nm_init(struct platform_device *pdev, > { > struct dsi_pll_28nm *pll_28nm; > struct msm_dsi_pll *pll; > + struct clk *vco_ref_clk; > + const char *vco_ref_clk_name; > int ret; > > if (!pdev) > @@ -605,6 +607,18 @@ struct msm_dsi_pll *msm_dsi_pll_28nm_init(struct platform_device *pdev, > pll_28nm->pdev = pdev; > pll_28nm->id = id; > > + vco_ref_clk = devm_clk_get(&pdev->dev, "ref"); > + if (!IS_ERR(vco_ref_clk)) { > + vco_ref_clk_name = __clk_get_name(vco_ref_clk); > + } else { > + ret = PTR_ERR(vco_ref_clk); > + if (ret == -EPROBE_DEFER) > + ERR_PTR(ret); It looks like you are missing the return keyword here. > + > + dev_warn(&pdev->dev, "'ref' clock is not specified, using default name\n"); > + vco_ref_clk_name = "xo"; > + } > + > pll_28nm->mmio = msm_ioremap(pdev, "dsi_pll", "DSI_PLL"); > if (IS_ERR_OR_NULL(pll_28nm->mmio)) { > dev_err(&pdev->dev, "%s: failed to map pll base\n", __func__); > @@ -637,7 +651,7 @@ struct msm_dsi_pll *msm_dsi_pll_28nm_init(struct platform_device *pdev, > return ERR_PTR(-EINVAL); > } > > - ret = pll_28nm_register(pll_28nm); > + ret = pll_28nm_register(pll_28nm, vco_ref_clk_name); > if (ret) { > dev_err(&pdev->dev, "failed to register PLL: %d\n", ret); > return ERR_PTR(ret); > -- > 2.20.0.rc1.387.gf8505762e3-goog >