From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.1 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_PASS, URIBL_BLOCKED,USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 92C35C43387 for ; Sun, 13 Jan 2019 09:35:01 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 539F42084C for ; Sun, 13 Jan 2019 09:35:01 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="cGskWnM5"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=kernel.org header.i=@kernel.org header.b="V/rNHLhD" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 539F42084C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=9A44hINmKUiVBc9k/XXZXQz5VtRiaARnMjuwegaycfA=; b=cGskWnM5b+MDj/ KHe7hKUv7ygi1EllcFyfR1v3PJ52Zgg1q6W/4zs2dft2Y4KTrC0SMEXVQOCIe/IJMcnvmwKKuuaWQ Y5J96SeWRWZElIoIx1yf6qa0YvaOxwxKzaY2wliWvTGcy2o+0BLJ7C9V+YPfQYASqKAPzHd4wynRN 4IyI6ZNeNzZ43diEJ+UxdTyqL9P7qH6yjX/+kMzkRG6TcCXtpm5OoYOZg0zPDG5SY8r//vHfgzZzW SeTmCy0EdV2eufgTGn7AoVb8M1q3PUbIplD7+9wMbN4RvhigDQR+gxi5w41WdiL/b3fU37OZUODxl BQVrwT+SHJU9+UzJ8qvA==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1gicAV-0006Sv-8W; Sun, 13 Jan 2019 09:34:59 +0000 Received: from mail.kernel.org ([198.145.29.99]) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1gicAH-0006GU-Bz for linux-arm-kernel@lists.infradead.org; Sun, 13 Jan 2019 09:34:51 +0000 Received: from dragon (61-216-91-114.HINET-IP.hinet.net [61.216.91.114]) (using TLSv1.2 with cipher DHE-RSA-AES128-SHA (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 7FB862084C; Sun, 13 Jan 2019 09:34:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1547372084; bh=9zXpcOEU5rJs3lMMuSiagh5+0qzFuZfsxBQtpm9rAik=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=V/rNHLhD/a36QPgWTB67TQEqXXE6Q1HfSfDQZBxO7wbN52deRIAiR992BUgaZp6tx OWuWazF7kkSm/JEJqnJujwP1mliTZBJel2DSiA+Eqr3Lf+a7qzUipYtj0WsD8TyhC3 PwwghekUQOgfHTzlLKK72dVH4xI0jEV+7Aiwab5E= Date: Sun, 13 Jan 2019 17:34:24 +0800 From: Shawn Guo To: =?utf-8?B?Vm9rw6HEjQ==?= Michal Subject: Re: [PATCH shawn/for-next v3 2/2] ARM: dts: imx: Add Y Soft IOTA Draco, Hydra and Ursa boards Message-ID: <20190113093422.GM11426@dragon> References: <1547137215-25928-1-git-send-email-michal.vokac@ysoft.com> <1547137215-25928-2-git-send-email-michal.vokac@ysoft.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <1547137215-25928-2-git-send-email-michal.vokac@ysoft.com> User-Agent: Mutt/1.5.21 (2010-09-15) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190113_013445_744263_31B895DC X-CRM114-Status: GOOD ( 19.05 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "devicetree@vger.kernel.org" , Andrew Lunn , "linux-kernel@vger.kernel.org" , Rob Herring , Fabio Estevam , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gVGh1LCBKYW4gMTAsIDIwMTkgYXQgMDQ6MjA6NTFQTSArMDAwMCwgVm9rw6HEjSBNaWNoYWwg d3JvdGU6Cj4gVGhlc2UgYXJlIGkuTVg2Uy9ETCBiYXNlZCBTQkNzIGVtYmVkZGVkIGluIHZhcmlv dXMgWSBTb2Z0IHByb2R1Y3RzLgo+IEFsbCBzaGFyZSB0aGUgc2FtZSBib2FyZCBkZXNpZ24gYnV0 IGhhdmUgc2xpZ2h0bHkgZGlmZmVyZW50IEhXCj4gY29uZmlndXJhdGlvbi4KPiAKPiBVcnNhCj4g LSBpLk1YNlMgU29DLCA1MTJNQiBSQU0gRERSMywgNEdCIGVNTUMsIG1pY3JvU0QKPiAtIHBhcmFs bGVsIFdWR0EgNyIgTENEIHdpdGggdG91Y2ggcGFuZWwKPiAtIDF4IEV0aCAoUUNBODMzNCBzd2l0 Y2gpCj4gLSBVU0IgT1RHCj4gLSBVU0IgaG9zdCAobWljcm8tQikKPiAKPiBEcmFjbwo+IC0gaS5N WDZTIFNvQywgNTEyTUIgUkFNIEREUjMsIDRHQiBlTU1DLCBtaWNyb1NECj4gLSBwYXJhbGxlbCBX VkdBIDciIExDRCB3aXRoIHRvdWNoIHBhbmVsCj4gLSAyeCBFdGggKFFDQTgzMzQgc3dpdGNoKQo+ IC0gVVNCIE9URwo+IC0gVVNCIGhvc3QgKG1pY3JvLUIpCj4gLSBSR0IgTEVEIChJMkMgTFA1NTYy KQo+IC0gMy41bW0gYXVkaW8gamFjayArIGNvZGVjIChMTTQ5MzUwKQo+IAo+IEh5ZHJhCj4gLSBp Lk1YNkRMIFNvQywgMkdCIFJBTSBERFIzLCA0R0IgZU1NQywgbWljcm9TRAo+IC0gSTJDIE9MRUQg ZGlzcGxheSwgY2FwYWNpdGl2ZSBtYXRyaXgga2V5cwo+IC0gMnggRXRoIChRQ0E4MzM0IHN3aXRj aCkKPiAtIFVTQiBPVEcKPiAtIFJHQiBMRUQgKEkyQyBMUDU1NjIpCj4gLSAzLjVtbSBhdWRpbyBq YWNrICsgY29kZWMgKExNNDkzNTApCj4gLSBIRE1JCj4gLSBtaW5pUENJZSBzbG90Cj4gCj4gQ2M6 IEFuZHJldyBMdW5uIDxhbmRyZXdAbHVubi5jaD4KPiBTaWduZWQtb2ZmLWJ5OiBNaWNoYWwgVm9r w6HEjSA8bWljaGFsLnZva2FjQHlzb2Z0LmNvbT4KPiAtLS0KPiBDaGFuZ2VzIHNpbmNlIHYyOgo+ ICAtIFJlbW92ZSBjcHVzIHsvZGVsZXRlLW5vZGUvIGNwdUAxO307IG5vZGUgZnJvbSBpLk1YNlNv bG8gYmFzZWQgYm9hcmQuIChGYWJpbykKPiAgLSBVc2UgImRldmljZV90eXBlID0gIm1lbW9yeSI7 IiBpbiBtZW1vcnkgbm9kZXMuIChGYWJpbykKPiAgLSBVc2UgR1BJT19BQ1RJVkVfTE9XIGZvciBm ZWMgcGh5LXJlc2V0LWdwaW9zLiAoRmFiaW8pCj4gIC0gVXNlICItIiBpbiBub2RlIG5hbWVzLiAo Um9iKQo+ICAtIFJlbW92ZSBsYWJlbCBmcm9tIGxlZC1jb250cm9sbGVyIG5vZGUuIChSb2IpCj4g Cj4gQ2hhbmdlcyBzaW5jZSB2MToKPiAgLSBFbmFibGUgSERNSSBvbiBIeWRyYSBib2FyZC4KPiAg LSBNb3ZlIHJlZ3VsYXRvcnMgdG8gdGhlIHJvb3Qgbm9kZSBhbmQgcmVtb3ZlIHNpbXBsZS1idXMg cHJvcGVydHkuIChSb2IpCj4gIC0gUmVtb3ZlIHJlZyBhbmQgdW5pdC1hZGRyZXNzIHByb3BlcnR5 IGZyb20gcmVndWxhdG9ycy4gKFJvYikKPiAgLSBVc2UgY29ycmVjdCBuYW1lcyBmb3IgbGVkLWNv bnRyb2xsZXIgYW5kIHBtaWMgbm9kZS4gKFJvYikKPiAgLSBVc2Ugd2FrZXVwLXNvdXJjZSBpbnN0 ZWFkIG9mIGRlcHJlY2F0ZWQgZW5hYmxlLXNkaW8td2FrZXVwLiAoU2hhd24pCj4gCj4gIGFyY2gv YXJtL2Jvb3QvZHRzL01ha2VmaWxlICAgICAgICAgICAgICAgICB8ICAgMyArCj4gIGFyY2gvYXJt L2Jvb3QvZHRzL2lteDZkbC15YXBwNC1jb21tb24uZHRzaSB8IDU5NCArKysrKysrKysrKysrKysr KysrKysrKysrKysrKwo+ICBhcmNoL2FybS9ib290L2R0cy9pbXg2ZGwteWFwcDQtZHJhY28uZHRz ICAgfCAgNTggKysrCj4gIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC15YXBwNC1oeWRyYS5kdHMg ICB8ICA1MCArKysKPiAgYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXlhcHA0LXVyc2EuZHRzICAg IHwgIDU0ICsrKwo+ICA1IGZpbGVzIGNoYW5nZWQsIDc1OSBpbnNlcnRpb25zKCspCj4gIGNyZWF0 ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9pbXg2ZGwteWFwcDQtY29tbW9uLmR0c2kK PiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC15YXBwNC1kcmFj by5kdHMKPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC15YXBw NC1oeWRyYS5kdHMKPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZk bC15YXBwNC11cnNhLmR0cwo+IAo+IGRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9NYWtl ZmlsZSBiL2FyY2gvYXJtL2Jvb3QvZHRzL01ha2VmaWxlCj4gaW5kZXggYmQ0MDE0OC4uYzBhOWI4 OSAxMDA2NDQKPiAtLS0gYS9hcmNoL2FybS9ib290L2R0cy9NYWtlZmlsZQo+ICsrKyBiL2FyY2gv YXJtL2Jvb3QvZHRzL01ha2VmaWxlCj4gQEAgLTQ0NSw2ICs0NDUsOSBAQCBkdGItJChDT05GSUdf U09DX0lNWDZRKSArPSBcCj4gIAlpbXg2ZGwtd2FuZGJvYXJkLmR0YiBcCj4gIAlpbXg2ZGwtd2Fu ZGJvYXJkLXJldmIxLmR0YiBcCj4gIAlpbXg2ZGwtd2FuZGJvYXJkLXJldmQxLmR0YiBcCj4gKwlp bXg2ZGwteWFwcDQtZHJhY28uZHRiIFwKPiArCWlteDZkbC15YXBwNC1oeWRyYS5kdGIgXAo+ICsJ aW14NmRsLXlhcHA0LXVyc2EuZHRiIFwKPiAgCWlteDZxLWFwYWxpcy1ldmFsLmR0YiBcCj4gIAlp bXg2cS1hcGFsaXMtaXhvcmEuZHRiIFwKPiAgCWlteDZxLWFwYWxpcy1peG9yYS12MS4xLmR0YiBc Cj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC15YXBwNC1jb21tb24uZHRz aSBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC15YXBwNC1jb21tb24uZHRzaQo+IG5ldyBmaWxl IG1vZGUgMTAwNjQ0Cj4gaW5kZXggMDAwMDAwMC4uNDhjMjg0Nwo+IC0tLSAvZGV2L251bGwKPiAr KysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2ZGwteWFwcDQtY29tbW9uLmR0c2kKPiBAQCAtMCww ICsxLDU5NCBAQAo+ICsvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMAo+ICsvLwo+ ICsvLyBDb3B5cmlnaHQgKEMpIDIwMTUtMjAxOCBZIFNvZnQgQ29ycG9yYXRpb24sIGEucy4KPiAr Cj4gKyNpbmNsdWRlIDxkdC1iaW5kaW5ncy9ncGlvL2dwaW8uaD4KPiArI2luY2x1ZGUgPGR0LWJp bmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2lycS5oPgo+ICsjaW5jbHVkZSA8ZHQtYmluZGlu Z3MvcHdtL3B3bS5oPgo+ICsKPiArLyB7Cj4gKwliYWNrbGlnaHQ6IGJhY2tsaWdodCB7Cj4gKwkJ Y29tcGF0aWJsZSA9ICJwd20tYmFja2xpZ2h0IjsKPiArCQlwd21zID0gPCZwd20xIDAgNTAwMDAw IFBXTV9QT0xBUklUWV9JTlZFUlRFRD47Cj4gKwkJYnJpZ2h0bmVzcy1sZXZlbHMgPSA8MCAzMiA2 NCAxMjggMjU1PjsKPiArCQlkZWZhdWx0LWJyaWdodG5lc3MtbGV2ZWwgPSA8MzI+Owo+ICsJCW51 bS1pbnRlcnBvbGF0ZWQtc3RlcHMgPSA8OD47Cj4gKwkJcG93ZXItc3VwcGx5ID0gPCZzdzJfcmVn PjsKPiArCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICsJfTsKPiArCj4gKwlsY2RfZGlzcGxheTog ZGlzcGxheSB7Cj4gKwkJY29tcGF0aWJsZSA9ICJmc2wsaW14LXBhcmFsbGVsLWRpc3BsYXkiOwo+ ICsJCSNhZGRyZXNzLWNlbGxzID0gPDE+Owo+ICsJCSNzaXplLWNlbGxzID0gPDA+Owo+ICsJCWlu dGVyZmFjZS1waXgtZm10ID0gInJnYjI0IjsKPiArCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQi Owo+ICsJCXBpbmN0cmwtMCA9IDwmcGluY3RybF9pcHUxPjsKPiArCQlzdGF0dXMgPSAiZGlzYWJs ZWQiOwo+ICsKPiArCQlwb3J0QDAgewo+ICsJCQlyZWcgPSA8MD47Cj4gKwo+ICsJCQlsY2RfZGlz cGxheV9pbjogZW5kcG9pbnQgewo+ICsJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZpcHUxX2RpMF9k aXNwMD47Cj4gKwkJCX07Cj4gKwkJfTsKPiArCj4gKwkJcG9ydEAxIHsKPiArCQkJcmVnID0gPDE+ Owo+ICsKPiArCQkJbGNkX2Rpc3BsYXlfb3V0OiBlbmRwb2ludCB7Cj4gKwkJCQlyZW1vdGUtZW5k cG9pbnQgPSA8JmxjZF9wYW5lbF9pbj47Cj4gKwkJCX07Cj4gKwkJfTsKPiArCX07Cj4gKwo+ICsJ cGFuZWw6IHBhbmVsIHsKPiArCQljb21wYXRpYmxlID0gImRhdGFpbWFnZSxzY2YwNzAwYzQ4Z2d1 MTgiOwo+ICsJCXBvd2VyLXN1cHBseSA9IDwmc3cyX3JlZz47Cj4gKwkJc3RhdHVzID0gImRpc2Fi bGVkIjsKPiArCj4gKwkJcG9ydCB7Cj4gKwkJCWxjZF9wYW5lbF9pbjogZW5kcG9pbnQgewo+ICsJ CQkJcmVtb3RlLWVuZHBvaW50ID0gPCZsY2RfZGlzcGxheV9vdXQ+Owo+ICsJCQl9Owo+ICsJCX07 Cj4gKwl9Owo+ICsKPiArCXJlZ191c2JfaDFfdmJ1czogcmVnLXVzYi1oMS12YnVzIHsKClBsZWFz ZSBzcGVsbCBvdXQgcmVndWxhdG9yIGluIG5vZGUgbmFtZSwgYW5kIGFiYnIuICdyZWctJyBmb3Ig bGFiZWwgaXMKYWxsIHJpZ2h0LgoKPiArCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7 Cj4gKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKPiArCQlwaW5jdHJsLTAgPSA8JnBpbmN0 cmxfdXNiaDFfdmJ1cz47Cj4gKwkJcmVndWxhdG9yLW5hbWUgPSAidXNiX2gxX3ZidXMiOwo+ICsJ CXJlZ3VsYXRvci1taW4tbWljcm92b2x0ID0gPDUwMDAwMDA+Owo+ICsJCXJlZ3VsYXRvci1tYXgt bWljcm92b2x0ID0gPDUwMDAwMDA+Owo+ICsJCWdwaW8gPSA8JmdwaW8xIDI5IEdQSU9fQUNUSVZF X0hJR0g+Owo+ICsJCWVuYWJsZS1hY3RpdmUtaGlnaDsKPiArCQlzdGF0dXMgPSAiZGlzYWJsZWQi Owo+ICsJfTsKPiArCj4gKwlyZWdfdXNiX290Z192YnVzOiByZWctdXNiLW90Zy12YnVzIHsKPiAr CQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7Cj4gKwkJcGluY3RybC1uYW1lcyA9ICJk ZWZhdWx0IjsKPiArCQlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfdXNib3RnX3ZidXM+Owo+ICsJCXJl Z3VsYXRvci1uYW1lID0gInVzYl9vdGdfdmJ1cyI7Cj4gKwkJcmVndWxhdG9yLW1pbi1taWNyb3Zv bHQgPSA8NTAwMDAwMD47Cj4gKwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8NTAwMDAwMD47 Cj4gKwkJZ3BpbyA9IDwmZ3BpbzMgMjIgR1BJT19BQ1RJVkVfSElHSD47Cj4gKwkJZW5hYmxlLWFj dGl2ZS1oaWdoOwo+ICsJCXN0YXR1cyA9ICJva2F5IjsKPiArCX07Cj4gKwo+ICsJcmVnX3BjaWU6 IHJlZy1wY2llIHsKPiArCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7Cj4gKwkJcGlu Y3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKPiArCQlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfcGNpZV9y ZWc+Owo+ICsJCXJlZ3VsYXRvci1uYW1lID0gIk1QQ0lFXzNWMyI7Cj4gKwkJcmVndWxhdG9yLW1p bi1taWNyb3ZvbHQgPSA8MzMwMDAwMD47Cj4gKwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8 MzMwMDAwMD47Cj4gKwkJZ3BpbyA9IDwmZ3BpbzMgMTkgR1BJT19BQ1RJVkVfSElHSD47Cj4gKwkJ ZW5hYmxlLWFjdGl2ZS1oaWdoOwo+ICsJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwl9Owo+ICt9 Owo+ICsKPiArJmZlYyB7Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3Ry bC0wID0gPCZwaW5jdHJsX2VuZXQ+Owo+ICsJcGh5LW1vZGUgPSAicmdtaWktaWQiOwo+ICsJcGh5 LXJlc2V0LWdwaW9zID0gPCZncGlvMSAyNSBHUElPX0FDVElWRV9MT1c+Owo+ICsJcGh5LXJlc2V0 LWR1cmF0aW9uID0gPDIwPjsKPiArCXBoeS1zdXBwbHkgPSA8JnN3Ml9yZWc+Owo+ICsJcGh5LWhh bmRsZSA9IDwmZXRocGh5MD47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gKwo+ICsJbWRpbyB7Cj4g KwkJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkJI3NpemUtY2VsbHMgPSA8MD47Cj4gKwo+ICsJ CXBoeV9wb3J0MjogcGh5QDEgewo+ICsJCQlyZWcgPSA8MT47Cj4gKwkJfTsKPiArCj4gKwkJcGh5 X3BvcnQzOiBwaHlAMiB7Cj4gKwkJCXJlZyA9IDwyPjsKPiArCQl9Owo+ICsKPiArCQlzd2l0Y2hA MCB7Cj4gKwkJCWNvbXBhdGlibGUgPSAicWNhLHFjYTgzMzQiOwo+ICsJCQlyZWcgPSA8MD47Cj4g Kwo+ICsJCQlzd2l0Y2hfcG9ydHM6IHBvcnRzIHsKPiArCQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+ Owo+ICsJCQkJI3NpemUtY2VsbHMgPSA8MD47Cj4gKwo+ICsJCQkJZXRocGh5MDogcG9ydEAwIHsK PiArCQkJCQlyZWcgPSA8MD47Cj4gKwkJCQkJbGFiZWwgPSAiY3B1IjsKPiArCQkJCQlwaHktbW9k ZSA9ICJyZ21paSI7Cj4gKwkJCQkJZXRoZXJuZXQgPSA8JmZlYz47CgpQbGVhc2UgaGF2ZSBhIG5l d2xpbmUgYmV0d2VlbiBwcm9wZXJ0aWVzIGFuZCBjaGlsZCBub2RlLgoKPiArCQkJCQlmaXhlZC1s aW5rIHsKPiArCQkJCQkJc3BlZWQgPSA8MTAwMD47Cj4gKwkJCQkJCWZ1bGwtZHVwbGV4Owo+ICsJ CQkJCX07Cj4gKwkJCQl9Owo+ICsKPiArCQkJCXBvcnRAMiB7Cj4gKwkJCQkJcmVnID0gPDI+Owo+ ICsJCQkJCWxhYmVsID0gImV0aDIiOwo+ICsJCQkJCXBoeS1oYW5kbGUgPSA8JnBoeV9wb3J0Mj47 Cj4gKwkJCQl9Owo+ICsKPiArCQkJCXBvcnRAMyB7Cj4gKwkJCQkJcmVnID0gPDM+Owo+ICsJCQkJ CWxhYmVsID0gImV0aDEiOwo+ICsJCQkJCXBoeS1oYW5kbGUgPSA8JnBoeV9wb3J0Mz47Cj4gKwkJ CQl9Owo+ICsJCQl9Owo+ICsJCX07Cj4gKwl9Owo+ICt9Owo+ICsKPiArJmhkbWkgewo+ICsJcGlu Y3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKPiArCXBpbmN0cmwtMCA9IDwmcGluY3RybF9oZG1pX2Nl Yz47Cj4gKwlkZGMtaTJjLWJ1cyA9IDwmaTJjMj47Cj4gKwlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ ICt9Owo+ICsKPiArJmkyYzIgewo+ICsJY2xvY2stZnJlcXVlbmN5ID0gPDEwMDAwMD47Cj4gKwlw aW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX2kyYzI+ Owo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICsKPiArCWVlcHJvbUA1NyB7Cj4gKwkJY29tcGF0aWJs ZSA9ICJhdG1lbCwyNGMxMjgiOwo+ICsJCXJlZyA9IDwweDU3PjsKPiArCQlwYWdlc2l6ZSA9IDw2 ND47Cj4gKwkJc3RhdHVzID0gIm9rYXkiOwo+ICsJfTsKPiArCj4gKwlsZWRzOiBsZWQtY29udHJv bGxlckAzMCB7CgpQbGVhc2Ugc29ydCBjaGlsZCBub2RlcyBvZiBpMmMgYnVzIGluIG9yZGVyIG9m IHVuaXQtYWRkcmVzcy4KCj4gKwkJY29tcGF0aWJsZSA9ICJ0aSxscDU1NjIiOwo+ICsJCXJlZyA9 IDwweDMwPjsKPiArCQljbG9jay1tb2RlID0gL2JpdHMvIDggPDE+Owo+ICsJCXN0YXR1cyA9ICJk aXNhYmxlZCI7Cj4gKwo+ICsJCWNoYW4wIHsKPiArCQkJY2hhbi1uYW1lID0gIlIiOwo+ICsJCQls ZWQtY3VyID0gL2JpdHMvIDggPDB4MjA+Owo+ICsJCQltYXgtY3VyID0gL2JpdHMvIDggPDB4NjA+ Owo+ICsJCX07Cj4gKwo+ICsJCWNoYW4xIHsKPiArCQkJY2hhbi1uYW1lID0gIkciOwo+ICsJCQls ZWQtY3VyID0gL2JpdHMvIDggPDB4MjA+Owo+ICsJCQltYXgtY3VyID0gL2JpdHMvIDggPDB4NjA+ Owo+ICsJCX07Cj4gKwo+ICsJCWNoYW4yIHsKPiArCQkJY2hhbi1uYW1lID0gIkIiOwo+ICsJCQls ZWQtY3VyID0gL2JpdHMvIDggPDB4MjA+Owo+ICsJCQltYXgtY3VyID0gL2JpdHMvIDggPDB4NjA+ Owo+ICsJCX07Cj4gKwo+ICsJCWNoYW4zIHsKPiArCQkJY2hhbi1uYW1lID0gIlciOwo+ICsJCQls ZWQtY3VyID0gL2JpdHMvIDggPDB4MD47Cj4gKwkJCW1heC1jdXIgPSAvYml0cy8gOCA8MHgwPjsK PiArCQl9Owo+ICsJfTsKPiArCj4gKwlwbWljQDggewo+ICsJCWNvbXBhdGlibGUgPSAiZnNsLHBm dXplMjAwIjsKPiArCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJCXBpbmN0cmwtMCA9 IDwmcGluY3RybF9wbWljPjsKPiArCQlyZWcgPSA8MHg4PjsKPiArCj4gKwkJcmVndWxhdG9ycyB7 Cj4gKwkJCXN3MWFfcmVnOiBzdzFhYiB7Cj4gKwkJCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9 IDwzMDAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MTg3NTAwMD47Cj4g KwkJCQlyZWd1bGF0b3ItYm9vdC1vbjsKPiArCQkJCXJlZ3VsYXRvci1hbHdheXMtb247Cj4gKwkJ CQlyZWd1bGF0b3ItcmFtcC1kZWxheSA9IDw2MjUwPjsKPiArCQkJfTsKPiArCj4gKwkJCXN3Ml9y ZWc6IHN3MiB7Cj4gKwkJCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDw4MDAwMDA+Owo+ICsJ CQkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MzMwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3It Ym9vdC1vbjsKPiArCQkJCXJlZ3VsYXRvci1hbHdheXMtb247Cj4gKwkJCX07Cj4gKwo+ICsJCQlz dzNhX3JlZzogc3czYSB7Cj4gKwkJCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDw0MDAwMDA+ Owo+ICsJCQkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MTk3NTAwMD47Cj4gKwkJCQlyZWd1 bGF0b3ItYm9vdC1vbjsKPiArCQkJCXJlZ3VsYXRvci1hbHdheXMtb247Cj4gKwkJCX07Cj4gKwo+ ICsJCQlzdzNiX3JlZzogc3czYiB7Cj4gKwkJCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDw0 MDAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MTk3NTAwMD47Cj4gKwkJ CQlyZWd1bGF0b3ItYm9vdC1vbjsKPiArCQkJCXJlZ3VsYXRvci1hbHdheXMtb247Cj4gKwkJCX07 Cj4gKwo+ICsJCQlzd2JzdF9yZWc6IHN3YnN0IHsKPiArCQkJCXJlZ3VsYXRvci1taW4tbWljcm92 b2x0ID0gPDUwMDAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8NTE1MDAw MD47Cj4gKwkJCX07Cj4gKwo+ICsJCQlzbnZzX3JlZzogdnNudnMgewo+ICsJCQkJcmVndWxhdG9y LW1pbi1taWNyb3ZvbHQgPSA8MTAwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9s dCA9IDwzMDAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1ib290LW9uOwo+ICsJCQkJcmVndWxhdG9y LWFsd2F5cy1vbjsKPiArCQkJfTsKPiArCj4gKwkJCXZyZWZfcmVnOiB2cmVmZGRyIHsKPiArCQkJ CXJlZ3VsYXRvci1ib290LW9uOwo+ICsJCQkJcmVndWxhdG9yLWFsd2F5cy1vbjsKPiArCQkJfTsK PiArCj4gKwkJCXZnZW4xX3JlZzogdmdlbjEgewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3Zv bHQgPSA8ODAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDE1NTAwMDA+ Owo+ICsJCQl9Owo+ICsKPiArCQkJdmdlbjJfcmVnOiB2Z2VuMiB7Cj4gKwkJCQlyZWd1bGF0b3It bWluLW1pY3Jvdm9sdCA9IDw4MDAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQg PSA8MTU1MDAwMD47Cj4gKwkJCX07Cj4gKwo+ICsJCQl2Z2VuM19yZWc6IHZnZW4zIHsKPiArCQkJ CXJlZ3VsYXRvci1taW4tbWljcm92b2x0ID0gPDE4MDAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLW1h eC1taWNyb3ZvbHQgPSA8MzMwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItYWx3YXlzLW9uOwo+ICsJ CQl9Owo+ICsKPiArCQkJdmdlbjRfcmVnOiB2Z2VuNCB7Cj4gKwkJCQlyZWd1bGF0b3ItbWluLW1p Y3Jvdm9sdCA9IDwxODAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDMz MDAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLWFsd2F5cy1vbjsKPiArCQkJfTsKPiArCj4gKwkJCXZn ZW41X3JlZzogdmdlbjUgewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MTgwMDAw MD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9IDwzMzAwMDAwPjsKPiArCQkJCXJl Z3VsYXRvci1hbHdheXMtb247Cj4gKwkJCX07Cj4gKwo+ICsJCQl2Z2VuNl9yZWc6IHZnZW42IHsK PiArCQkJCXJlZ3VsYXRvci1taW4tbWljcm92b2x0ID0gPDE4MDAwMDA+Owo+ICsJCQkJcmVndWxh dG9yLW1heC1taWNyb3ZvbHQgPSA8MzMwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItYWx3YXlzLW9u Owo+ICsJCQl9Owo+ICsJCX07Cj4gKwl9Owo+ICsKPiArCXRvdWNoc2NyZWVuOiB0b3VjaHNjcmVl bkA1YyB7Cj4gKwkJY29tcGF0aWJsZSA9ICJwaXhjaXIscGl4Y2lyX3RhbmdvYyI7Cj4gKwkJcmVn ID0gPDB4NWM+Owo+ICsJCXBpbmN0cmwtMCA9IDwmcGluY3RybF90b3VjaD47Cj4gKwkJaW50ZXJy dXB0LXBhcmVudCA9IDwmZ3BpbzQ+Owo+ICsJCWludGVycnVwdHMgPSA8NSBJUlFfVFlQRV9FREdF X0ZBTExJTkc+Owo+ICsJCWF0dGItZ3BpbyA9IDwmZ3BpbzQgNSBHUElPX0FDVElWRV9ISUdIPjsK PiArCQlyZXNldC1ncGlvID0gPCZncGlvMSAyIEdQSU9fQUNUSVZFX0hJR0g+Owo+ICsJCXRvdWNo c2NyZWVuLXNpemUteCA9IDw4MDA+Owo+ICsJCXRvdWNoc2NyZWVuLXNpemUteSA9IDw0ODA+Owo+ ICsJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwl9Owo+ICt9Owo+ICsKPiArJmkyYzMgewo+ICsJ Y2xvY2stZnJlcXVlbmN5ID0gPDEwMDAwMD47Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQi Owo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX2kyYzM+Owo+ICsJc3RhdHVzID0gImRpc2FibGVk IjsKPiArCj4gKwlncGlvX29sZWQ6IGdwaW9ANDEgewo+ICsJCWNvbXBhdGlibGUgPSAibnhwLHBj YTk1MzYiOwo+ICsJCWdwaW8tY29udHJvbGxlcjsKPiArCQkjZ3Bpby1jZWxscyA9IDwyPjsKPiAr CQlyZWcgPSA8MHg0MT47Cj4gKwkJdmNjLXN1cHBseSA9IDwmc3cyX3JlZz47Cj4gKwkJc3RhdHVz ID0gImRpc2FibGVkIjsKPiArCX07Cj4gKwo+ICsJb2xlZDogb2xlZEAzZCB7CgpTb3J0IGNoaWxk IG5vZGVzIGluIHVuaXQtYWRkcmVzcy4KCj4gKwkJY29tcGF0aWJsZSA9ICJzb2xvbW9uLHNzZDEz MDVmYi1pMmMiOwo+ICsJCXJlZyA9IDwweDNkPjsKPiArCQlzb2xvbW9uLGhlaWdodCA9IDw2ND47 Cj4gKwkJc29sb21vbix3aWR0aCA9IDwxMjg+Owo+ICsJCXNvbG9tb24scGFnZS1vZmZzZXQgPSA8 MD47Cj4gKwkJc29sb21vbixwcmVjaGFyZ2VwMiA9IDwxNT47Cj4gKwkJcmVzZXQtZ3Bpb3MgPSA8 JmdwaW9fb2xlZCAxIEdQSU9fQUNUSVZFX0xPVz47Cj4gKwkJdmJhdC1zdXBwbHkgPSA8JnN3Ml9y ZWc+Owo+ICsJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gKwl9Owo+ICt9Owo+ICsKPiArJmlvbXV4 YyB7Cj4gKwlwaW5jdHJsX2VuZXQ6IGVuZXRncnAgewo+ICsJCWZzbCxwaW5zID0gPAo+ICsJCQlN WDZRRExfUEFEX0VORVRfTURJT19fRU5FVF9NRElPCQkweDFiMDIwCj4gKwkJCU1YNlFETF9QQURf RU5FVF9NRENfX0VORVRfTURDCQkweDFiMDIwCj4gKwkJCU1YNlFETF9QQURfUkdNSUlfVFhDX19S R01JSV9UWEMJCTB4MWIwMjAKPiArCQkJTVg2UURMX1BBRF9SR01JSV9URDBfX1JHTUlJX1REMAkJ MHgxYjAyMAo+ICsJCQlNWDZRRExfUEFEX1JHTUlJX1REMV9fUkdNSUlfVEQxCQkweDFiMDIwCj4g KwkJCU1YNlFETF9QQURfUkdNSUlfVEQyX19SR01JSV9URDIJCTB4MWIwMjAKPiArCQkJTVg2UURM X1BBRF9SR01JSV9URDNfX1JHTUlJX1REMwkJMHgxYjAyMAo+ICsJCQlNWDZRRExfUEFEX1JHTUlJ X1RYX0NUTF9fUkdNSUlfVFhfQ1RMCTB4MWIwMjAKPiArCQkJTVg2UURMX1BBRF9SR01JSV9SWENf X1JHTUlJX1JYQwkJMHgxYjAyMAo+ICsJCQlNWDZRRExfUEFEX1JHTUlJX1JEMF9fUkdNSUlfUkQw CQkweDFiMDIwCj4gKwkJCU1YNlFETF9QQURfUkdNSUlfUkQxX19SR01JSV9SRDEJCTB4MWIwMjAK PiArCQkJTVg2UURMX1BBRF9SR01JSV9SRDJfX1JHTUlJX1JEMgkJMHgxYjAyMAo+ICsJCQlNWDZR RExfUEFEX1JHTUlJX1JEM19fUkdNSUlfUkQzCQkweDFiMDIwCj4gKwkJCU1YNlFETF9QQURfUkdN SUlfUlhfQ1RMX19SR01JSV9SWF9DVEwJMHgxYjAyMAo+ICsJCQlNWDZRRExfUEFEX0VORVRfUkVG X0NMS19fRU5FVF9UWF9DTEsJMHgxYjAxMAo+ICsJCQlNWDZRRExfUEFEX0dQSU9fMTZfX0VORVRf UkVGX0NMSwkweDFiMDEwCj4gKwkJCU1YNlFETF9QQURfRU5FVF9DUlNfRFZfX0dQSU8xX0lPMjUJ MHgxYjA5OAo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxfaGRtaV9jZWM6IGhkbWljZWNn cnAgewo+ICsJCWZzbCxwaW5zID0gPAo+ICsJCQlNWDZRRExfUEFEX0VJTV9BMjVfX0hETUlfVFhf Q0VDX0xJTkUJMHgxYjg5OAo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxfaTJjMjogaTJj MmdycCB7Cj4gKwkJZnNsLHBpbnMgPSA8Cj4gKwkJCU1YNlFETF9QQURfS0VZX0NPTDNfX0kyQzJf U0NMCTB4NDAwMWI4OTkKPiArCQkJTVg2UURMX1BBRF9LRVlfUk9XM19fSTJDMl9TREEJMHg0MDAx Yjg5OQo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxfaTJjMzogaTJjM2dycCB7Cj4gKwkJ ZnNsLHBpbnMgPSA8Cj4gKwkJCU1YNlFETF9QQURfR1BJT18zX19JMkMzX1NDTAkweDQwMDFiODk5 Cj4gKwkJCU1YNlFETF9QQURfR1BJT182X19JMkMzX1NEQQkweDQwMDFiODk5Cj4gKwkJPjsKPiAr CX07Cj4gKwo+ICsJcGluY3RybF9pcHUxOiBpcHUxZ3JwIHsKPiArCQlmc2wscGlucyA9IDwKPiAr CQkJTVg2UURMX1BBRF9ESTBfRElTUF9DTEtfX0lQVTFfREkwX0RJU1BfQ0xLCTB4MTAKPiArCQkJ TVg2UURMX1BBRF9ESTBfUElOMl9fSVBVMV9ESTBfUElOMDIJCTB4MTAKPiArCQkJTVg2UURMX1BB RF9ESTBfUElOM19fSVBVMV9ESTBfUElOMDMJCTB4MTAKPiArCQkJTVg2UURMX1BBRF9ESVNQMF9E QVQwX19JUFUxX0RJU1AwX0RBVEEwMAkweDEwCj4gKwkJCU1YNlFETF9QQURfRElTUDBfREFUMV9f SVBVMV9ESVNQMF9EQVRBMDEJMHgxMAo+ICsJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDJfX0lQVTFf RElTUDBfREFUQTAyCTB4MTAKPiArCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQzX19JUFUxX0RJU1Aw X0RBVEEwMwkweDEwCj4gKwkJCU1YNlFETF9QQURfRElTUDBfREFUNF9fSVBVMV9ESVNQMF9EQVRB MDQJMHgxMAo+ICsJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDVfX0lQVTFfRElTUDBfREFUQTA1CTB4 MTAKPiArCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQ2X19JUFUxX0RJU1AwX0RBVEEwNgkweDEwCj4g KwkJCU1YNlFETF9QQURfRElTUDBfREFUN19fSVBVMV9ESVNQMF9EQVRBMDcJMHgxMAo+ICsJCQlN WDZRRExfUEFEX0RJU1AwX0RBVDhfX0lQVTFfRElTUDBfREFUQTA4CTB4MTAKPiArCQkJTVg2UURM X1BBRF9ESVNQMF9EQVQ5X19JUFUxX0RJU1AwX0RBVEEwOQkweDEwCj4gKwkJCU1YNlFETF9QQURf RElTUDBfREFUMTBfX0lQVTFfRElTUDBfREFUQTEwCTB4MTAKPiArCQkJTVg2UURMX1BBRF9ESVNQ MF9EQVQxMV9fSVBVMV9ESVNQMF9EQVRBMTEJMHgxMAo+ICsJCQlNWDZRRExfUEFEX0RJU1AwX0RB VDEyX19JUFUxX0RJU1AwX0RBVEExMgkweDEwCj4gKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTNf X0lQVTFfRElTUDBfREFUQTEzCTB4MTAKPiArCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxNF9fSVBV MV9ESVNQMF9EQVRBMTQJMHgxMAo+ICsJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDE1X19JUFUxX0RJ U1AwX0RBVEExNQkweDEwCj4gKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTZfX0lQVTFfRElTUDBf REFUQTE2CTB4MTAKPiArCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxN19fSVBVMV9ESVNQMF9EQVRB MTcJMHgxMAo+ICsJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDE4X19JUFUxX0RJU1AwX0RBVEExOAkw eDEwCj4gKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTlfX0lQVTFfRElTUDBfREFUQTE5CTB4MTAK PiArCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyMF9fSVBVMV9ESVNQMF9EQVRBMjAJMHgxMAo+ICsJ CQlNWDZRRExfUEFEX0RJU1AwX0RBVDIxX19JUFUxX0RJU1AwX0RBVEEyMQkweDEwCj4gKwkJCU1Y NlFETF9QQURfRElTUDBfREFUMjJfX0lQVTFfRElTUDBfREFUQTIyCTB4MTAKPiArCQkJTVg2UURM X1BBRF9ESVNQMF9EQVQyM19fSVBVMV9ESVNQMF9EQVRBMjMJMHgxMAo+ICsJCT47Cj4gKwl9Owo+ ICsKPiArCXBpbmN0cmxfcGNpZTogcGNpZWdycCB7Cj4gKwkJZnNsLHBpbnMgPSA8Cj4gKwkJCU1Y NlFETF9QQURfR1BJT18xN19fR1BJTzdfSU8xMgkJMHgxYjA5OAo+ICsJCQlNWDZRRExfUEFEX0tF WV9DT0w0X19HUElPNF9JTzE0CQkweDFiMDk4Cj4gKwkJCU1YNlFETF9QQURfQ1NJMF9EQVRBX0VO X19HUElPNV9JTzIwCTB4MWIwOTgKPiArCQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3BjaWVf cmVnOiBwY2llcmVnZ3JwIHsKPiArCQlmc2wscGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9FSU1f RDE5X19HUElPM19JTzE5CTB4MWIwOTgKPiArCQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3Bt aWM6IHBtaWNncnAgewo+ICsJCWZzbCxwaW5zID0gPAo+ICsJCQlNWDZRRExfUEFEX0dQSU9fMThf X0dQSU83X0lPMTMJMHgxYjA5OAo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxfYmFja2xp Z2h0X3B3bTogcHdtMWdycCB7CgpOYW1lIHRoZSBsYWJlbCBpbiBhIHdheSBjb25zaXN0ZW50IHdp dGggbm9kZSBuYW1lLCBpLmUuCnBpbmN0cmxfcHdtX3h4eCwgYW5kIHNvcnQgaXQgYWxwaGFiZXRp Y2FsbHkuCgpTaGF3bgoKPiArCQlmc2wscGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9HUElPXzlf X1BXTTFfT1VUCTB4OAo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxfdG91Y2g6IHRvdWNo Z3JwIHsKPiArCQlmc2wscGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9HUElPXzE5X19HUElPNF9J TzA1CTB4MWIwOTgKPiArCQkJTVg2UURMX1BBRF9HUElPXzJfX0dQSU8xX0lPMDIJMHgxYjA5OAo+ ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxfdWFydDE6IHVhcnQxZ3JwIHsKPiArCQlmc2ws cGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9DU0kwX0RBVDEwX19VQVJUMV9UWF9EQVRBCTB4MWIw YTgKPiArCQkJTVg2UURMX1BBRF9DU0kwX0RBVDExX19VQVJUMV9SWF9EQVRBCTB4MWIwYTgKPiAr CQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3VzYmgxOiB1c2JoMWdycCB7Cj4gKwkJZnNsLHBp bnMgPSA8Cj4gKwkJCU1YNlFETF9QQURfRUlNX0QzMF9fVVNCX0gxX09DCTB4MWIwOTgKPiArCQk+ Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3VzYmgxX3ZidXM6IHVzYmgxLXZidXMgewo+ICsJCWZz bCxwaW5zID0gPAo+ICsJCQlNWDZRRExfUEFEX0VORVRfVFhEMV9fR1BJTzFfSU8yOQkweDk4Cj4g KwkJPjsKPiArCX07Cj4gKwo+ICsJcGluY3RybF91c2JvdGc6IHVzYm90Z2dycCB7Cj4gKwkJZnNs LHBpbnMgPSA8Cj4gKwkJCU1YNlFETF9QQURfRU5FVF9SWF9FUl9fVVNCX09UR19JRAkweDFiMDk4 Cj4gKwkJCU1YNlFETF9QQURfRUlNX0QyMV9fVVNCX09UR19PQwkJMHgxYjA5OAo+ICsJCT47Cj4g Kwl9Owo+ICsKPiArCXBpbmN0cmxfdXNib3RnX3ZidXM6IHVzYm90Zy12YnVzIHsKPiArCQlmc2ws cGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9FSU1fRDIyX19HUElPM19JTzIyCTB4OTgKPiArCQk+ Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3VzZGhjMzogdXNkaGMzZ3JwIHsKPiArCQlmc2wscGlu cyA9IDwKPiArCQkJTVg2UURMX1BBRF9FSU1fQTE2X19HUElPMl9JTzIyCTB4MWIwMTgKPiArCQkJ TVg2UURMX1BBRF9TRDNfUlNUX19HUElPN19JTzA4CTB4MWIwMTgKPiArCQkJTVg2UURMX1BBRF9T RDNfQ01EX19TRDNfQ01ECTB4MTcwNTkKPiArCQkJTVg2UURMX1BBRF9TRDNfQ0xLX19TRDNfQ0xL CTB4MTAwNTkKPiArCQkJTVg2UURMX1BBRF9TRDNfREFUMF9fU0QzX0RBVEEwCTB4MTcwNTkKPiAr CQkJTVg2UURMX1BBRF9TRDNfREFUMV9fU0QzX0RBVEExCTB4MTcwNTkKPiArCQkJTVg2UURMX1BB RF9TRDNfREFUMl9fU0QzX0RBVEEyCTB4MTcwNTkKPiArCQkJTVg2UURMX1BBRF9TRDNfREFUM19f U0QzX0RBVEEzCTB4MTcwNTkKPiArCQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3VzZGhjNDog dXNkaGM0Z3JwIHsKPiArCQlmc2wscGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9TRDRfQ01EX19T RDRfQ01ECTB4MWYwNjkKPiArCQkJTVg2UURMX1BBRF9TRDRfQ0xLX19TRDRfQ0xLCTB4MTAwNjkK PiArCQkJTVg2UURMX1BBRF9TRDRfREFUMF9fU0Q0X0RBVEEwCTB4MTcwNjkKPiArCQkJTVg2UURM X1BBRF9TRDRfREFUMV9fU0Q0X0RBVEExCTB4MTcwNjkKPiArCQkJTVg2UURMX1BBRF9TRDRfREFU Ml9fU0Q0X0RBVEEyCTB4MTcwNjkKPiArCQkJTVg2UURMX1BBRF9TRDRfREFUM19fU0Q0X0RBVEEz CTB4MTcwNjkKPiArCQkJTVg2UURMX1BBRF9TRDRfREFUNF9fU0Q0X0RBVEE0CTB4MTcwNjkKPiAr CQkJTVg2UURMX1BBRF9TRDRfREFUNV9fU0Q0X0RBVEE1CTB4MTcwNjkKPiArCQkJTVg2UURMX1BB RF9TRDRfREFUNl9fU0Q0X0RBVEE2CTB4MTcwNjkKPiArCQkJTVg2UURMX1BBRF9TRDRfREFUN19f U0Q0X0RBVEE3CTB4MTcwNjkKPiArCQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3dkb2c6IHdk b2dncnAgewo+ICsJCWZzbCxwaW5zID0gPAo+ICsJCQlNWDZRRExfUEFEX0dQSU9fMV9fV0RPRzJf QgkweDFiMGIwCj4gKwkJPjsKPiArCX07Cj4gK307Cj4gKwo+ICsmaXB1MV9kaTBfZGlzcDAgewo+ ICsJcmVtb3RlLWVuZHBvaW50ID0gPCZsY2RfZGlzcGxheV9pbj47Cj4gK307Cj4gKwo+ICsmcGNp ZSB7Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5j dHJsX3BjaWU+Owo+ICsJcmVzZXQtZ3BpbyA9IDwmZ3BpbzcgMTIgR1BJT19BQ1RJVkVfTE9XPjsK PiArCXZwY2llLXN1cHBseSA9IDwmcmVnX3BjaWU+Owo+ICsJc3RhdHVzID0gImRpc2FibGVkIjsK PiArfTsKPiArCj4gKyZwd20xIHsKPiArCSNwd20tY2VsbHMgPSA8Mz47Cj4gKwlwaW5jdHJsLW5h bWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX2JhY2tsaWdodF9wd20+ Owo+ICsJc3RhdHVzID0gImRpc2FibGVkIjsKPiArfTsKPiArCj4gKyZ1YXJ0MSB7Cj4gKwlwaW5j dHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX3VhcnQxPjsK PiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiArCj4gKyZ1c2JoMSB7Cj4gKwlwaW5jdHJsLW5h bWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX3VzYmgxPjsKPiArCXZi dXMtc3VwcGx5ID0gPCZyZWdfdXNiX2gxX3ZidXM+Owo+ICsJc3RhdHVzID0gImRpc2FibGVkIjsK PiArfTsKPiArCj4gKyZ1c2JvdGcgewo+ICsJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKPiAr CXBpbmN0cmwtMCA9IDwmcGluY3RybF91c2JvdGc+Owo+ICsJdmJ1cy1zdXBwbHkgPSA8JnJlZ191 c2Jfb3RnX3ZidXM+Owo+ICsJc3JwLWRpc2FibGU7Cj4gKwlobnAtZGlzYWJsZTsKPiArCWFkcC1k aXNhYmxlOwo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJnVzYnBoeTEgewo+ICsJ ZnNsLHR4LWQtY2FsID0gPDEwNj47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsm dXNicGh5MiB7Cj4gKwlmc2wsdHgtZC1jYWwgPSA8MTA5PjsKPiArCXN0YXR1cyA9ICJkaXNhYmxl ZCI7Cj4gK307Cj4gKwo+ICsmdXNkaGMzIHsKPiArCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7 Cj4gKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfdXNkaGMzPjsKPiArCWJ1cy13aWR0aCA9IDw0PjsK PiArCWNkLWdwaW9zID0gPCZncGlvNyA4IEdQSU9fQUNUSVZFX0xPVz47Cj4gKwl3cC1ncGlvcyA9 IDwmZ3BpbzIgMjIgR1BJT19BQ1RJVkVfSElHSD47Cj4gKwluby0xLTgtdjsKPiArCWtlZXAtcG93 ZXItaW4tc3VzcGVuZDsKPiArCXdha2V1cC1zb3VyY2U7Cj4gKwl2bW1jLXN1cHBseSA9IDwmc3cy X3JlZz47Cj4gKwlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICt9Owo+ICsKPiArJnVzZGhjNCB7Cj4g KwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX3Vz ZGhjND47Cj4gKwlidXMtd2lkdGggPSA8OD47Cj4gKwlub24tcmVtb3ZhYmxlOwo+ICsJbm8tMS04 LXY7Cj4gKwlrZWVwLXBvd2VyLWluLXN1c3BlbmQ7Cj4gKwl2bW1jLXN1cHBseSA9IDwmc3cyX3Jl Zz47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmd2RvZzEgewo+ICsJc3RhdHVz ID0gImRpc2FibGVkIjsKPiArfTsKPiArCj4gKyZ3ZG9nMiB7Cj4gKwlwaW5jdHJsLW5hbWVzID0g ImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX3dkb2c+Owo+ICsJZnNsLGV4dC1y ZXNldC1vdXRwdXQ7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gZGlmZiAtLWdpdCBhL2Fy Y2gvYXJtL2Jvb3QvZHRzL2lteDZkbC15YXBwNC1kcmFjby5kdHMgYi9hcmNoL2FybS9ib290L2R0 cy9pbXg2ZGwteWFwcDQtZHJhY28uZHRzCj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQKPiBpbmRleCAw MDAwMDAwLi5hMzhjNDA3Cj4gLS0tIC9kZXYvbnVsbAo+ICsrKyBiL2FyY2gvYXJtL2Jvb3QvZHRz L2lteDZkbC15YXBwNC1kcmFjby5kdHMKPiBAQCAtMCwwICsxLDU4IEBACj4gKy8vIFNQRFgtTGlj ZW5zZS1JZGVudGlmaWVyOiBHUEwtMi4wCj4gKy8vCj4gKy8vIENvcHlyaWdodCAoQykgMjAxNS0y MDE4IFkgU29mdCBDb3Jwb3JhdGlvbiwgYS5zLgo+ICsKPiArL2R0cy12MS87Cj4gKwo+ICsjaW5j bHVkZSAiaW14NmRsLmR0c2kiCj4gKyNpbmNsdWRlICJpbXg2ZGwteWFwcDQtY29tbW9uLmR0c2ki Cj4gKwo+ICsvIHsKPiArCW1vZGVsID0gIlkgU29mdCBJT1RBIERyYWNvIGkuTVg2U29sbyBib2Fy ZCI7Cj4gKwljb21wYXRpYmxlID0gInlzb2Z0LGlteDZkbC15YXBwNC1kcmFjbyIsICJmc2wsaW14 NmRsIjsKPiArCj4gKwltZW1vcnlAMTAwMDAwMDAgewo+ICsJCWRldmljZV90eXBlID0gIm1lbW9y eSI7Cj4gKwkJcmVnID0gPDB4MTAwMDAwMDAgMHgyMDAwMDAwMD47Cj4gKwl9Owo+ICt9Owo+ICsK PiArJmJhY2tsaWdodCB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmbGNkX2Rp c3BsYXkgewo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJmxlZHMgewo+ICsJc3Rh dHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJnBhbmVsIHsKPiArCXN0YXR1cyA9ICJva2F5IjsK PiArfTsKPiArCj4gKyZwd20xIHsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiArCj4gKyZy ZWdfdXNiX2gxX3ZidXMgewo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJnRvdWNo c2NyZWVuIHsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiArCj4gKyZ1c2JoMSB7Cj4gKwlz dGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmdXNicGh5MiB7Cj4gKwlzdGF0dXMgPSAib2th eSI7Cj4gK307Cj4gKwo+ICsmdXNkaGMzIHsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiBk aWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXlhcHA0LWh5ZHJhLmR0cyBiL2Fy Y2gvYXJtL2Jvb3QvZHRzL2lteDZkbC15YXBwNC1oeWRyYS5kdHMKPiBuZXcgZmlsZSBtb2RlIDEw MDY0NAo+IGluZGV4IDAwMDAwMDAuLmY5NzkyNzAKPiAtLS0gL2Rldi9udWxsCj4gKysrIGIvYXJj aC9hcm0vYm9vdC9kdHMvaW14NmRsLXlhcHA0LWh5ZHJhLmR0cwo+IEBAIC0wLDAgKzEsNTAgQEAK PiArLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjAKPiArLy8KPiArLy8gQ29weXJp Z2h0IChDKSAyMDE1LTIwMTggWSBTb2Z0IENvcnBvcmF0aW9uLCBhLnMuCj4gKwo+ICsvZHRzLXYx LzsKPiArCj4gKyNpbmNsdWRlICJpbXg2ZGwuZHRzaSIKPiArI2luY2x1ZGUgImlteDZkbC15YXBw NC1jb21tb24uZHRzaSIKPiArCj4gKy8gewo+ICsJbW9kZWwgPSAiWSBTb2Z0IElPVEEgSHlkcmEg aS5NWDZEdWFsTGl0ZSBib2FyZCI7Cj4gKwljb21wYXRpYmxlID0gInlzb2Z0LGlteDZkbC15YXBw NC1oeWRyYSIsICJmc2wsaW14NmRsIjsKPiArCj4gKwltZW1vcnlAMTAwMDAwMDAgewo+ICsJCWRl dmljZV90eXBlID0gIm1lbW9yeSI7Cj4gKwkJcmVnID0gPDB4MTAwMDAwMDAgMHg4MDAwMDAwMD47 Cj4gKwl9Owo+ICt9Owo+ICsKPiArJmdwaW9fb2xlZCB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4g K307Cj4gKwo+ICsmaGRtaSB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmaTJj MyB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmbGVkcyB7Cj4gKwlzdGF0dXMg PSAib2theSI7Cj4gK307Cj4gKwo+ICsmb2xlZCB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307 Cj4gKwo+ICsmcGNpZSB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmcmVnX3Bj aWUgewo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJnVzZGhjMyB7Cj4gKwlzdGF0 dXMgPSAib2theSI7Cj4gK307Cj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZk bC15YXBwNC11cnNhLmR0cyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC15YXBwNC11cnNhLmR0 cwo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4gaW5kZXggMDAwMDAwMC4uMGQ1OTRlNAo+IC0tLSAv ZGV2L251bGwKPiArKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2ZGwteWFwcDQtdXJzYS5kdHMK PiBAQCAtMCwwICsxLDU0IEBACj4gKy8vIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiBHUEwtMi4w Cj4gKy8vCj4gKy8vIENvcHlyaWdodCAoQykgMjAxNS0yMDE4IFkgU29mdCBDb3Jwb3JhdGlvbiwg YS5zLgo+ICsKPiArL2R0cy12MS87Cj4gKwo+ICsjaW5jbHVkZSAiaW14NmRsLmR0c2kiCj4gKyNp bmNsdWRlICJpbXg2ZGwteWFwcDQtY29tbW9uLmR0c2kiCj4gKwo+ICsvIHsKPiArCW1vZGVsID0g IlkgU29mdCBJT1RBIFVyc2EgaS5NWDZTb2xvIGJvYXJkIjsKPiArCWNvbXBhdGlibGUgPSAieXNv ZnQsaW14NmRsLXlhcHA0LXVyc2EiLCAiZnNsLGlteDZkbCI7Cj4gKwo+ICsJbWVtb3J5QDEwMDAw MDAwIHsKPiArCQlkZXZpY2VfdHlwZSA9ICJtZW1vcnkiOwo+ICsJCXJlZyA9IDwweDEwMDAwMDAw IDB4MjAwMDAwMDA+Owo+ICsJfTsKPiArfTsKPiArCj4gKyZiYWNrbGlnaHQgewo+ICsJc3RhdHVz ID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJmxjZF9kaXNwbGF5IHsKPiArCXN0YXR1cyA9ICJva2F5 IjsKPiArfTsKPiArCj4gKyZwYW5lbCB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ ICsmcHdtMSB7Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmcmVnX3VzYl9oMV92 YnVzIHsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiArCj4gKyZzd2l0Y2hfcG9ydHMgewo+ ICsJL2RlbGV0ZS1ub2RlLyBwb3J0QDI7Cj4gK307Cj4gKwo+ICsmdG91Y2hzY3JlZW4gewo+ICsJ c3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJnVzYmgxIHsKPiArCXN0YXR1cyA9ICJva2F5 IjsKPiArfTsKPiArCj4gKyZ1c2JwaHkyIHsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiAt LSAKPiAyLjEuNAo+IAo+IF9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fCj4gbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKPiBsaW51eC1hcm0ta2VybmVs QGxpc3RzLmluZnJhZGVhZC5vcmcKPiBodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFu L2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFy bS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9t YWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.2 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_PASS,URIBL_BLOCKED,USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 12125C43387 for ; Sun, 13 Jan 2019 09:34:48 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id B71B721736 for ; Sun, 13 Jan 2019 09:34:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1547372087; bh=9zXpcOEU5rJs3lMMuSiagh5+0qzFuZfsxBQtpm9rAik=; h=Date:From:To:Cc:Subject:References:In-Reply-To:List-ID:From; b=iFOmHduYngktBHKfuIU6kQ1NkLUq9Y1ZS70u1Uy7orMatwDCy3G3h7xbEZ8FmRrdJ vQhaCpALtl7VY9qQVBFwllErPiS0Hj9qFYbRa2gHKIokLJi/TaUN6OtwA3bYsNphH3 aSZgfG4sRhDYed9mKqzVEPIPr0oreHWypXvOeGd8= Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726565AbfAMJer (ORCPT ); Sun, 13 Jan 2019 04:34:47 -0500 Received: from mail.kernel.org ([198.145.29.99]:44864 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725989AbfAMJeq (ORCPT ); Sun, 13 Jan 2019 04:34:46 -0500 Received: from dragon (61-216-91-114.HINET-IP.hinet.net [61.216.91.114]) (using TLSv1.2 with cipher DHE-RSA-AES128-SHA (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 7FB862084C; Sun, 13 Jan 2019 09:34:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1547372084; bh=9zXpcOEU5rJs3lMMuSiagh5+0qzFuZfsxBQtpm9rAik=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=V/rNHLhD/a36QPgWTB67TQEqXXE6Q1HfSfDQZBxO7wbN52deRIAiR992BUgaZp6tx OWuWazF7kkSm/JEJqnJujwP1mliTZBJel2DSiA+Eqr3Lf+a7qzUipYtj0WsD8TyhC3 PwwghekUQOgfHTzlLKK72dVH4xI0jEV+7Aiwab5E= Date: Sun, 13 Jan 2019 17:34:24 +0800 From: Shawn Guo To: =?utf-8?B?Vm9rw6HEjQ==?= Michal Cc: Rob Herring , "devicetree@vger.kernel.org" , Andrew Lunn , "linux-kernel@vger.kernel.org" , Fabio Estevam , "linux-arm-kernel@lists.infradead.org" Subject: Re: [PATCH shawn/for-next v3 2/2] ARM: dts: imx: Add Y Soft IOTA Draco, Hydra and Ursa boards Message-ID: <20190113093422.GM11426@dragon> References: <1547137215-25928-1-git-send-email-michal.vokac@ysoft.com> <1547137215-25928-2-git-send-email-michal.vokac@ysoft.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <1547137215-25928-2-git-send-email-michal.vokac@ysoft.com> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jan 10, 2019 at 04:20:51PM +0000, Vokáč Michal wrote: > These are i.MX6S/DL based SBCs embedded in various Y Soft products. > All share the same board design but have slightly different HW > configuration. > > Ursa > - i.MX6S SoC, 512MB RAM DDR3, 4GB eMMC, microSD > - parallel WVGA 7" LCD with touch panel > - 1x Eth (QCA8334 switch) > - USB OTG > - USB host (micro-B) > > Draco > - i.MX6S SoC, 512MB RAM DDR3, 4GB eMMC, microSD > - parallel WVGA 7" LCD with touch panel > - 2x Eth (QCA8334 switch) > - USB OTG > - USB host (micro-B) > - RGB LED (I2C LP5562) > - 3.5mm audio jack + codec (LM49350) > > Hydra > - i.MX6DL SoC, 2GB RAM DDR3, 4GB eMMC, microSD > - I2C OLED display, capacitive matrix keys > - 2x Eth (QCA8334 switch) > - USB OTG > - RGB LED (I2C LP5562) > - 3.5mm audio jack + codec (LM49350) > - HDMI > - miniPCIe slot > > Cc: Andrew Lunn > Signed-off-by: Michal Vokáč > --- > Changes since v2: > - Remove cpus {/delete-node/ cpu@1;}; node from i.MX6Solo based board. (Fabio) > - Use "device_type = "memory";" in memory nodes. (Fabio) > - Use GPIO_ACTIVE_LOW for fec phy-reset-gpios. (Fabio) > - Use "-" in node names. (Rob) > - Remove label from led-controller node. (Rob) > > Changes since v1: > - Enable HDMI on Hydra board. > - Move regulators to the root node and remove simple-bus property. (Rob) > - Remove reg and unit-address property from regulators. (Rob) > - Use correct names for led-controller and pmic node. (Rob) > - Use wakeup-source instead of deprecated enable-sdio-wakeup. (Shawn) > > arch/arm/boot/dts/Makefile | 3 + > arch/arm/boot/dts/imx6dl-yapp4-common.dtsi | 594 +++++++++++++++++++++++++++++ > arch/arm/boot/dts/imx6dl-yapp4-draco.dts | 58 +++ > arch/arm/boot/dts/imx6dl-yapp4-hydra.dts | 50 +++ > arch/arm/boot/dts/imx6dl-yapp4-ursa.dts | 54 +++ > 5 files changed, 759 insertions(+) > create mode 100644 arch/arm/boot/dts/imx6dl-yapp4-common.dtsi > create mode 100644 arch/arm/boot/dts/imx6dl-yapp4-draco.dts > create mode 100644 arch/arm/boot/dts/imx6dl-yapp4-hydra.dts > create mode 100644 arch/arm/boot/dts/imx6dl-yapp4-ursa.dts > > diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile > index bd40148..c0a9b89 100644 > --- a/arch/arm/boot/dts/Makefile > +++ b/arch/arm/boot/dts/Makefile > @@ -445,6 +445,9 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ > imx6dl-wandboard.dtb \ > imx6dl-wandboard-revb1.dtb \ > imx6dl-wandboard-revd1.dtb \ > + imx6dl-yapp4-draco.dtb \ > + imx6dl-yapp4-hydra.dtb \ > + imx6dl-yapp4-ursa.dtb \ > imx6q-apalis-eval.dtb \ > imx6q-apalis-ixora.dtb \ > imx6q-apalis-ixora-v1.1.dtb \ > diff --git a/arch/arm/boot/dts/imx6dl-yapp4-common.dtsi b/arch/arm/boot/dts/imx6dl-yapp4-common.dtsi > new file mode 100644 > index 0000000..48c2847 > --- /dev/null > +++ b/arch/arm/boot/dts/imx6dl-yapp4-common.dtsi > @@ -0,0 +1,594 @@ > +// SPDX-License-Identifier: GPL-2.0 > +// > +// Copyright (C) 2015-2018 Y Soft Corporation, a.s. > + > +#include > +#include > +#include > + > +/ { > + backlight: backlight { > + compatible = "pwm-backlight"; > + pwms = <&pwm1 0 500000 PWM_POLARITY_INVERTED>; > + brightness-levels = <0 32 64 128 255>; > + default-brightness-level = <32>; > + num-interpolated-steps = <8>; > + power-supply = <&sw2_reg>; > + status = "disabled"; > + }; > + > + lcd_display: display { > + compatible = "fsl,imx-parallel-display"; > + #address-cells = <1>; > + #size-cells = <0>; > + interface-pix-fmt = "rgb24"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_ipu1>; > + status = "disabled"; > + > + port@0 { > + reg = <0>; > + > + lcd_display_in: endpoint { > + remote-endpoint = <&ipu1_di0_disp0>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + > + lcd_display_out: endpoint { > + remote-endpoint = <&lcd_panel_in>; > + }; > + }; > + }; > + > + panel: panel { > + compatible = "dataimage,scf0700c48ggu18"; > + power-supply = <&sw2_reg>; > + status = "disabled"; > + > + port { > + lcd_panel_in: endpoint { > + remote-endpoint = <&lcd_display_out>; > + }; > + }; > + }; > + > + reg_usb_h1_vbus: reg-usb-h1-vbus { Please spell out regulator in node name, and abbr. 'reg-' for label is all right. > + compatible = "regulator-fixed"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usbh1_vbus>; > + regulator-name = "usb_h1_vbus"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + gpio = <&gpio1 29 GPIO_ACTIVE_HIGH>; > + enable-active-high; > + status = "disabled"; > + }; > + > + reg_usb_otg_vbus: reg-usb-otg-vbus { > + compatible = "regulator-fixed"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usbotg_vbus>; > + regulator-name = "usb_otg_vbus"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>; > + enable-active-high; > + status = "okay"; > + }; > + > + reg_pcie: reg-pcie { > + compatible = "regulator-fixed"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_pcie_reg>; > + regulator-name = "MPCIE_3V3"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + gpio = <&gpio3 19 GPIO_ACTIVE_HIGH>; > + enable-active-high; > + status = "disabled"; > + }; > +}; > + > +&fec { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_enet>; > + phy-mode = "rgmii-id"; > + phy-reset-gpios = <&gpio1 25 GPIO_ACTIVE_LOW>; > + phy-reset-duration = <20>; > + phy-supply = <&sw2_reg>; > + phy-handle = <ðphy0>; > + status = "okay"; > + > + mdio { > + #address-cells = <1>; > + #size-cells = <0>; > + > + phy_port2: phy@1 { > + reg = <1>; > + }; > + > + phy_port3: phy@2 { > + reg = <2>; > + }; > + > + switch@0 { > + compatible = "qca,qca8334"; > + reg = <0>; > + > + switch_ports: ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + ethphy0: port@0 { > + reg = <0>; > + label = "cpu"; > + phy-mode = "rgmii"; > + ethernet = <&fec>; Please have a newline between properties and child node. > + fixed-link { > + speed = <1000>; > + full-duplex; > + }; > + }; > + > + port@2 { > + reg = <2>; > + label = "eth2"; > + phy-handle = <&phy_port2>; > + }; > + > + port@3 { > + reg = <3>; > + label = "eth1"; > + phy-handle = <&phy_port3>; > + }; > + }; > + }; > + }; > +}; > + > +&hdmi { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_hdmi_cec>; > + ddc-i2c-bus = <&i2c2>; > + status = "disabled"; > +}; > + > +&i2c2 { > + clock-frequency = <100000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_i2c2>; > + status = "okay"; > + > + eeprom@57 { > + compatible = "atmel,24c128"; > + reg = <0x57>; > + pagesize = <64>; > + status = "okay"; > + }; > + > + leds: led-controller@30 { Please sort child nodes of i2c bus in order of unit-address. > + compatible = "ti,lp5562"; > + reg = <0x30>; > + clock-mode = /bits/ 8 <1>; > + status = "disabled"; > + > + chan0 { > + chan-name = "R"; > + led-cur = /bits/ 8 <0x20>; > + max-cur = /bits/ 8 <0x60>; > + }; > + > + chan1 { > + chan-name = "G"; > + led-cur = /bits/ 8 <0x20>; > + max-cur = /bits/ 8 <0x60>; > + }; > + > + chan2 { > + chan-name = "B"; > + led-cur = /bits/ 8 <0x20>; > + max-cur = /bits/ 8 <0x60>; > + }; > + > + chan3 { > + chan-name = "W"; > + led-cur = /bits/ 8 <0x0>; > + max-cur = /bits/ 8 <0x0>; > + }; > + }; > + > + pmic@8 { > + compatible = "fsl,pfuze200"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_pmic>; > + reg = <0x8>; > + > + regulators { > + sw1a_reg: sw1ab { > + regulator-min-microvolt = <300000>; > + regulator-max-microvolt = <1875000>; > + regulator-boot-on; > + regulator-always-on; > + regulator-ramp-delay = <6250>; > + }; > + > + sw2_reg: sw2 { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <3300000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + sw3a_reg: sw3a { > + regulator-min-microvolt = <400000>; > + regulator-max-microvolt = <1975000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + sw3b_reg: sw3b { > + regulator-min-microvolt = <400000>; > + regulator-max-microvolt = <1975000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + swbst_reg: swbst { > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5150000>; > + }; > + > + snvs_reg: vsnvs { > + regulator-min-microvolt = <1000000>; > + regulator-max-microvolt = <3000000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vref_reg: vrefddr { > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vgen1_reg: vgen1 { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <1550000>; > + }; > + > + vgen2_reg: vgen2 { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <1550000>; > + }; > + > + vgen3_reg: vgen3 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + }; > + > + vgen4_reg: vgen4 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + }; > + > + vgen5_reg: vgen5 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + }; > + > + vgen6_reg: vgen6 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + }; > + }; > + }; > + > + touchscreen: touchscreen@5c { > + compatible = "pixcir,pixcir_tangoc"; > + reg = <0x5c>; > + pinctrl-0 = <&pinctrl_touch>; > + interrupt-parent = <&gpio4>; > + interrupts = <5 IRQ_TYPE_EDGE_FALLING>; > + attb-gpio = <&gpio4 5 GPIO_ACTIVE_HIGH>; > + reset-gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>; > + touchscreen-size-x = <800>; > + touchscreen-size-y = <480>; > + status = "disabled"; > + }; > +}; > + > +&i2c3 { > + clock-frequency = <100000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_i2c3>; > + status = "disabled"; > + > + gpio_oled: gpio@41 { > + compatible = "nxp,pca9536"; > + gpio-controller; > + #gpio-cells = <2>; > + reg = <0x41>; > + vcc-supply = <&sw2_reg>; > + status = "disabled"; > + }; > + > + oled: oled@3d { Sort child nodes in unit-address. > + compatible = "solomon,ssd1305fb-i2c"; > + reg = <0x3d>; > + solomon,height = <64>; > + solomon,width = <128>; > + solomon,page-offset = <0>; > + solomon,prechargep2 = <15>; > + reset-gpios = <&gpio_oled 1 GPIO_ACTIVE_LOW>; > + vbat-supply = <&sw2_reg>; > + status = "disabled"; > + }; > +}; > + > +&iomuxc { > + pinctrl_enet: enetgrp { > + fsl,pins = < > + MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b020 > + MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b020 > + MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b020 > + MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b020 > + MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b020 > + MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b020 > + MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b020 > + MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b020 > + MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b020 > + MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b020 > + MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b020 > + MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b020 > + MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b020 > + MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b020 > + MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b010 > + MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x1b010 > + MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x1b098 > + >; > + }; > + > + pinctrl_hdmi_cec: hdmicecgrp { > + fsl,pins = < > + MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1b898 > + >; > + }; > + > + pinctrl_i2c2: i2c2grp { > + fsl,pins = < > + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b899 > + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b899 > + >; > + }; > + > + pinctrl_i2c3: i2c3grp { > + fsl,pins = < > + MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b899 > + MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b899 > + >; > + }; > + > + pinctrl_ipu1: ipu1grp { > + fsl,pins = < > + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 > + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 > + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 > + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 > + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 > + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 > + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 > + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 > + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 > + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 > + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 > + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 > + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 > + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 > + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 > + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 > + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 > + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 > + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 > + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 > + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 > + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 > + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 > + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 > + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 > + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 > + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 > + >; > + }; > + > + pinctrl_pcie: pciegrp { > + fsl,pins = < > + MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x1b098 > + MX6QDL_PAD_KEY_COL4__GPIO4_IO14 0x1b098 > + MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x1b098 > + >; > + }; > + > + pinctrl_pcie_reg: pciereggrp { > + fsl,pins = < > + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x1b098 > + >; > + }; > + > + pinctrl_pmic: pmicgrp { > + fsl,pins = < > + MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x1b098 > + >; > + }; > + > + pinctrl_backlight_pwm: pwm1grp { Name the label in a way consistent with node name, i.e. pinctrl_pwm_xxx, and sort it alphabetically. Shawn > + fsl,pins = < > + MX6QDL_PAD_GPIO_9__PWM1_OUT 0x8 > + >; > + }; > + > + pinctrl_touch: touchgrp { > + fsl,pins = < > + MX6QDL_PAD_GPIO_19__GPIO4_IO05 0x1b098 > + MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b098 > + >; > + }; > + > + pinctrl_uart1: uart1grp { > + fsl,pins = < > + MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0a8 > + MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0a8 > + >; > + }; > + > + pinctrl_usbh1: usbh1grp { > + fsl,pins = < > + MX6QDL_PAD_EIM_D30__USB_H1_OC 0x1b098 > + >; > + }; > + > + pinctrl_usbh1_vbus: usbh1-vbus { > + fsl,pins = < > + MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x98 > + >; > + }; > + > + pinctrl_usbotg: usbotggrp { > + fsl,pins = < > + MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x1b098 > + MX6QDL_PAD_EIM_D21__USB_OTG_OC 0x1b098 > + >; > + }; > + > + pinctrl_usbotg_vbus: usbotg-vbus { > + fsl,pins = < > + MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x98 > + >; > + }; > + > + pinctrl_usdhc3: usdhc3grp { > + fsl,pins = < > + MX6QDL_PAD_EIM_A16__GPIO2_IO22 0x1b018 > + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x1b018 > + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059 > + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059 > + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 > + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 > + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 > + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 > + >; > + }; > + > + pinctrl_usdhc4: usdhc4grp { > + fsl,pins = < > + MX6QDL_PAD_SD4_CMD__SD4_CMD 0x1f069 > + MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10069 > + MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17069 > + MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17069 > + MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17069 > + MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17069 > + MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17069 > + MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17069 > + MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17069 > + MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17069 > + >; > + }; > + > + pinctrl_wdog: wdoggrp { > + fsl,pins = < > + MX6QDL_PAD_GPIO_1__WDOG2_B 0x1b0b0 > + >; > + }; > +}; > + > +&ipu1_di0_disp0 { > + remote-endpoint = <&lcd_display_in>; > +}; > + > +&pcie { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_pcie>; > + reset-gpio = <&gpio7 12 GPIO_ACTIVE_LOW>; > + vpcie-supply = <®_pcie>; > + status = "disabled"; > +}; > + > +&pwm1 { > + #pwm-cells = <3>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_backlight_pwm>; > + status = "disabled"; > +}; > + > +&uart1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_uart1>; > + status = "okay"; > +}; > + > +&usbh1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usbh1>; > + vbus-supply = <®_usb_h1_vbus>; > + status = "disabled"; > +}; > + > +&usbotg { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usbotg>; > + vbus-supply = <®_usb_otg_vbus>; > + srp-disable; > + hnp-disable; > + adp-disable; > + status = "okay"; > +}; > + > +&usbphy1 { > + fsl,tx-d-cal = <106>; > + status = "okay"; > +}; > + > +&usbphy2 { > + fsl,tx-d-cal = <109>; > + status = "disabled"; > +}; > + > +&usdhc3 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usdhc3>; > + bus-width = <4>; > + cd-gpios = <&gpio7 8 GPIO_ACTIVE_LOW>; > + wp-gpios = <&gpio2 22 GPIO_ACTIVE_HIGH>; > + no-1-8-v; > + keep-power-in-suspend; > + wakeup-source; > + vmmc-supply = <&sw2_reg>; > + status = "disabled"; > +}; > + > +&usdhc4 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usdhc4>; > + bus-width = <8>; > + non-removable; > + no-1-8-v; > + keep-power-in-suspend; > + vmmc-supply = <&sw2_reg>; > + status = "okay"; > +}; > + > +&wdog1 { > + status = "disabled"; > +}; > + > +&wdog2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_wdog>; > + fsl,ext-reset-output; > + status = "okay"; > +}; > diff --git a/arch/arm/boot/dts/imx6dl-yapp4-draco.dts b/arch/arm/boot/dts/imx6dl-yapp4-draco.dts > new file mode 100644 > index 0000000..a38c407 > --- /dev/null > +++ b/arch/arm/boot/dts/imx6dl-yapp4-draco.dts > @@ -0,0 +1,58 @@ > +// SPDX-License-Identifier: GPL-2.0 > +// > +// Copyright (C) 2015-2018 Y Soft Corporation, a.s. > + > +/dts-v1/; > + > +#include "imx6dl.dtsi" > +#include "imx6dl-yapp4-common.dtsi" > + > +/ { > + model = "Y Soft IOTA Draco i.MX6Solo board"; > + compatible = "ysoft,imx6dl-yapp4-draco", "fsl,imx6dl"; > + > + memory@10000000 { > + device_type = "memory"; > + reg = <0x10000000 0x20000000>; > + }; > +}; > + > +&backlight { > + status = "okay"; > +}; > + > +&lcd_display { > + status = "okay"; > +}; > + > +&leds { > + status = "okay"; > +}; > + > +&panel { > + status = "okay"; > +}; > + > +&pwm1 { > + status = "okay"; > +}; > + > +®_usb_h1_vbus { > + status = "okay"; > +}; > + > +&touchscreen { > + status = "okay"; > +}; > + > +&usbh1 { > + status = "okay"; > +}; > + > +&usbphy2 { > + status = "okay"; > +}; > + > +&usdhc3 { > + status = "okay"; > +}; > diff --git a/arch/arm/boot/dts/imx6dl-yapp4-hydra.dts b/arch/arm/boot/dts/imx6dl-yapp4-hydra.dts > new file mode 100644 > index 0000000..f979270 > --- /dev/null > +++ b/arch/arm/boot/dts/imx6dl-yapp4-hydra.dts > @@ -0,0 +1,50 @@ > +// SPDX-License-Identifier: GPL-2.0 > +// > +// Copyright (C) 2015-2018 Y Soft Corporation, a.s. > + > +/dts-v1/; > + > +#include "imx6dl.dtsi" > +#include "imx6dl-yapp4-common.dtsi" > + > +/ { > + model = "Y Soft IOTA Hydra i.MX6DualLite board"; > + compatible = "ysoft,imx6dl-yapp4-hydra", "fsl,imx6dl"; > + > + memory@10000000 { > + device_type = "memory"; > + reg = <0x10000000 0x80000000>; > + }; > +}; > + > +&gpio_oled { > + status = "okay"; > +}; > + > +&hdmi { > + status = "okay"; > +}; > + > +&i2c3 { > + status = "okay"; > +}; > + > +&leds { > + status = "okay"; > +}; > + > +&oled { > + status = "okay"; > +}; > + > +&pcie { > + status = "okay"; > +}; > + > +®_pcie { > + status = "okay"; > +}; > + > +&usdhc3 { > + status = "okay"; > +}; > diff --git a/arch/arm/boot/dts/imx6dl-yapp4-ursa.dts b/arch/arm/boot/dts/imx6dl-yapp4-ursa.dts > new file mode 100644 > index 0000000..0d594e4 > --- /dev/null > +++ b/arch/arm/boot/dts/imx6dl-yapp4-ursa.dts > @@ -0,0 +1,54 @@ > +// SPDX-License-Identifier: GPL-2.0 > +// > +// Copyright (C) 2015-2018 Y Soft Corporation, a.s. > + > +/dts-v1/; > + > +#include "imx6dl.dtsi" > +#include "imx6dl-yapp4-common.dtsi" > + > +/ { > + model = "Y Soft IOTA Ursa i.MX6Solo board"; > + compatible = "ysoft,imx6dl-yapp4-ursa", "fsl,imx6dl"; > + > + memory@10000000 { > + device_type = "memory"; > + reg = <0x10000000 0x20000000>; > + }; > +}; > + > +&backlight { > + status = "okay"; > +}; > + > +&lcd_display { > + status = "okay"; > +}; > + > +&panel { > + status = "okay"; > +}; > + > +&pwm1 { > + status = "okay"; > +}; > + > +®_usb_h1_vbus { > + status = "okay"; > +}; > + > +&switch_ports { > + /delete-node/ port@2; > +}; > + > +&touchscreen { > + status = "okay"; > +}; > + > +&usbh1 { > + status = "okay"; > +}; > + > +&usbphy2 { > + status = "okay"; > +}; > -- > 2.1.4 > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel