From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.3 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_PASS,USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CE4B7C43381 for ; Tue, 19 Feb 2019 15:40:56 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 9DAB021736 for ; Tue, 19 Feb 2019 15:40:56 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=lunn.ch header.i=@lunn.ch header.b="P+9TCu3f" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728355AbfBSPkz (ORCPT ); Tue, 19 Feb 2019 10:40:55 -0500 Received: from vps0.lunn.ch ([185.16.172.187]:58473 "EHLO vps0.lunn.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726110AbfBSPkz (ORCPT ); Tue, 19 Feb 2019 10:40:55 -0500 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch; s=20171124; h=In-Reply-To:Content-Type:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Sender:Reply-To:Content-Transfer-Encoding:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=x+aQZwBIZIlEthorFj1B69rYHC+0sR1z8YPccSAxqF0=; b=P+9TCu3fmwuXxFdaUaa7rYSl7A 4P8iM5oDesop+FlTzMNpK4OTeotrAyfA0NzAvoLSoAxp2eSBtgUj2ia1w8p0lcwChSIFUXyzHzG1j KpGdolCpo7HN4xDsZ5ATeyRMYIS3JS04fG7F5EOANdRr5PVrVJhHAuh541ajGt/yAx3Y=; Received: from andrew by vps0.lunn.ch with local (Exim 4.89) (envelope-from ) id 1gw7Vs-0003BZ-Fl; Tue, 19 Feb 2019 16:40:52 +0100 Date: Tue, 19 Feb 2019 16:40:52 +0100 From: Andrew Lunn To: Paul Kocialkowski Cc: Florian Fainelli , Heiner Kallweit , netdev@vger.kernel.org, Thomas Petazzoni , =?iso-8859-1?Q?Myl=E8ne?= Josserand Subject: Re: Handling an Extra Signal at PHY Reset Message-ID: <20190219154052.GC1981@lunn.ch> References: <20190219133629.GN14879@lunn.ch> <5a23b65bb9209cab5616ea06cbbb9c86dcaad1df.camel@bootlin.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <5a23b65bb9209cab5616ea06cbbb9c86dcaad1df.camel@bootlin.com> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: netdev-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org > I think the reason why we need to deal with the CONFIG pin is more > about setting the correct I/O voltage than the PHY address (it just > happens that the CONFIG pin configures both at once). Hi Paul I don't have the datasheet... What I/O voltages are we talking about? Is the device addressable over the MDIO bus without this configuration? Can the voltages be configured via register writes during probe? I assume not, or you would be doing that... Andrew