From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [PATCHv2,2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings From: Rob Herring Message-Id: <20190312160445.GA8802@bogus> Date: Tue, 12 Mar 2019 11:04:45 -0500 To: thor.thayer@linux.intel.com Cc: bp@alien8.de, dinguyen@kernel.org, mark.rutland@arm.com, mchehab@kernel.org, devicetree@vger.kernel.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org List-ID: T24gV2VkLCBGZWIgMjcsIDIwMTkgYXQgMTE6Mjc6MjJBTSAtMDYwMCwgdGhvci50aGF5ZXJAbGlu dXguaW50ZWwuY29tIHdyb3RlOgo+IEZyb206IFRob3IgVGhheWVyIDx0aG9yLnRoYXllckBsaW51 eC5pbnRlbC5jb20+Cj4gCj4gQWRkIHBlcmlwaGVyYWwgYmluZGluZ3MgZm9yIFN0cmF0aXgxMCBF REFDIHRvIGNhcHR1cmUKPiB0aGUgZGlmZmVyZW5jZXMgYmV0d2VlbiB0aGUgQVJNNjQgYW5kIEFS TTMyIGFyY2hpdGVjdHVyZS4KCldoYXQncyB0aGUgZGlmZmVyZW5jZT8gU291bmRzIGxpa2UgMiBk aWZmZXJlbnQgY2hpcHMsIHNvIFN0cmF0aXgxMCBvciAKczEwIGlzIG5vdCBzcGVjaWZpYyBlbm91 Z2ggcGVyaGFwcy4KCj4gCj4gU2lnbmVkLW9mZi1ieTogVGhvciBUaGF5ZXIgPHRob3IudGhheWVy QGxpbnV4LmludGVsLmNvbT4KPiAtLS0KPiB2MiBObyBjaGFuZ2UKPiAtLS0KPiAgLi4uL2Rldmlj ZXRyZWUvYmluZGluZ3MvZWRhYy9zb2NmcGdhLWVjY21nci50eHQgICAgfCAxMDYgKysrKysrKysr KysrKysrKysrKysrCj4gIDEgZmlsZSBjaGFuZ2VkLCAxMDYgaW5zZXJ0aW9ucygrKQo+IAo+IGRp ZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZWRhYy9zb2NmcGdh LWVjY21nci50eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZWRhYy9zb2Nm cGdhLWVjY21nci50eHQKPiBpbmRleCBhMGFjNTBlMTU5MTIuLmEwZmE4MGM1M2QyYSAxMDA2NDQK PiAtLS0gYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZWRhYy9zb2NmcGdhLWVj Y21nci50eHQKPiArKysgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZWRhYy9z b2NmcGdhLWVjY21nci50eHQKPiBAQCAtMjU4LDYgKzI1OCw0OSBAQCBSZXF1aXJlZCBQcm9wZXJ0 aWVzOgo+ICAtIGNvbXBhdGlibGUgOiBTaG91bGQgYmUgImFsdHIsc2RyYW0tZWRhYy1zMTAiCj4g IC0gaW50ZXJydXB0cyA6IFNob3VsZCBiZSBzaW5nbGUgYml0IGVycm9yIGludGVycnVwdC4KPiAg Cj4gK09uLUNoaXAgUkFNIEVDQwo+ICtSZXF1aXJlZCBQcm9wZXJ0aWVzOgo+ICstIGNvbXBhdGli bGUgICAgICA6IFNob3VsZCBiZSAiYWx0cixzb2NmcGdhLXMxMC1vY3JhbS1lY2MiCj4gKy0gcmVn ICAgICAgICAgICAgIDogQWRkcmVzcyBhbmQgc2l6ZSBmb3IgRUNDIGJsb2NrIHJlZ2lzdGVycy4K PiArLSBhbHRyLGVjYy1wYXJlbnQgOiBwaGFuZGxlIHRvIHBhcmVudCBPQ1JBTSBub2RlLgo+ICst IGludGVycnVwdHMgICAgICA6IFNob3VsZCBiZSBzaW5nbGUgYml0IGVycm9yIGludGVycnVwdC4K PiArCj4gK0V0aGVybmV0IEZJRk8gRUNDCj4gK1JlcXVpcmVkIFByb3BlcnRpZXM6Cj4gKy0gY29t cGF0aWJsZSAgICAgIDogU2hvdWxkIGJlICJhbHRyLHNvY2ZwZ2EtczEwLWV0aC1tYWMtZWNjIgo+ ICstIHJlZyAgICAgICAgICAgICA6IEFkZHJlc3MgYW5kIHNpemUgZm9yIEVDQyBibG9jayByZWdp c3RlcnMuCj4gKy0gYWx0cixlY2MtcGFyZW50IDogcGhhbmRsZSB0byBwYXJlbnQgRXRoZXJuZXQg bm9kZS4KPiArLSBpbnRlcnJ1cHRzICAgICAgOiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBp bnRlcnJ1cHQuCj4gKwo+ICtOQU5EIEZJRk8gRUNDCj4gK1JlcXVpcmVkIFByb3BlcnRpZXM6Cj4g Ky0gY29tcGF0aWJsZSAgICAgIDogU2hvdWxkIGJlICJhbHRyLHNvY2ZwZ2EtczEwLW5hbmQtZWNj Igo+ICstIHJlZyAgICAgICAgICAgICA6IEFkZHJlc3MgYW5kIHNpemUgZm9yIEVDQyBibG9jayBy ZWdpc3RlcnMuCj4gKy0gYWx0cixlY2MtcGFyZW50IDogcGhhbmRsZSB0byBwYXJlbnQgTkFORCBu b2RlLgo+ICstIGludGVycnVwdHMgICAgICA6IFNob3VsZCBiZSBzaW5nbGUgYml0IGVycm9yIGlu dGVycnVwdC4KPiArCj4gK0RNQSBGSUZPIEVDQwo+ICtSZXF1aXJlZCBQcm9wZXJ0aWVzOgo+ICst IGNvbXBhdGlibGUgICAgICA6IFNob3VsZCBiZSAiYWx0cixzb2NmcGdhLXMxMC1kbWEtZWNjIgo+ ICstIHJlZyAgICAgICAgICAgICA6IEFkZHJlc3MgYW5kIHNpemUgZm9yIEVDQyBibG9jayByZWdp c3RlcnMuCj4gKy0gYWx0cixlY2MtcGFyZW50IDogcGhhbmRsZSB0byBwYXJlbnQgRE1BIG5vZGUu Cj4gKy0gaW50ZXJydXB0cyAgICAgIDogU2hvdWxkIGJlIHNpbmdsZSBiaXQgZXJyb3IgaW50ZXJy dXB0Lgo+ICsKPiArVVNCIEZJRk8gRUNDCj4gK1JlcXVpcmVkIFByb3BlcnRpZXM6Cj4gKy0gY29t cGF0aWJsZSAgICAgIDogU2hvdWxkIGJlICJhbHRyLHNvY2ZwZ2EtczEwLXVzYi1lY2MiCj4gKy0g cmVnICAgICAgICAgICAgIDogQWRkcmVzcyBhbmQgc2l6ZSBmb3IgRUNDIGJsb2NrIHJlZ2lzdGVy cy4KPiArLSBhbHRyLGVjYy1wYXJlbnQgOiBwaGFuZGxlIHRvIHBhcmVudCBVU0Igbm9kZS4KPiAr LSBpbnRlcnJ1cHRzICAgICAgOiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1cHQu Cj4gKwo+ICtTRE1NQyBGSUZPIEVDQwo+ICtSZXF1aXJlZCBQcm9wZXJ0aWVzOgo+ICstIGNvbXBh dGlibGUgICAgICA6IFNob3VsZCBiZSAiYWx0cixzb2NmcGdhLXMxMC1zZG1tYy1lY2MiCj4gKy0g cmVnICAgICAgICAgICAgIDogQWRkcmVzcyBhbmQgc2l6ZSBmb3IgRUNDIGJsb2NrIHJlZ2lzdGVy cy4KPiArLSBhbHRyLGVjYy1wYXJlbnQgOiBwaGFuZGxlIHRvIHBhcmVudCBTRC9NTUMgbm9kZS4K PiArLSBpbnRlcnJ1cHRzICAgICAgOiBTaG91bGQgYmUgc2luZ2xlIGJpdCBlcnJvciBpbnRlcnJ1 cHQgZm9yIHBvcnQgQQo+ICsJCSAgICBhbmQgdGhlbiBzaW5nbGUgYml0IGVycm9yIGludGVycnVw dCBmb3IgcG9ydCBCLgo+ICsKPiAgRXhhbXBsZToKPiAgCj4gIAllY2NtZ3Igewo+IEBAIC0yNzQs NCArMzE3LDY3IEBAIEV4YW1wbGU6Cj4gIAkJCWNvbXBhdGlibGUgPSAiYWx0cixzZHJhbS1lZGFj LXMxMCI7Cj4gIAkJCWludGVycnVwdHMgPSA8MTYgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gIAkJ fTsKPiArCj4gKwkJb2NyYW0tZWNjQGZmOGNjMDAwIHsKPiArCQkJY29tcGF0aWJsZSA9ICJhbHRy LHNvY2ZwZ2EtczEwLW9jcmFtLWVjYyI7Cj4gKwkJCXJlZyA9IDxmZjhjYzAwMCAweDEwMD47Cj4g KwkJCWFsdHIsZWNjLXBhcmVudCA9IDwmb2NyYW0+Owo+ICsJCQlpbnRlcnJ1cHRzID0gPDEgSVJR X1RZUEVfTEVWRUxfSElHSD47Cj4gKwkJfTsKPiArCj4gKwkJZW1hYzAtcngtZWNjQGZmOGMwMDAw IHsKPiArCQkJY29tcGF0aWJsZSA9ICJhbHRyLHNvY2ZwZ2EtczEwLWV0aC1tYWMtZWNjIjsKPiAr CQkJcmVnID0gPDB4ZmY4YzAwMDAgMHgxMDA+Owo+ICsJCQlhbHRyLGVjYy1wYXJlbnQgPSA8Jmdt YWMwPjsKPiArCQkJaW50ZXJydXB0cyA9IDw0IElSUV9UWVBFX0xFVkVMX0hJR0g+Owo+ICsJCX07 Cj4gKwo+ICsJCWVtYWMwLXR4LWVjY0BmZjhjMDQwMCB7Cj4gKwkJCWNvbXBhdGlibGUgPSAiYWx0 cixzb2NmcGdhLXMxMC1ldGgtbWFjLWVjYyI7Cj4gKwkJCXJlZyA9IDwweGZmOGMwNDAwIDB4MTAw PjsKPiArCQkJYWx0cixlY2MtcGFyZW50ID0gPCZnbWFjMD47Cj4gKwkJCWludGVycnVwdHMgPSA8 NSBJUlFfVFlQRV9MRVZFTF9ISUdIPicKPiArCQl9Owo+ICsKPiArCQluYW5kLWJ1Zi1lY2NAZmY4 YzgwMDAgewo+ICsJCQljb21wYXRpYmxlID0gImFsdHIsc29jZnBnYS1zMTAtbmFuZC1lY2MiOwo+ ICsJCQlyZWcgPSA8MHhmZjhjODAwMCAweDEwMD47Cj4gKwkJCWFsdHIsZWNjLXBhcmVudCA9IDwm bmFuZD47Cj4gKwkJCWludGVycnVwdHMgPSA8MTEgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gKwkJ fTsKPiArCj4gKwkJbmFuZC1yZC1lY2NAZmY4Yzg0MDAgewo+ICsJCQljb21wYXRpYmxlID0gImFs dHIsc29jZnBnYS1zMTAtbmFuZC1lY2MiOwo+ICsJCQlyZWcgPSA8MHhmZjhjODQwMCAweDEwMD47 Cj4gKwkJCWFsdHIsZWNjLXBhcmVudCA9IDwmbmFuZD47Cj4gKwkJCWludGVycnVwdHMgPSA8MTMg SVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gKwkJfTsKPiArCj4gKwkJbmFuZC13ci1lY2NAZmY4Yzg4 MDAgewo+ICsJCQljb21wYXRpYmxlID0gImFsdHIsc29jZnBnYS1zMTAtbmFuZC1lY2MiOwo+ICsJ CQlyZWcgPSA8MHhmZjhjODgwMCAweDEwMD47Cj4gKwkJCWFsdHIsZWNjLXBhcmVudCA9IDwmbmFu ZD47Cj4gKwkJCWludGVycnVwdHMgPSA8MTIgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gKwkJfTsK PiArCj4gKwkJZG1hLWVjY0BmZjhjOTAwMCB7Cj4gKwkJCWNvbXBhdGlibGUgPSAiYWx0cixzb2Nm cGdhLXMxMC1kbWEtZWNjIjsKPiArCQkJcmVnID0gPDB4ZmY4YzkwMDAgMHgxMDA+Owo+ICsJCQlh bHRyLGVjYy1wYXJlbnQgPSA8JnBkbWE+Owo+ICsJCQlpbnRlcnJ1cHRzID0gPDEwIElSUV9UWVBF X0xFVkVMX0hJR0g+Owo+ICsKPiArCQl1c2IwLWVjY0BmZjhjNDAwMCB7Cj4gKwkJCWNvbXBhdGli bGUgPSAiYWx0cixzb2NmcGdhLXMxMC11c2ItZWNjIjsKPiArCQkJcmVnID0gPDB4ZmY4YzQwMDAg MHgxMDA+Owo+ICsJCQlhbHRyLGVjYy1wYXJlbnQgPSA8JnVzYjA+Owo+ICsJCQlpbnRlcnJ1cHRz ID0gPDIgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gKwkJfTsKPiArCj4gKwkJc2RtbWMtZWNjQGZm OGM4YzAwIHsKPiArCQkJY29tcGF0aWJsZSA9ICJhbHRyLHNvY2ZwZ2EtczEwLXNkbW1jLWVjYyI7 Cj4gKwkJCXJlZyA9IDwweGZmOGM4YzAwIDB4MTAwPjsKPiArCQkJYWx0cixlY2MtcGFyZW50ID0g PCZtbWM+Owo+ICsJCQlpbnRlcnJ1cHRzID0gPDE0IElSUV9UWVBFX0xFVkVMX0hJR0g+LAo+ICsJ CQkJICAgICA8MTUgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gKwkJfTsKPiAgCX07Cj4gLS0gCj4g Mi43LjQKPgo= From mboxrd@z Thu Jan 1 00:00:00 1970 From: Rob Herring Subject: Re: [PATCHv2 2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings Date: Tue, 12 Mar 2019 11:04:45 -0500 Message-ID: <20190312160445.GA8802@bogus> References: <1551288445-22335-1-git-send-email-thor.thayer@linux.intel.com> <1551288445-22335-3-git-send-email-thor.thayer@linux.intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Return-path: Content-Disposition: inline In-Reply-To: <1551288445-22335-3-git-send-email-thor.thayer@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org To: thor.thayer@linux.intel.com Cc: bp@alien8.de, dinguyen@kernel.org, mark.rutland@arm.com, mchehab@kernel.org, devicetree@vger.kernel.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org List-Id: devicetree@vger.kernel.org On Wed, Feb 27, 2019 at 11:27:22AM -0600, thor.thayer@linux.intel.com wrote: > From: Thor Thayer > > Add peripheral bindings for Stratix10 EDAC to capture > the differences between the ARM64 and ARM32 architecture. What's the difference? Sounds like 2 different chips, so Stratix10 or s10 is not specific enough perhaps. > > Signed-off-by: Thor Thayer > --- > v2 No change > --- > .../devicetree/bindings/edac/socfpga-eccmgr.txt | 106 +++++++++++++++++++++ > 1 file changed, 106 insertions(+) > > diff --git a/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt b/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt > index a0ac50e15912..a0fa80c53d2a 100644 > --- a/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt > +++ b/Documentation/devicetree/bindings/edac/socfpga-eccmgr.txt > @@ -258,6 +258,49 @@ Required Properties: > - compatible : Should be "altr,sdram-edac-s10" > - interrupts : Should be single bit error interrupt. > > +On-Chip RAM ECC > +Required Properties: > +- compatible : Should be "altr,socfpga-s10-ocram-ecc" > +- reg : Address and size for ECC block registers. > +- altr,ecc-parent : phandle to parent OCRAM node. > +- interrupts : Should be single bit error interrupt. > + > +Ethernet FIFO ECC > +Required Properties: > +- compatible : Should be "altr,socfpga-s10-eth-mac-ecc" > +- reg : Address and size for ECC block registers. > +- altr,ecc-parent : phandle to parent Ethernet node. > +- interrupts : Should be single bit error interrupt. > + > +NAND FIFO ECC > +Required Properties: > +- compatible : Should be "altr,socfpga-s10-nand-ecc" > +- reg : Address and size for ECC block registers. > +- altr,ecc-parent : phandle to parent NAND node. > +- interrupts : Should be single bit error interrupt. > + > +DMA FIFO ECC > +Required Properties: > +- compatible : Should be "altr,socfpga-s10-dma-ecc" > +- reg : Address and size for ECC block registers. > +- altr,ecc-parent : phandle to parent DMA node. > +- interrupts : Should be single bit error interrupt. > + > +USB FIFO ECC > +Required Properties: > +- compatible : Should be "altr,socfpga-s10-usb-ecc" > +- reg : Address and size for ECC block registers. > +- altr,ecc-parent : phandle to parent USB node. > +- interrupts : Should be single bit error interrupt. > + > +SDMMC FIFO ECC > +Required Properties: > +- compatible : Should be "altr,socfpga-s10-sdmmc-ecc" > +- reg : Address and size for ECC block registers. > +- altr,ecc-parent : phandle to parent SD/MMC node. > +- interrupts : Should be single bit error interrupt for port A > + and then single bit error interrupt for port B. > + > Example: > > eccmgr { > @@ -274,4 +317,67 @@ Example: > compatible = "altr,sdram-edac-s10"; > interrupts = <16 IRQ_TYPE_LEVEL_HIGH>; > }; > + > + ocram-ecc@ff8cc000 { > + compatible = "altr,socfpga-s10-ocram-ecc"; > + reg = ; > + altr,ecc-parent = <&ocram>; > + interrupts = <1 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > + emac0-rx-ecc@ff8c0000 { > + compatible = "altr,socfpga-s10-eth-mac-ecc"; > + reg = <0xff8c0000 0x100>; > + altr,ecc-parent = <&gmac0>; > + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > + emac0-tx-ecc@ff8c0400 { > + compatible = "altr,socfpga-s10-eth-mac-ecc"; > + reg = <0xff8c0400 0x100>; > + altr,ecc-parent = <&gmac0>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH>' > + }; > + > + nand-buf-ecc@ff8c8000 { > + compatible = "altr,socfpga-s10-nand-ecc"; > + reg = <0xff8c8000 0x100>; > + altr,ecc-parent = <&nand>; > + interrupts = <11 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > + nand-rd-ecc@ff8c8400 { > + compatible = "altr,socfpga-s10-nand-ecc"; > + reg = <0xff8c8400 0x100>; > + altr,ecc-parent = <&nand>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > + nand-wr-ecc@ff8c8800 { > + compatible = "altr,socfpga-s10-nand-ecc"; > + reg = <0xff8c8800 0x100>; > + altr,ecc-parent = <&nand>; > + interrupts = <12 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > + dma-ecc@ff8c9000 { > + compatible = "altr,socfpga-s10-dma-ecc"; > + reg = <0xff8c9000 0x100>; > + altr,ecc-parent = <&pdma>; > + interrupts = <10 IRQ_TYPE_LEVEL_HIGH>; > + > + usb0-ecc@ff8c4000 { > + compatible = "altr,socfpga-s10-usb-ecc"; > + reg = <0xff8c4000 0x100>; > + altr,ecc-parent = <&usb0>; > + interrupts = <2 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > + sdmmc-ecc@ff8c8c00 { > + compatible = "altr,socfpga-s10-sdmmc-ecc"; > + reg = <0xff8c8c00 0x100>; > + altr,ecc-parent = <&mmc>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH>, > + <15 IRQ_TYPE_LEVEL_HIGH>; > + }; > }; > -- > 2.7.4 >