From mboxrd@z Thu Jan 1 00:00:00 1970 From: Thierry Reding Subject: [PATCH v2 4/6] arm64: tegra: Add XUSB and pad controller on Tegra186 Date: Mon, 1 Apr 2019 12:40:48 +0200 Message-ID: <20190401104050.31355-5-thierry.reding@gmail.com> References: <20190401104050.31355-1-thierry.reding@gmail.com> Mime-Version: 1.0 Content-Transfer-Encoding: 8bit Return-path: In-Reply-To: <20190401104050.31355-1-thierry.reding@gmail.com> Sender: linux-kernel-owner@vger.kernel.org To: Greg Kroah-Hartman , Thierry Reding Cc: Jon Hunter , linux-usb@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, JC Kuo List-Id: linux-tegra@vger.kernel.org From: Thierry Reding Adds the XUSB pad and XUSB controllers on Tegra186. Reviewed-by: JC Kuo Signed-off-by: Thierry Reding --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 135 +++++++++++++++++++++++ 1 file changed, 135 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index 97aeb946ed5e..c444b6fa304c 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -340,6 +340,141 @@ status = "disabled"; }; + padctl: padctl@3520000 { + compatible = "nvidia,tegra186-xusb-padctl"; + reg = <0x0 0x03520000 0x0 0x1000>, + <0x0 0x03540000 0x0 0x1000>; + reg-names = "padctl", "ao"; + + resets = <&bpmp TEGRA186_RESET_XUSB_PADCTL>; + reset-names = "padctl"; + + status = "disabled"; + + pads { + usb2 { + clocks = <&bpmp TEGRA186_CLK_USB2_TRK>; + clock-names = "trk"; + status = "disabled"; + + lanes { + usb2-0 { + status = "disabled"; + #phy-cells = <0>; + }; + + usb2-1 { + status = "disabled"; + #phy-cells = <0>; + }; + + usb2-2 { + status = "disabled"; + #phy-cells = <0>; + }; + }; + }; + + hsic { + clocks = <&bpmp TEGRA186_CLK_HSIC_TRK>; + clock-names = "trk"; + status = "disabled"; + + lanes { + hsic-0 { + status = "disabled"; + #phy-cells = <0>; + }; + }; + }; + + usb3 { + status = "disabled"; + + lanes { + usb3-0 { + status = "disabled"; + #phy-cells = <0>; + }; + + usb3-1 { + status = "disabled"; + #phy-cells = <0>; + }; + + usb3-2 { + status = "disabled"; + #phy-cells = <0>; + }; + }; + }; + }; + + ports { + usb2-0 { + status = "disabled"; + }; + + usb2-1 { + status = "disabled"; + }; + + usb2-2 { + status = "disabled"; + }; + + hsic-0 { + status = "disabled"; + }; + + usb3-0 { + status = "disabled"; + }; + + usb3-1 { + status = "disabled"; + }; + + usb3-2 { + status = "disabled"; + }; + }; + }; + + usb@3530000 { + compatible = "nvidia,tegra186-xusb"; + reg = <0x0 0x03530000 0x0 0x8000>, + <0x0 0x03538000 0x0 0x1000>; + reg-names = "hcd", "fpci"; + + interrupts = , + , + ; + + clocks = <&bpmp TEGRA186_CLK_XUSB_HOST>, + <&bpmp TEGRA186_CLK_XUSB_FALCON>, + <&bpmp TEGRA186_CLK_XUSB_SS>, + <&bpmp TEGRA186_CLK_XUSB_CORE_SS>, + <&bpmp TEGRA186_CLK_CLK_M>, + <&bpmp TEGRA186_CLK_XUSB_FS>, + <&bpmp TEGRA186_CLK_PLLU>, + <&bpmp TEGRA186_CLK_CLK_M>, + <&bpmp TEGRA186_CLK_PLLE>; + clock-names = "xusb_host", "xusb_falcon_src", "xusb_ss", + "xusb_ss_src", "xusb_hs_src", "xusb_fs_src", + "pll_u_480m", "clk_m", "pll_e"; + + power-domains = <&bpmp TEGRA186_POWER_DOMAIN_XUSBC>, + <&bpmp TEGRA186_POWER_DOMAIN_XUSBA>; + power-domain-names = "xusb_host", "xusb_ss"; + nvidia,xusb-padctl = <&padctl>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + }; + fuse@3820000 { compatible = "nvidia,tegra186-efuse"; reg = <0x0 0x03820000 0x0 0x10000>; -- 2.21.0 From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [v2,4/6] arm64: tegra: Add XUSB and pad controller on Tegra186 From: Thierry Reding Message-Id: <20190401104050.31355-5-thierry.reding@gmail.com> Date: Mon, 1 Apr 2019 12:40:48 +0200 To: Greg Kroah-Hartman , Thierry Reding Cc: Jon Hunter , linux-usb@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, JC Kuo List-ID: RnJvbTogVGhpZXJyeSBSZWRpbmcgPHRyZWRpbmdAbnZpZGlhLmNvbT4KCkFkZHMgdGhlIFhVU0Ig cGFkIGFuZCBYVVNCIGNvbnRyb2xsZXJzIG9uIFRlZ3JhMTg2LgoKUmV2aWV3ZWQtYnk6IEpDIEt1 byA8amNrdW9AbnZpZGlhLmNvbT4KU2lnbmVkLW9mZi1ieTogVGhpZXJyeSBSZWRpbmcgPHRyZWRp bmdAbnZpZGlhLmNvbT4KLS0tCiBhcmNoL2FybTY0L2Jvb3QvZHRzL252aWRpYS90ZWdyYTE4Ni5k dHNpIHwgMTM1ICsrKysrKysrKysrKysrKysrKysrKysrCiAxIGZpbGUgY2hhbmdlZCwgMTM1IGlu c2VydGlvbnMoKykKCmRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL252aWRpYS90ZWdy YTE4Ni5kdHNpIGIvYXJjaC9hcm02NC9ib290L2R0cy9udmlkaWEvdGVncmExODYuZHRzaQppbmRl eCA5N2FlYjk0NmVkNWUuLmM0NDRiNmZhMzA0YyAxMDA2NDQKLS0tIGEvYXJjaC9hcm02NC9ib290 L2R0cy9udmlkaWEvdGVncmExODYuZHRzaQorKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL252aWRp YS90ZWdyYTE4Ni5kdHNpCkBAIC0zNDAsNiArMzQwLDE0MSBAQAogCQlzdGF0dXMgPSAiZGlzYWJs ZWQiOwogCX07CiAKKwlwYWRjdGw6IHBhZGN0bEAzNTIwMDAwIHsKKwkJY29tcGF0aWJsZSA9ICJu dmlkaWEsdGVncmExODYteHVzYi1wYWRjdGwiOworCQlyZWcgPSA8MHgwIDB4MDM1MjAwMDAgMHgw IDB4MTAwMD4sCisJCSAgICAgIDwweDAgMHgwMzU0MDAwMCAweDAgMHgxMDAwPjsKKwkJcmVnLW5h bWVzID0gInBhZGN0bCIsICJhbyI7CisKKwkJcmVzZXRzID0gPCZicG1wIFRFR1JBMTg2X1JFU0VU X1hVU0JfUEFEQ1RMPjsKKwkJcmVzZXQtbmFtZXMgPSAicGFkY3RsIjsKKworCQlzdGF0dXMgPSAi ZGlzYWJsZWQiOworCisJCXBhZHMgeworCQkJdXNiMiB7CisJCQkJY2xvY2tzID0gPCZicG1wIFRF R1JBMTg2X0NMS19VU0IyX1RSSz47CisJCQkJY2xvY2stbmFtZXMgPSAidHJrIjsKKwkJCQlzdGF0 dXMgPSAiZGlzYWJsZWQiOworCisJCQkJbGFuZXMgeworCQkJCQl1c2IyLTAgeworCQkJCQkJc3Rh dHVzID0gImRpc2FibGVkIjsKKwkJCQkJCSNwaHktY2VsbHMgPSA8MD47CisJCQkJCX07CisKKwkJ CQkJdXNiMi0xIHsKKwkJCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7CisJCQkJCQkjcGh5LWNlbGxz ID0gPDA+OworCQkJCQl9OworCisJCQkJCXVzYjItMiB7CisJCQkJCQlzdGF0dXMgPSAiZGlzYWJs ZWQiOworCQkJCQkJI3BoeS1jZWxscyA9IDwwPjsKKwkJCQkJfTsKKwkJCQl9OworCQkJfTsKKwor CQkJaHNpYyB7CisJCQkJY2xvY2tzID0gPCZicG1wIFRFR1JBMTg2X0NMS19IU0lDX1RSSz47CisJ CQkJY2xvY2stbmFtZXMgPSAidHJrIjsKKwkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOworCisJCQkJ bGFuZXMgeworCQkJCQloc2ljLTAgeworCQkJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKwkJCQkJ CSNwaHktY2VsbHMgPSA8MD47CisJCQkJCX07CisJCQkJfTsKKwkJCX07CisKKwkJCXVzYjMgewor CQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7CisKKwkJCQlsYW5lcyB7CisJCQkJCXVzYjMtMCB7CisJ CQkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOworCQkJCQkJI3BoeS1jZWxscyA9IDwwPjsKKwkJCQkJ fTsKKworCQkJCQl1c2IzLTEgeworCQkJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKwkJCQkJCSNw aHktY2VsbHMgPSA8MD47CisJCQkJCX07CisKKwkJCQkJdXNiMy0yIHsKKwkJCQkJCXN0YXR1cyA9 ICJkaXNhYmxlZCI7CisJCQkJCQkjcGh5LWNlbGxzID0gPDA+OworCQkJCQl9OworCQkJCX07CisJ CQl9OworCQl9OworCisJCXBvcnRzIHsKKwkJCXVzYjItMCB7CisJCQkJc3RhdHVzID0gImRpc2Fi bGVkIjsKKwkJCX07CisKKwkJCXVzYjItMSB7CisJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKwkJ CX07CisKKwkJCXVzYjItMiB7CisJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKwkJCX07CisKKwkJ CWhzaWMtMCB7CisJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKwkJCX07CisKKwkJCXVzYjMtMCB7 CisJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKwkJCX07CisKKwkJCXVzYjMtMSB7CisJCQkJc3Rh dHVzID0gImRpc2FibGVkIjsKKwkJCX07CisKKwkJCXVzYjMtMiB7CisJCQkJc3RhdHVzID0gImRp c2FibGVkIjsKKwkJCX07CisJCX07CisJfTsKKworCXVzYkAzNTMwMDAwIHsKKwkJY29tcGF0aWJs ZSA9ICJudmlkaWEsdGVncmExODYteHVzYiI7CisJCXJlZyA9IDwweDAgMHgwMzUzMDAwMCAweDAg MHg4MDAwPiwKKwkJICAgICAgPDB4MCAweDAzNTM4MDAwIDB4MCAweDEwMDA+OworCQlyZWctbmFt ZXMgPSAiaGNkIiwgImZwY2kiOworCisJCWludGVycnVwdHMgPSA8R0lDX1NQSSAxNjMgSVJRX1RZ UEVfTEVWRUxfSElHSD4sCisJCQkgICAgIDxHSUNfU1BJIDE2NCBJUlFfVFlQRV9MRVZFTF9ISUdI PiwKKwkJCSAgICAgPEdJQ19TUEkgMTY3IElSUV9UWVBFX0xFVkVMX0hJR0g+OworCisJCWNsb2Nr cyA9IDwmYnBtcCBURUdSQTE4Nl9DTEtfWFVTQl9IT1NUPiwKKwkJCSA8JmJwbXAgVEVHUkExODZf Q0xLX1hVU0JfRkFMQ09OPiwKKwkJCSA8JmJwbXAgVEVHUkExODZfQ0xLX1hVU0JfU1M+LAorCQkJ IDwmYnBtcCBURUdSQTE4Nl9DTEtfWFVTQl9DT1JFX1NTPiwKKwkJCSA8JmJwbXAgVEVHUkExODZf Q0xLX0NMS19NPiwKKwkJCSA8JmJwbXAgVEVHUkExODZfQ0xLX1hVU0JfRlM+LAorCQkJIDwmYnBt cCBURUdSQTE4Nl9DTEtfUExMVT4sCisJCQkgPCZicG1wIFRFR1JBMTg2X0NMS19DTEtfTT4sCisJ CQkgPCZicG1wIFRFR1JBMTg2X0NMS19QTExFPjsKKwkJY2xvY2stbmFtZXMgPSAieHVzYl9ob3N0 IiwgInh1c2JfZmFsY29uX3NyYyIsICJ4dXNiX3NzIiwKKwkJCSAgICAgICJ4dXNiX3NzX3NyYyIs ICJ4dXNiX2hzX3NyYyIsICJ4dXNiX2ZzX3NyYyIsCisJCQkgICAgICAicGxsX3VfNDgwbSIsICJj bGtfbSIsICJwbGxfZSI7CisKKwkJcG93ZXItZG9tYWlucyA9IDwmYnBtcCBURUdSQTE4Nl9QT1dF Ul9ET01BSU5fWFVTQkM+LAorCQkJCTwmYnBtcCBURUdSQTE4Nl9QT1dFUl9ET01BSU5fWFVTQkE+ OworCQlwb3dlci1kb21haW4tbmFtZXMgPSAieHVzYl9ob3N0IiwgInh1c2Jfc3MiOworCQludmlk aWEseHVzYi1wYWRjdGwgPSA8JnBhZGN0bD47CisKKwkJc3RhdHVzID0gImRpc2FibGVkIjsKKwor CQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKKwkJI3NpemUtY2VsbHMgPSA8MD47CisJfTsKKwogCWZ1 c2VAMzgyMDAwMCB7CiAJCWNvbXBhdGlibGUgPSAibnZpZGlhLHRlZ3JhMTg2LWVmdXNlIjsKIAkJ cmVnID0gPDB4MCAweDAzODIwMDAwIDB4MCAweDEwMDAwPjsK