From mboxrd@z Thu Jan  1 00:00:00 1970
From: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= <ville.syrjala@linux.intel.com>
Subject: Re: [PATCH] drm/i915: Update HDMI max TMDS data rate
 definition for VBT
Date: Tue, 9 Apr 2019 15:44:54 +0300
Message-ID: <20190409124454.GL3888@intel.com>
References: <1554804428-24215-1-git-send-email-cooper.chiou@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga11.intel.com (mga11.intel.com [192.55.52.93])
 by gabe.freedesktop.org (Postfix) with ESMTPS id CA24289208
 for <intel-gfx@lists.freedesktop.org>; Tue,  9 Apr 2019 12:44:58 +0000 (UTC)
Content-Disposition: inline
In-Reply-To: <1554804428-24215-1-git-send-email-cooper.chiou@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: "Chiou, Cooper" <cooper.chiou@intel.com>
Cc: jani.nikula@intel.com, Chiou@freedesktop.org, intel-gfx@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

T24gVHVlLCBBcHIgMDksIDIwMTkgYXQgMDY6MDc6MDhQTSArMDgwMCwgQ2hpb3UsIENvb3BlciB3
cm90ZToKPiBWQlQgdmVyc2lvbiAyMTIgZGVmaW5lZCBIRE1JIG1heC4gYml0LXJhdGUgMi45N0di
cHMgaXMgMHgwMiBhbmQgMS42NUdicHMgCj4gaXMgMHgwNCwgc28gY2hhbmdlZCBIRE1JX01BWF9E
QVRBX1JBVEVfMjk3L0hETUlfTUFYX0RBVEFfUkFURV8xNjUgdG8gbWFwIAo+IGNvcnJlY3QgdmFs
dWVzCgpFaCB3aGF0PyBEaWQgc29tZW9uZSBqdXN0IGNoYW5nZSB0aGUgaW50ZXJwcmV0YXRpb24g
b2YgdGhlc2UgYml0cz8KCj4gUGVyIFZCVCBCU3BlYyBkZWZpbml0aW9uIGluIEhETUkgbWF4LiBk
YXRhIHJhdGUsIEJpdHM3LTUgaXMgSERNSSBtYXguIGRhdGEKPiByYXRlIDAwMD1EZWZhdWx0LCAw
MDE9Mi45N0dicHMsIDAxMD0xLjY1R2JwcywKCkhlcmUgeW91J3JlIHF1b3RpbmcgdGhlIHZhbHVl
cyB3ZSBhbHJlYWR5IHVzZS4uLgoKPiBzbyBIRE1JX01BWF9EQVRBX1JBVEVfMjk3IAo+IHNob3Vs
ZCBiZSAyIGFuZCBIRE1JX01BWF9EQVRBX1JBVEVfMTY1IHNob3VsZCBiZSA0CgouLi5idXQgaGVy
ZSB5b3UncmUgdXNpbmcgZGlmZmVyZW50IHZhbHVlcyBhZ2Fpbj8gV2hpY2ggd2F5IGlzIGl0PwoK
PiAKPiBURVNUOiBWYWxpZGF0ZWQgUEFTUyBvbiBHTEsgUlZQIHBsYXRmb3JtCj4gCj4gQ2M6IEph
bmkgTmlrdWxhIDxqYW5pLm5pa3VsYUBpbnRlbC5jb20+Cj4gU2lnbmVkLW9mZi1ieTogQ2hpb3Us
IENvb3BlciA8Y29vcGVyLmNoaW91QGludGVsLmNvbT4KPiAtLS0KPiAgZHJpdmVycy9ncHUvZHJt
L2k5MTUvaW50ZWxfdmJ0X2RlZnMuaCB8IDQgKystLQo+ICAxIGZpbGUgY2hhbmdlZCwgMiBpbnNl
cnRpb25zKCspLCAyIGRlbGV0aW9ucygtKQo+IAo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9k
cm0vaTkxNS9pbnRlbF92YnRfZGVmcy5oIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfdmJ0
X2RlZnMuaAo+IGluZGV4IGJmMzY2MmFkNWZlZC4uZTJiOGQwNDI5MTJiIDEwMDY0NAo+IC0tLSBh
L2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3ZidF9kZWZzLmgKPiArKysgYi9kcml2ZXJzL2dw
dS9kcm0vaTkxNS9pbnRlbF92YnRfZGVmcy5oCj4gQEAgLTMwNyw4ICszMDcsOCBAQCBzdHJ1Y3Qg
YmRiX2dlbmVyYWxfZmVhdHVyZXMgewo+ICAjZGVmaW5lIERWT19QT1JUX01JUElECQkyNAkJCQkv
KiAxNzEgKi8KPiAgCj4gICNkZWZpbmUgSERNSV9NQVhfREFUQV9SQVRFX1BMQVRGT1JNCTAJCQkv
KiAyMDQgKi8KPiAtI2RlZmluZSBIRE1JX01BWF9EQVRBX1JBVEVfMjk3CQkxCQkJLyogMjA0ICov
Cj4gLSNkZWZpbmUgSERNSV9NQVhfREFUQV9SQVRFXzE2NQkJMgkJCS8qIDIwNCAqLwo+ICsjZGVm
aW5lIEhETUlfTUFYX0RBVEFfUkFURV8yOTcJCTIJCQkvKiAyMTIgKi8KPiArI2RlZmluZSBIRE1J
X01BWF9EQVRBX1JBVEVfMTY1CQk0CQkJLyogMjEyICovCj4gIAo+ICAjZGVmaW5lIExFR0FDWV9D
SElMRF9ERVZJQ0VfQ09ORklHX1NJWkUJCTMzCj4gIAo+IC0tIAo+IDIuNy40Cj4gCj4gX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KPiBJbnRlbC1nZnggbWFp
bGluZyBsaXN0Cj4gSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwo+IGh0dHBzOi8vbGlz
dHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4CgotLSAKVmlsbGUg
U3lyasOkbMOkCkludGVsCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fCkludGVsLWdmeCBtYWlsaW5nIGxpc3QKSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9w
Lm9yZwpodHRwczovL2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2ludGVs
LWdmeA==