From: Wu Hao <hao.wu@intel.com>
To: Greg KH <gregkh@linuxfoundation.org>
Cc: mdf@kernel.org, linux-fpga@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-api@vger.kernel.org,
atull@kernel.org
Subject: Re: [PATCH v2 00/11] FPGA DFL updates
Date: Wed, 10 Jul 2019 15:22:34 +0800 [thread overview]
Message-ID: <20190710072234.GA26817@hao-dev> (raw)
In-Reply-To: <20190710055417.GA5778@kroah.com>
On Wed, Jul 10, 2019 at 07:54:17AM +0200, Greg KH wrote:
> On Wed, Jul 10, 2019 at 01:07:46PM +0800, Wu Hao wrote:
> > On Fri, Jul 05, 2019 at 08:23:47AM +0800, Wu Hao wrote:
> > > Hi Greg / Moritz
> > >
> > > This is v2 patchset which adds more features to FPGA DFL. This patchset
> > > is made on top of patch[1] and char-misc-next tree. Documentation patch
> > > for DFL is dropped from this patchset, and will resubmit it later to
> > > avoid conflict.
> >
> > Hi Greg,
> >
> > Did you get a chance to take a look at this new version to see if these
> > patches are good to take?
> >
> > Hope we can catch up with the merge window.
>
> You sent them last Friday. I actually tried to not do kernel work last
> weekend. The merge window opened up on Sunday. My trees should have
> been closed last week, so no, this missed this merge window, I'll
> review these patches once 5.3-rc1 is out.
Oh..... I see...
Ok. Then let me resend it with documentation patch added back once 5.3-rc1
is out.
Thanks
Hao
>
> thanks
>
> greg k-h
prev parent reply other threads:[~2019-07-10 7:22 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-07-05 0:23 [PATCH v2 00/11] FPGA DFL updates Wu Hao
2019-07-05 0:23 ` [PATCH v2 01/11] fpga: dfl: fme: support 512bit data width PR Wu Hao
2019-07-05 0:23 ` [PATCH v2 02/11] fpga: dfl: fme: add DFL_FPGA_FME_PORT_RELEASE/ASSIGN ioctl support Wu Hao
2019-07-05 0:23 ` [PATCH v2 03/11] fpga: dfl: pci: enable SRIOV support Wu Hao
2019-07-05 0:23 ` [PATCH v2 04/11] fpga: dfl: afu: add AFU state related sysfs interfaces Wu Hao
2019-07-05 0:23 ` [PATCH v2 05/11] fpga: dfl: afu: add userclock " Wu Hao
2019-07-05 0:23 ` [PATCH v2 06/11] fpga: dfl: add id_table for dfl private feature driver Wu Hao
2019-07-05 0:23 ` [PATCH v2 07/11] fpga: dfl: afu: export __port_enable/disable function Wu Hao
2019-07-05 0:23 ` [PATCH v2 08/11] fpga: dfl: afu: add error reporting support Wu Hao
2019-07-05 0:23 ` [PATCH v2 09/11] fpga: dfl: afu: add STP (SignalTap) support Wu Hao
2019-07-05 0:23 ` [PATCH v2 10/11] fpga: dfl: fme: add capability sysfs interfaces Wu Hao
2019-07-05 0:23 ` [PATCH v2 11/11] fpga: dfl: fme: add global error reporting support Wu Hao
2019-07-10 5:07 ` [PATCH v2 00/11] FPGA DFL updates Wu Hao
2019-07-10 5:54 ` Greg KH
2019-07-10 7:22 ` Wu Hao [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190710072234.GA26817@hao-dev \
--to=hao.wu@intel.com \
--cc=atull@kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=linux-api@vger.kernel.org \
--cc=linux-fpga@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mdf@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.