From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 035E9C3A5A2 for ; Wed, 21 Aug 2019 14:45:59 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id C4525206BA for ; Wed, 21 Aug 2019 14:45:58 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=vdorst.com header.i=@vdorst.com header.b="XgjSnZux" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729593AbfHUOp6 (ORCPT ); Wed, 21 Aug 2019 10:45:58 -0400 Received: from mx.0dd.nl ([5.2.79.48]:54182 "EHLO mx.0dd.nl" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728608AbfHUOp5 (ORCPT ); Wed, 21 Aug 2019 10:45:57 -0400 Received: from mail.vdorst.com (mail.vdorst.com [IPv6:fd01::250]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mx.0dd.nl (Postfix) with ESMTPS id EEEF25FD17; Wed, 21 Aug 2019 16:45:55 +0200 (CEST) Authentication-Results: mx.0dd.nl; dkim=pass (2048-bit key) header.d=vdorst.com header.i=@vdorst.com header.b="XgjSnZux"; dkim-atps=neutral Received: from pc-rene.vdorst.com (pc-rene.vdorst.com [192.168.2.125]) by mail.vdorst.com (Postfix) with ESMTPA id B9F841D82911; Wed, 21 Aug 2019 16:45:55 +0200 (CEST) DKIM-Filter: OpenDKIM Filter v2.11.0 mail.vdorst.com B9F841D82911 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=vdorst.com; s=default; t=1566398755; bh=HulUafNo2EBPd5w17SksS5OZnl4pFM5rmXfPBBrjDZY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=XgjSnZuxP3l8snxfA1h5xJsirI+kZmxPsGbH/6H2hrK49/UEa0FvDrEMOe7t8JjXf kzydMxYmCpnvJ5QabchSfMSFTBoJV8MQfx/SyiSHCM3nNP6LIN5T6ID/0sAVCSt9st 7BXcucrP95uxXeC5Mt670JBS6rXLKtcT0ABDQUxY76FQv05D27EQ+4losizTVmZ9rV kAKNOjdq20oGo1wn0gJd6hfJLp+tWpuu/iCpSiFoBPmtTGDAajNDiBpJxkZJiWGKrq WUUrmmjXHs+r9PLhIHPndFOpRsj8P/3/KTzBfms+VZUxH7LJe8DS31XXZs2AjolfnC AurJ0yiztHpAg== From: =?UTF-8?q?Ren=C3=A9=20van=20Dorst?= To: Sean Wang , Andrew Lunn , Vivien Didelot , Florian Fainelli , "David S . Miller" , Matthias Brugger Cc: netdev@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, John Crispin , linux-mips@vger.kernel.org, Frank Wunderlich , =?UTF-8?q?Ren=C3=A9=20van=20Dorst?= Subject: [PATCH net-next v2 3/3] net: dsa: mt7530: Add support for port 5 Date: Wed, 21 Aug 2019 16:45:47 +0200 Message-Id: <20190821144547.15113-4-opensource@vdorst.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190821144547.15113-1-opensource@vdorst.com> References: <20190821144547.15113-1-opensource@vdorst.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-mips-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-mips@vger.kernel.org Adding support for port 5. Port 5 can muxed/interface to: - internal 5th GMAC of the switch; can be used as 2nd CPU port or as extra port with an external phy for a 6th ethernet port. - internal PHY of port 0 or 4; Used in most applications so that port 0 or 4 is the WAN port and interfaces with the 2nd GMAC of the SOC. Signed-off-by: René van Dorst v1->v2: * Also report 1000base-x support for port 5 suggested by Russell King * Reorder variable declaraiant in reverse christmas tree suggested by Daved Miller * Refactor phy-handle lookup for 2nd GMAC. * Use of_mdio_parse_addr() instead of do it manualy suggested by Florian Fainelli * Refactor port 5 setup in mt7530_phylink_mac_config() rfc->v1: * Removed unnecessary info print suggested by Andrew Lunn * Added support for MII mode for port 5 --- drivers/net/dsa/mt7530.c | 145 +++++++++++++++++++++++++++++++++++++-- drivers/net/dsa/mt7530.h | 29 ++++++++ 2 files changed, 168 insertions(+), 6 deletions(-) diff --git a/drivers/net/dsa/mt7530.c b/drivers/net/dsa/mt7530.c index ecc13b57e619..43407a9b80ac 100644 --- a/drivers/net/dsa/mt7530.c +++ b/drivers/net/dsa/mt7530.c @@ -633,6 +633,77 @@ mt7530_get_sset_count(struct dsa_switch *ds, int port, int sset) return ARRAY_SIZE(mt7530_mib); } +static void mt7530_setup_port5(struct dsa_switch *ds, phy_interface_t interface) +{ + struct mt7530_priv *priv = ds->priv; + u8 tx_delay = 0; + int val; + + mutex_lock(&priv->reg_mutex); + + val = mt7530_read(priv, MT7530_MHWTRAP); + + val |= MHWTRAP_MANUAL | MHWTRAP_P5_MAC_SEL | MHWTRAP_P5_DIS; + val &= ~MHWTRAP_P5_RGMII_MODE & ~MHWTRAP_PHY0_SEL; + + switch (priv->p5_intf_sel) { + case P5_INTF_SEL_PHY_P0: + /* MT7530_P5_MODE_GPHY_P0: 2nd GMAC -> P5 -> P0 */ + val |= MHWTRAP_PHY0_SEL; + /* fall through */ + case P5_INTF_SEL_PHY_P4: + /* MT7530_P5_MODE_GPHY_P4: 2nd GMAC -> P5 -> P4 */ + val &= ~MHWTRAP_P5_MAC_SEL & ~MHWTRAP_P5_DIS; + + /* Setup the MAC by default for the cpu port */ + mt7530_write(priv, MT7530_PMCR_P(5), 0x56300); + break; + case P5_INTF_SEL_GMAC5: + /* MT7530_P5_MODE_GMAC: P5 -> External phy or 2nd GMAC */ + val &= ~MHWTRAP_P5_DIS; + break; + case P5_DISABLED: + interface = PHY_INTERFACE_MODE_NA; + break; + default: + dev_err(ds->dev, "Unsupported p5_intf_sel %d\n", + priv->p5_intf_sel); + goto unlock_exit; + } + + /* Setup RGMII settings */ + if (phy_interface_mode_is_rgmii(interface)) { + val |= MHWTRAP_P5_RGMII_MODE; + + /* P5 RGMII RX Clock Control: delay setting for 1000M */ + mt7530_write(priv, MT7530_P5RGMIIRXCR, CSR_RGMII_EDGE_ALIGN); + + /* Don't set delay in DSA mode */ + if (!dsa_is_dsa_port(priv->ds, 5) && + (interface == PHY_INTERFACE_MODE_RGMII_TXID || + interface == PHY_INTERFACE_MODE_RGMII_ID)) + tx_delay = 4; /* n * 0.5 ns */ + + /* P5 RGMII TX Clock Control: delay x */ + mt7530_write(priv, MT7530_P5RGMIITXCR, + CSR_RGMII_TXC_CFG(0x10 + tx_delay)); + + /* reduce P5 RGMII Tx driving, 8mA */ + mt7530_write(priv, MT7530_IO_DRV_CR, + P5_IO_CLK_DRV(1) | P5_IO_DATA_DRV(1)); + } + + mt7530_write(priv, MT7530_MHWTRAP, val); + + dev_info(ds->dev, "Setup P5, HWTRAP=0x%x, intf_sel=%s, phy-mode=%s\n", + val, p5_intf_modes(priv->p5_intf_sel), phy_modes(interface)); + + priv->p5_interface = interface; + +unlock_exit: + mutex_unlock(&priv->reg_mutex); +} + static int mt7530_cpu_port_enable(struct mt7530_priv *priv, int port) @@ -1169,7 +1240,10 @@ static int mt7530_setup(struct dsa_switch *ds) { struct mt7530_priv *priv = ds->priv; + struct device_node *phy_node; + struct device_node *mac_np; struct mt7530_dummy_poll p; + phy_interface_t interface; struct device_node *dn; u32 id, val; int ret, i; @@ -1260,6 +1334,40 @@ mt7530_setup(struct dsa_switch *ds) mt7530_port_disable(ds, i); } + /* Setup port 5 */ + priv->p5_intf_sel = P5_DISABLED; + interface = PHY_INTERFACE_MODE_NA; + + if (!dsa_is_unused_port(ds, 5)) { + priv->p5_intf_sel = P5_INTF_SEL_GMAC5; + interface = of_get_phy_mode(ds->ports[5].dn); + } else { + /* Scan the ethernet nodes. look for GMAC1, lookup used phy */ + for_each_child_of_node(dn, mac_np) { + if (!of_device_is_compatible(mac_np, + "mediatek,eth-mac")) + continue; + + ret = of_property_read_u32(mac_np, "reg", &id); + if (ret < 0 || id != 1) + continue; + + phy_node = of_parse_phandle(mac_np, "phy-handle", 0); + if (phy_node->parent == priv->dev->of_node->parent) { + interface = of_get_phy_mode(mac_np); + id = of_mdio_parse_addr(ds->dev, phy_node); + if (id == 0) + priv->p5_intf_sel = P5_INTF_SEL_PHY_P0; + if (id == 4) + priv->p5_intf_sel = P5_INTF_SEL_PHY_P4; + } + of_node_put(phy_node); + break; + } + } + + mt7530_setup_port5(ds, interface); + /* Flush the FDB table */ ret = mt7530_fdb_cmd(priv, MT7530_FDB_FLUSH, NULL); if (ret < 0) @@ -1284,7 +1392,16 @@ static void mt7530_phylink_mac_config(struct dsa_switch *ds, int port, if (state->interface != PHY_INTERFACE_MODE_GMII) return; break; - /* case 5: Port 5 is not supported! */ + case 5: /* 2nd cpu port with phy of port 0 or 4 / external phy */ + if (priv->p5_interface == state->interface) + break; + if (!phy_interface_mode_is_rgmii(state->interface) && + state->interface != PHY_INTERFACE_MODE_MII && + state->interface != PHY_INTERFACE_MODE_GMII) + return; + + mt7530_setup_port5(ds, state->interface); + break; case 6: /* 1st cpu port */ if (priv->p6_interface == state->interface) break; @@ -1324,6 +1441,10 @@ static void mt7530_phylink_mac_config(struct dsa_switch *ds, int port, mcr_new |= PMCR_IFG_XMIT(1) | PMCR_MAC_MODE | PMCR_BACKOFF_EN | PMCR_BACKPR_EN | PMCR_FORCE_MODE | PMCR_FORCE_LNK; + /* Are we connected to external phy */ + if (port == 5 && dsa_is_user_port(ds, 5)) + mcr_new |= PMCR_EXT_PHY; + switch (state->speed) { case SPEED_1000: mcr_new |= PMCR_FORCE_SPEED_1000; @@ -1379,7 +1500,13 @@ static void mt7530_phylink_validate(struct dsa_switch *ds, int port, state->interface != PHY_INTERFACE_MODE_GMII) goto unsupported; break; - /* case 5: Port 5 not supported! */ + case 5: /* 2nd cpu port with phy of port 0 or 4 / external phy */ + if (state->interface != PHY_INTERFACE_MODE_NA && + !phy_interface_mode_is_rgmii(state->interface) && + state->interface != PHY_INTERFACE_MODE_MII && + state->interface != PHY_INTERFACE_MODE_GMII) + goto unsupported; + break; case 6: /* 1st cpu port */ if (state->interface != PHY_INTERFACE_MODE_NA && state->interface != PHY_INTERFACE_MODE_RGMII && @@ -1396,15 +1523,21 @@ static void mt7530_phylink_validate(struct dsa_switch *ds, int port, phylink_set_port_modes(mask); phylink_set(mask, Autoneg); - if (state->interface != PHY_INTERFACE_MODE_TRGMII) { + if (state->interface == PHY_INTERFACE_MODE_TRGMII) { + phylink_set(mask, 1000baseT_Full); + } else { phylink_set(mask, 10baseT_Half); phylink_set(mask, 10baseT_Full); phylink_set(mask, 100baseT_Half); phylink_set(mask, 100baseT_Full); - phylink_set(mask, 1000baseT_Half); - } - phylink_set(mask, 1000baseT_Full); + if (state->interface != PHY_INTERFACE_MODE_MII) { + phylink_set(mask, 1000baseT_Half); + phylink_set(mask, 1000baseT_Full); + if (port == 5) + phylink_set(mask, 1000baseX_Full); + } + } phylink_set(mask, Pause); phylink_set(mask, Asym_Pause); diff --git a/drivers/net/dsa/mt7530.h b/drivers/net/dsa/mt7530.h index 107dd04acede..ccb9da8cad0d 100644 --- a/drivers/net/dsa/mt7530.h +++ b/drivers/net/dsa/mt7530.h @@ -186,6 +186,7 @@ enum mt7530_vlan_port_attr { /* Register for port MAC control register */ #define MT7530_PMCR_P(x) (0x3000 + ((x) * 0x100)) #define PMCR_IFG_XMIT(x) (((x) & 0x3) << 18) +#define PMCR_EXT_PHY BIT(17) #define PMCR_MAC_MODE BIT(16) #define PMCR_FORCE_MODE BIT(15) #define PMCR_TX_EN BIT(14) @@ -245,6 +246,7 @@ enum mt7530_vlan_port_attr { /* Register for hw trap modification */ #define MT7530_MHWTRAP 0x7804 +#define MHWTRAP_PHY0_SEL BIT(20) #define MHWTRAP_MANUAL BIT(16) #define MHWTRAP_P5_MAC_SEL BIT(13) #define MHWTRAP_P6_DIS BIT(8) @@ -402,6 +404,30 @@ struct mt7530_port { u16 pvid; }; +/* Port 5 interface select definitions */ +enum p5_interface_select { + P5_DISABLED = 0, + P5_INTF_SEL_PHY_P0, + P5_INTF_SEL_PHY_P4, + P5_INTF_SEL_GMAC5, +}; + +static const char *p5_intf_modes(unsigned int p5_interface) +{ + switch (p5_interface) { + case P5_DISABLED: + return "DISABLED"; + case P5_INTF_SEL_PHY_P0: + return "PHY P0"; + case P5_INTF_SEL_PHY_P4: + return "PHY P4"; + case P5_INTF_SEL_GMAC5: + return "GMAC5"; + default: + return "unknown"; + } +} + /* struct mt7530_priv - This is the main data structure for holding the state * of the driver * @dev: The device pointer @@ -418,6 +444,7 @@ struct mt7530_port { * @reg_mutex: The lock for protecting among process accessing * registers * @p6_interface Holding the current port 6 interface + * @p5_intf_sel: Holding the current port 5 interface select */ struct mt7530_priv { struct device *dev; @@ -431,6 +458,8 @@ struct mt7530_priv { unsigned int id; bool mcm; phy_interface_t p6_interface; + phy_interface_t p5_interface; + unsigned int p5_intf_sel; struct mt7530_port ports[MT7530_NUM_PORTS]; /* protect among processes for registers access*/ -- 2.20.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3F47CC3A59E for ; Wed, 21 Aug 2019 14:47:25 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 09F6D206BA for ; Wed, 21 Aug 2019 14:47:25 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="fl2m6rJb"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=vdorst.com header.i=@vdorst.com header.b="XgjSnZux" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 09F6D206BA Authentication-Results: mail.kernel.org; dmarc=fail (p=reject dis=none) header.from=vdorst.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=4ADjErgZb2h4G+tqc2qsqedi00DpvxTc9q/YpUg6OTs=; b=fl2m6rJbGs5hyN hjCQ8bRlj5YRRhcB/otzl7I19FqrhOuHwqlSl9IHdyujGvEQ06vfOEadb4QiCzDFoGGh61mqAn02s JWm9O11oQM1gGwT+te/LVcpaYBK8lWX8fFvKIEccbSmP3Y0QtGzqDO9j0VEaAztfjfQZS4uGJDfXo 24ClRQxrgIDe7hjsdJ8lIuX0g+9hOQ6EbWLJPNh8V8SHOl9Uo5yxSvpmJUgyCtprdqVAAeNGnaV9f IeLwzVmHrE0A1q4eb2oLHCri8tOUmKOvf7GiABFMKYNAO5kFv9wWW4+Kj9kHPfvmrLsVre1u2vp5S QNxE8459Nl3xb/ADJq/Q==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1i0RtM-0000hB-UP; Wed, 21 Aug 2019 14:47:17 +0000 Received: from mx.0dd.nl ([2a04:52c0:101:921::25]) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1i0Rs4-0007ln-Nv; Wed, 21 Aug 2019 14:46:01 +0000 Received: from mail.vdorst.com (mail.vdorst.com [IPv6:fd01::250]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mx.0dd.nl (Postfix) with ESMTPS id EEEF25FD17; Wed, 21 Aug 2019 16:45:55 +0200 (CEST) Authentication-Results: mx.0dd.nl; dkim=pass (2048-bit key) header.d=vdorst.com header.i=@vdorst.com header.b="XgjSnZux"; dkim-atps=neutral Received: from pc-rene.vdorst.com (pc-rene.vdorst.com [192.168.2.125]) by mail.vdorst.com (Postfix) with ESMTPA id B9F841D82911; Wed, 21 Aug 2019 16:45:55 +0200 (CEST) DKIM-Filter: OpenDKIM Filter v2.11.0 mail.vdorst.com B9F841D82911 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=vdorst.com; s=default; t=1566398755; bh=HulUafNo2EBPd5w17SksS5OZnl4pFM5rmXfPBBrjDZY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=XgjSnZuxP3l8snxfA1h5xJsirI+kZmxPsGbH/6H2hrK49/UEa0FvDrEMOe7t8JjXf kzydMxYmCpnvJ5QabchSfMSFTBoJV8MQfx/SyiSHCM3nNP6LIN5T6ID/0sAVCSt9st 7BXcucrP95uxXeC5Mt670JBS6rXLKtcT0ABDQUxY76FQv05D27EQ+4losizTVmZ9rV kAKNOjdq20oGo1wn0gJd6hfJLp+tWpuu/iCpSiFoBPmtTGDAajNDiBpJxkZJiWGKrq WUUrmmjXHs+r9PLhIHPndFOpRsj8P/3/KTzBfms+VZUxH7LJe8DS31XXZs2AjolfnC AurJ0yiztHpAg== From: =?UTF-8?q?Ren=C3=A9=20van=20Dorst?= To: Sean Wang , Andrew Lunn , Vivien Didelot , Florian Fainelli , "David S . Miller" , Matthias Brugger Subject: [PATCH net-next v2 3/3] net: dsa: mt7530: Add support for port 5 Date: Wed, 21 Aug 2019 16:45:47 +0200 Message-Id: <20190821144547.15113-4-opensource@vdorst.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190821144547.15113-1-opensource@vdorst.com> References: <20190821144547.15113-1-opensource@vdorst.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190821_074557_209830_97D6E71C X-CRM114-Status: GOOD ( 20.61 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Frank Wunderlich , netdev@vger.kernel.org, linux-mips@vger.kernel.org, =?UTF-8?q?Ren=C3=A9=20van=20Dorst?= , linux-mediatek@lists.infradead.org, John Crispin , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org QWRkaW5nIHN1cHBvcnQgZm9yIHBvcnQgNS4KClBvcnQgNSBjYW4gbXV4ZWQvaW50ZXJmYWNlIHRv OgotIGludGVybmFsIDV0aCBHTUFDIG9mIHRoZSBzd2l0Y2g7IGNhbiBiZSB1c2VkIGFzIDJuZCBD UFUgcG9ydCBvciBhcwogIGV4dHJhIHBvcnQgd2l0aCBhbiBleHRlcm5hbCBwaHkgZm9yIGEgNnRo IGV0aGVybmV0IHBvcnQuCi0gaW50ZXJuYWwgUEhZIG9mIHBvcnQgMCBvciA0OyBVc2VkIGluIG1v c3QgYXBwbGljYXRpb25zIHNvIHRoYXQgcG9ydCAwCiAgb3IgNCBpcyB0aGUgV0FOIHBvcnQgYW5k IGludGVyZmFjZXMgd2l0aCB0aGUgMm5kIEdNQUMgb2YgdGhlIFNPQy4KClNpZ25lZC1vZmYtYnk6 IFJlbsOpIHZhbiBEb3JzdCA8b3BlbnNvdXJjZUB2ZG9yc3QuY29tPgoKdjEtPnYyOgoqIEFsc28g cmVwb3J0IDEwMDBiYXNlLXggc3VwcG9ydCBmb3IgcG9ydCA1IHN1Z2dlc3RlZCBieSBSdXNzZWxs IEtpbmcKKiBSZW9yZGVyIHZhcmlhYmxlIGRlY2xhcmFpYW50IGluIHJldmVyc2UgY2hyaXN0bWFz IHRyZWUgc3VnZ2VzdGVkIGJ5CiAgRGF2ZWQgTWlsbGVyCiogUmVmYWN0b3IgcGh5LWhhbmRsZSBs b29rdXAgZm9yIDJuZCBHTUFDLgoqIFVzZSBvZl9tZGlvX3BhcnNlX2FkZHIoKSBpbnN0ZWFkIG9m IGRvIGl0IG1hbnVhbHkgc3VnZ2VzdGVkIGJ5CiAgRmxvcmlhbiBGYWluZWxsaQoqIFJlZmFjdG9y IHBvcnQgNSBzZXR1cCBpbiBtdDc1MzBfcGh5bGlua19tYWNfY29uZmlnKCkKcmZjLT52MToKKiBS ZW1vdmVkIHVubmVjZXNzYXJ5IGluZm8gcHJpbnQgc3VnZ2VzdGVkIGJ5IEFuZHJldyBMdW5uCiog QWRkZWQgc3VwcG9ydCBmb3IgTUlJIG1vZGUgZm9yIHBvcnQgNQotLS0KIGRyaXZlcnMvbmV0L2Rz YS9tdDc1MzAuYyB8IDE0NSArKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrLS0K IGRyaXZlcnMvbmV0L2RzYS9tdDc1MzAuaCB8ICAyOSArKysrKysrKwogMiBmaWxlcyBjaGFuZ2Vk LCAxNjggaW5zZXJ0aW9ucygrKSwgNiBkZWxldGlvbnMoLSkKCmRpZmYgLS1naXQgYS9kcml2ZXJz L25ldC9kc2EvbXQ3NTMwLmMgYi9kcml2ZXJzL25ldC9kc2EvbXQ3NTMwLmMKaW5kZXggZWNjMTNi NTdlNjE5Li40MzQwN2E5YjgwYWMgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvbmV0L2RzYS9tdDc1MzAu YworKysgYi9kcml2ZXJzL25ldC9kc2EvbXQ3NTMwLmMKQEAgLTYzMyw2ICs2MzMsNzcgQEAgbXQ3 NTMwX2dldF9zc2V0X2NvdW50KHN0cnVjdCBkc2Ffc3dpdGNoICpkcywgaW50IHBvcnQsIGludCBz c2V0KQogCXJldHVybiBBUlJBWV9TSVpFKG10NzUzMF9taWIpOwogfQogCitzdGF0aWMgdm9pZCBt dDc1MzBfc2V0dXBfcG9ydDUoc3RydWN0IGRzYV9zd2l0Y2ggKmRzLCBwaHlfaW50ZXJmYWNlX3Qg aW50ZXJmYWNlKQoreworCXN0cnVjdCBtdDc1MzBfcHJpdiAqcHJpdiA9IGRzLT5wcml2OworCXU4 IHR4X2RlbGF5ID0gMDsKKwlpbnQgdmFsOworCisJbXV0ZXhfbG9jaygmcHJpdi0+cmVnX211dGV4 KTsKKworCXZhbCA9IG10NzUzMF9yZWFkKHByaXYsIE1UNzUzMF9NSFdUUkFQKTsKKworCXZhbCB8 PSBNSFdUUkFQX01BTlVBTCB8IE1IV1RSQVBfUDVfTUFDX1NFTCB8IE1IV1RSQVBfUDVfRElTOwor CXZhbCAmPSB+TUhXVFJBUF9QNV9SR01JSV9NT0RFICYgfk1IV1RSQVBfUEhZMF9TRUw7CisKKwlz d2l0Y2ggKHByaXYtPnA1X2ludGZfc2VsKSB7CisJY2FzZSBQNV9JTlRGX1NFTF9QSFlfUDA6CisJ CS8qIE1UNzUzMF9QNV9NT0RFX0dQSFlfUDA6IDJuZCBHTUFDIC0+IFA1IC0+IFAwICovCisJCXZh bCB8PSBNSFdUUkFQX1BIWTBfU0VMOworCQkvKiBmYWxsIHRocm91Z2ggKi8KKwljYXNlIFA1X0lO VEZfU0VMX1BIWV9QNDoKKwkJLyogTVQ3NTMwX1A1X01PREVfR1BIWV9QNDogMm5kIEdNQUMgLT4g UDUgLT4gUDQgKi8KKwkJdmFsICY9IH5NSFdUUkFQX1A1X01BQ19TRUwgJiB+TUhXVFJBUF9QNV9E SVM7CisKKwkJLyogU2V0dXAgdGhlIE1BQyBieSBkZWZhdWx0IGZvciB0aGUgY3B1IHBvcnQgKi8K KwkJbXQ3NTMwX3dyaXRlKHByaXYsIE1UNzUzMF9QTUNSX1AoNSksIDB4NTYzMDApOworCQlicmVh azsKKwljYXNlIFA1X0lOVEZfU0VMX0dNQUM1OgorCQkvKiBNVDc1MzBfUDVfTU9ERV9HTUFDOiBQ NSAtPiBFeHRlcm5hbCBwaHkgb3IgMm5kIEdNQUMgKi8KKwkJdmFsICY9IH5NSFdUUkFQX1A1X0RJ UzsKKwkJYnJlYWs7CisJY2FzZSBQNV9ESVNBQkxFRDoKKwkJaW50ZXJmYWNlID0gUEhZX0lOVEVS RkFDRV9NT0RFX05BOworCQlicmVhazsKKwlkZWZhdWx0OgorCQlkZXZfZXJyKGRzLT5kZXYsICJV bnN1cHBvcnRlZCBwNV9pbnRmX3NlbCAlZFxuIiwKKwkJCXByaXYtPnA1X2ludGZfc2VsKTsKKwkJ Z290byB1bmxvY2tfZXhpdDsKKwl9CisKKwkvKiBTZXR1cCBSR01JSSBzZXR0aW5ncyAqLworCWlm IChwaHlfaW50ZXJmYWNlX21vZGVfaXNfcmdtaWkoaW50ZXJmYWNlKSkgeworCQl2YWwgfD0gTUhX VFJBUF9QNV9SR01JSV9NT0RFOworCisJCS8qIFA1IFJHTUlJIFJYIENsb2NrIENvbnRyb2w6IGRl bGF5IHNldHRpbmcgZm9yIDEwMDBNICovCisJCW10NzUzMF93cml0ZShwcml2LCBNVDc1MzBfUDVS R01JSVJYQ1IsIENTUl9SR01JSV9FREdFX0FMSUdOKTsKKworCQkvKiBEb24ndCBzZXQgZGVsYXkg aW4gRFNBIG1vZGUgKi8KKwkJaWYgKCFkc2FfaXNfZHNhX3BvcnQocHJpdi0+ZHMsIDUpICYmCisJ CSAgICAoaW50ZXJmYWNlID09IFBIWV9JTlRFUkZBQ0VfTU9ERV9SR01JSV9UWElEIHx8CisJCSAg ICAgaW50ZXJmYWNlID09IFBIWV9JTlRFUkZBQ0VfTU9ERV9SR01JSV9JRCkpCisJCQl0eF9kZWxh eSA9IDQ7IC8qIG4gKiAwLjUgbnMgKi8KKworCQkvKiBQNSBSR01JSSBUWCBDbG9jayBDb250cm9s OiBkZWxheSB4ICovCisJCW10NzUzMF93cml0ZShwcml2LCBNVDc1MzBfUDVSR01JSVRYQ1IsCisJ CQkgICAgIENTUl9SR01JSV9UWENfQ0ZHKDB4MTAgKyB0eF9kZWxheSkpOworCisJCS8qIHJlZHVj ZSBQNSBSR01JSSBUeCBkcml2aW5nLCA4bUEgKi8KKwkJbXQ3NTMwX3dyaXRlKHByaXYsIE1UNzUz MF9JT19EUlZfQ1IsCisJCQkgICAgIFA1X0lPX0NMS19EUlYoMSkgfCBQNV9JT19EQVRBX0RSVigx KSk7CisJfQorCisJbXQ3NTMwX3dyaXRlKHByaXYsIE1UNzUzMF9NSFdUUkFQLCB2YWwpOworCisJ ZGV2X2luZm8oZHMtPmRldiwgIlNldHVwIFA1LCBIV1RSQVA9MHgleCwgaW50Zl9zZWw9JXMsIHBo eS1tb2RlPSVzXG4iLAorCQkgdmFsLCBwNV9pbnRmX21vZGVzKHByaXYtPnA1X2ludGZfc2VsKSwg cGh5X21vZGVzKGludGVyZmFjZSkpOworCisJcHJpdi0+cDVfaW50ZXJmYWNlID0gaW50ZXJmYWNl OworCit1bmxvY2tfZXhpdDoKKwltdXRleF91bmxvY2soJnByaXYtPnJlZ19tdXRleCk7Cit9CisK IHN0YXRpYyBpbnQKIG10NzUzMF9jcHVfcG9ydF9lbmFibGUoc3RydWN0IG10NzUzMF9wcml2ICpw cml2LAogCQkgICAgICAgaW50IHBvcnQpCkBAIC0xMTY5LDcgKzEyNDAsMTAgQEAgc3RhdGljIGlu dAogbXQ3NTMwX3NldHVwKHN0cnVjdCBkc2Ffc3dpdGNoICpkcykKIHsKIAlzdHJ1Y3QgbXQ3NTMw X3ByaXYgKnByaXYgPSBkcy0+cHJpdjsKKwlzdHJ1Y3QgZGV2aWNlX25vZGUgKnBoeV9ub2RlOwor CXN0cnVjdCBkZXZpY2Vfbm9kZSAqbWFjX25wOwogCXN0cnVjdCBtdDc1MzBfZHVtbXlfcG9sbCBw OworCXBoeV9pbnRlcmZhY2VfdCBpbnRlcmZhY2U7CiAJc3RydWN0IGRldmljZV9ub2RlICpkbjsK IAl1MzIgaWQsIHZhbDsKIAlpbnQgcmV0LCBpOwpAQCAtMTI2MCw2ICsxMzM0LDQwIEBAIG10NzUz MF9zZXR1cChzdHJ1Y3QgZHNhX3N3aXRjaCAqZHMpCiAJCQltdDc1MzBfcG9ydF9kaXNhYmxlKGRz LCBpKTsKIAl9CiAKKwkvKiBTZXR1cCBwb3J0IDUgKi8KKwlwcml2LT5wNV9pbnRmX3NlbCA9IFA1 X0RJU0FCTEVEOworCWludGVyZmFjZSA9IFBIWV9JTlRFUkZBQ0VfTU9ERV9OQTsKKworCWlmICgh ZHNhX2lzX3VudXNlZF9wb3J0KGRzLCA1KSkgeworCQlwcml2LT5wNV9pbnRmX3NlbCA9IFA1X0lO VEZfU0VMX0dNQUM1OworCQlpbnRlcmZhY2UgPSBvZl9nZXRfcGh5X21vZGUoZHMtPnBvcnRzWzVd LmRuKTsKKwl9IGVsc2UgeworCQkvKiBTY2FuIHRoZSBldGhlcm5ldCBub2Rlcy4gbG9vayBmb3Ig R01BQzEsIGxvb2t1cCB1c2VkIHBoeSAqLworCQlmb3JfZWFjaF9jaGlsZF9vZl9ub2RlKGRuLCBt YWNfbnApIHsKKwkJCWlmICghb2ZfZGV2aWNlX2lzX2NvbXBhdGlibGUobWFjX25wLAorCQkJCQkJ ICAgICAibWVkaWF0ZWssZXRoLW1hYyIpKQorCQkJCWNvbnRpbnVlOworCisJCQlyZXQgPSBvZl9w cm9wZXJ0eV9yZWFkX3UzMihtYWNfbnAsICJyZWciLCAmaWQpOworCQkJaWYgKHJldCA8IDAgfHwg aWQgIT0gMSkKKwkJCQljb250aW51ZTsKKworCQkJcGh5X25vZGUgPSBvZl9wYXJzZV9waGFuZGxl KG1hY19ucCwgInBoeS1oYW5kbGUiLCAwKTsKKwkJCWlmIChwaHlfbm9kZS0+cGFyZW50ID09IHBy aXYtPmRldi0+b2Zfbm9kZS0+cGFyZW50KSB7CisJCQkJaW50ZXJmYWNlID0gb2ZfZ2V0X3BoeV9t b2RlKG1hY19ucCk7CisJCQkJaWQgPSBvZl9tZGlvX3BhcnNlX2FkZHIoZHMtPmRldiwgcGh5X25v ZGUpOworCQkJCWlmIChpZCA9PSAwKQorCQkJCQlwcml2LT5wNV9pbnRmX3NlbCA9IFA1X0lOVEZf U0VMX1BIWV9QMDsKKwkJCQlpZiAoaWQgPT0gNCkKKwkJCQkJcHJpdi0+cDVfaW50Zl9zZWwgPSBQ NV9JTlRGX1NFTF9QSFlfUDQ7CisJCQl9CisJCQlvZl9ub2RlX3B1dChwaHlfbm9kZSk7CisJCQli cmVhazsKKwkJfQorCX0KKworCW10NzUzMF9zZXR1cF9wb3J0NShkcywgaW50ZXJmYWNlKTsKKwog CS8qIEZsdXNoIHRoZSBGREIgdGFibGUgKi8KIAlyZXQgPSBtdDc1MzBfZmRiX2NtZChwcml2LCBN VDc1MzBfRkRCX0ZMVVNILCBOVUxMKTsKIAlpZiAocmV0IDwgMCkKQEAgLTEyODQsNyArMTM5Miwx NiBAQCBzdGF0aWMgdm9pZCBtdDc1MzBfcGh5bGlua19tYWNfY29uZmlnKHN0cnVjdCBkc2Ffc3dp dGNoICpkcywgaW50IHBvcnQsCiAJCWlmIChzdGF0ZS0+aW50ZXJmYWNlICE9IFBIWV9JTlRFUkZB Q0VfTU9ERV9HTUlJKQogCQkJcmV0dXJuOwogCQlicmVhazsKLQkvKiBjYXNlIDU6IFBvcnQgNSBp cyBub3Qgc3VwcG9ydGVkISAqLworCWNhc2UgNTogLyogMm5kIGNwdSBwb3J0IHdpdGggcGh5IG9m IHBvcnQgMCBvciA0IC8gZXh0ZXJuYWwgcGh5ICovCisJCWlmIChwcml2LT5wNV9pbnRlcmZhY2Ug PT0gc3RhdGUtPmludGVyZmFjZSkKKwkJCWJyZWFrOworCQlpZiAoIXBoeV9pbnRlcmZhY2VfbW9k ZV9pc19yZ21paShzdGF0ZS0+aW50ZXJmYWNlKSAmJgorCQkgICAgc3RhdGUtPmludGVyZmFjZSAh PSBQSFlfSU5URVJGQUNFX01PREVfTUlJICYmCisJCSAgICBzdGF0ZS0+aW50ZXJmYWNlICE9IFBI WV9JTlRFUkZBQ0VfTU9ERV9HTUlJKQorCQkJcmV0dXJuOworCisJCW10NzUzMF9zZXR1cF9wb3J0 NShkcywgc3RhdGUtPmludGVyZmFjZSk7CisJCWJyZWFrOwogCWNhc2UgNjogLyogMXN0IGNwdSBw b3J0ICovCiAJCWlmIChwcml2LT5wNl9pbnRlcmZhY2UgPT0gc3RhdGUtPmludGVyZmFjZSkKIAkJ CWJyZWFrOwpAQCAtMTMyNCw2ICsxNDQxLDEwIEBAIHN0YXRpYyB2b2lkIG10NzUzMF9waHlsaW5r X21hY19jb25maWcoc3RydWN0IGRzYV9zd2l0Y2ggKmRzLCBpbnQgcG9ydCwKIAltY3JfbmV3IHw9 IFBNQ1JfSUZHX1hNSVQoMSkgfCBQTUNSX01BQ19NT0RFIHwgUE1DUl9CQUNLT0ZGX0VOIHwKIAkJ ICAgUE1DUl9CQUNLUFJfRU4gfCBQTUNSX0ZPUkNFX01PREUgfCBQTUNSX0ZPUkNFX0xOSzsKIAor CS8qIEFyZSB3ZSBjb25uZWN0ZWQgdG8gZXh0ZXJuYWwgcGh5ICovCisJaWYgKHBvcnQgPT0gNSAm JiBkc2FfaXNfdXNlcl9wb3J0KGRzLCA1KSkKKwkJbWNyX25ldyB8PSBQTUNSX0VYVF9QSFk7CisK IAlzd2l0Y2ggKHN0YXRlLT5zcGVlZCkgewogCWNhc2UgU1BFRURfMTAwMDoKIAkJbWNyX25ldyB8 PSBQTUNSX0ZPUkNFX1NQRUVEXzEwMDA7CkBAIC0xMzc5LDcgKzE1MDAsMTMgQEAgc3RhdGljIHZv aWQgbXQ3NTMwX3BoeWxpbmtfdmFsaWRhdGUoc3RydWN0IGRzYV9zd2l0Y2ggKmRzLCBpbnQgcG9y dCwKIAkJICAgIHN0YXRlLT5pbnRlcmZhY2UgIT0gUEhZX0lOVEVSRkFDRV9NT0RFX0dNSUkpCiAJ CQlnb3RvIHVuc3VwcG9ydGVkOwogCQlicmVhazsKLQkvKiBjYXNlIDU6IFBvcnQgNSBub3Qgc3Vw cG9ydGVkISAqLworCWNhc2UgNTogLyogMm5kIGNwdSBwb3J0IHdpdGggcGh5IG9mIHBvcnQgMCBv ciA0IC8gZXh0ZXJuYWwgcGh5ICovCisJCWlmIChzdGF0ZS0+aW50ZXJmYWNlICE9IFBIWV9JTlRF UkZBQ0VfTU9ERV9OQSAmJgorCQkgICAgIXBoeV9pbnRlcmZhY2VfbW9kZV9pc19yZ21paShzdGF0 ZS0+aW50ZXJmYWNlKSAmJgorCQkgICAgc3RhdGUtPmludGVyZmFjZSAhPSBQSFlfSU5URVJGQUNF X01PREVfTUlJICYmCisJCSAgICBzdGF0ZS0+aW50ZXJmYWNlICE9IFBIWV9JTlRFUkZBQ0VfTU9E RV9HTUlJKQorCQkJZ290byB1bnN1cHBvcnRlZDsKKwkJYnJlYWs7CiAJY2FzZSA2OiAvKiAxc3Qg Y3B1IHBvcnQgKi8KIAkJaWYgKHN0YXRlLT5pbnRlcmZhY2UgIT0gUEhZX0lOVEVSRkFDRV9NT0RF X05BICYmCiAJCSAgICBzdGF0ZS0+aW50ZXJmYWNlICE9IFBIWV9JTlRFUkZBQ0VfTU9ERV9SR01J SSAmJgpAQCAtMTM5NiwxNSArMTUyMywyMSBAQCBzdGF0aWMgdm9pZCBtdDc1MzBfcGh5bGlua192 YWxpZGF0ZShzdHJ1Y3QgZHNhX3N3aXRjaCAqZHMsIGludCBwb3J0LAogCXBoeWxpbmtfc2V0X3Bv cnRfbW9kZXMobWFzayk7CiAJcGh5bGlua19zZXQobWFzaywgQXV0b25lZyk7CiAKLQlpZiAoc3Rh dGUtPmludGVyZmFjZSAhPSBQSFlfSU5URVJGQUNFX01PREVfVFJHTUlJKSB7CisJaWYgKHN0YXRl LT5pbnRlcmZhY2UgPT0gUEhZX0lOVEVSRkFDRV9NT0RFX1RSR01JSSkgeworCQlwaHlsaW5rX3Nl dChtYXNrLCAxMDAwYmFzZVRfRnVsbCk7CisJfSBlbHNlIHsKIAkJcGh5bGlua19zZXQobWFzaywg MTBiYXNlVF9IYWxmKTsKIAkJcGh5bGlua19zZXQobWFzaywgMTBiYXNlVF9GdWxsKTsKIAkJcGh5 bGlua19zZXQobWFzaywgMTAwYmFzZVRfSGFsZik7CiAJCXBoeWxpbmtfc2V0KG1hc2ssIDEwMGJh c2VUX0Z1bGwpOwotCQlwaHlsaW5rX3NldChtYXNrLCAxMDAwYmFzZVRfSGFsZik7Ci0JfQogCi0J cGh5bGlua19zZXQobWFzaywgMTAwMGJhc2VUX0Z1bGwpOworCQlpZiAoc3RhdGUtPmludGVyZmFj ZSAhPSBQSFlfSU5URVJGQUNFX01PREVfTUlJKSB7CisJCQlwaHlsaW5rX3NldChtYXNrLCAxMDAw YmFzZVRfSGFsZik7CisJCQlwaHlsaW5rX3NldChtYXNrLCAxMDAwYmFzZVRfRnVsbCk7CisJCQlp ZiAocG9ydCA9PSA1KQorCQkJCXBoeWxpbmtfc2V0KG1hc2ssIDEwMDBiYXNlWF9GdWxsKTsKKwkJ fQorCX0KIAogCXBoeWxpbmtfc2V0KG1hc2ssIFBhdXNlKTsKIAlwaHlsaW5rX3NldChtYXNrLCBB c3ltX1BhdXNlKTsKZGlmZiAtLWdpdCBhL2RyaXZlcnMvbmV0L2RzYS9tdDc1MzAuaCBiL2RyaXZl cnMvbmV0L2RzYS9tdDc1MzAuaAppbmRleCAxMDdkZDA0YWNlZGUuLmNjYjlkYThjYWQwZCAxMDA2 NDQKLS0tIGEvZHJpdmVycy9uZXQvZHNhL210NzUzMC5oCisrKyBiL2RyaXZlcnMvbmV0L2RzYS9t dDc1MzAuaApAQCAtMTg2LDYgKzE4Niw3IEBAIGVudW0gbXQ3NTMwX3ZsYW5fcG9ydF9hdHRyIHsK IC8qIFJlZ2lzdGVyIGZvciBwb3J0IE1BQyBjb250cm9sIHJlZ2lzdGVyICovCiAjZGVmaW5lIE1U NzUzMF9QTUNSX1AoeCkJCSgweDMwMDAgKyAoKHgpICogMHgxMDApKQogI2RlZmluZSAgUE1DUl9J RkdfWE1JVCh4KQkJKCgoeCkgJiAweDMpIDw8IDE4KQorI2RlZmluZSAgUE1DUl9FWFRfUEhZCQkJ QklUKDE3KQogI2RlZmluZSAgUE1DUl9NQUNfTU9ERQkJCUJJVCgxNikKICNkZWZpbmUgIFBNQ1Jf Rk9SQ0VfTU9ERQkJQklUKDE1KQogI2RlZmluZSAgUE1DUl9UWF9FTgkJCUJJVCgxNCkKQEAgLTI0 NSw2ICsyNDYsNyBAQCBlbnVtIG10NzUzMF92bGFuX3BvcnRfYXR0ciB7CiAKIC8qIFJlZ2lzdGVy IGZvciBodyB0cmFwIG1vZGlmaWNhdGlvbiAqLwogI2RlZmluZSBNVDc1MzBfTUhXVFJBUAkJCTB4 NzgwNAorI2RlZmluZSAgTUhXVFJBUF9QSFkwX1NFTAkJQklUKDIwKQogI2RlZmluZSAgTUhXVFJB UF9NQU5VQUwJCQlCSVQoMTYpCiAjZGVmaW5lICBNSFdUUkFQX1A1X01BQ19TRUwJCUJJVCgxMykK ICNkZWZpbmUgIE1IV1RSQVBfUDZfRElTCQkJQklUKDgpCkBAIC00MDIsNiArNDA0LDMwIEBAIHN0 cnVjdCBtdDc1MzBfcG9ydCB7CiAJdTE2IHB2aWQ7CiB9OwogCisvKiBQb3J0IDUgaW50ZXJmYWNl IHNlbGVjdCBkZWZpbml0aW9ucyAqLworZW51bSBwNV9pbnRlcmZhY2Vfc2VsZWN0IHsKKwlQNV9E SVNBQkxFRCA9IDAsCisJUDVfSU5URl9TRUxfUEhZX1AwLAorCVA1X0lOVEZfU0VMX1BIWV9QNCwK KwlQNV9JTlRGX1NFTF9HTUFDNSwKK307CisKK3N0YXRpYyBjb25zdCBjaGFyICpwNV9pbnRmX21v ZGVzKHVuc2lnbmVkIGludCBwNV9pbnRlcmZhY2UpCit7CisJc3dpdGNoIChwNV9pbnRlcmZhY2Up IHsKKwljYXNlIFA1X0RJU0FCTEVEOgorCQlyZXR1cm4gIkRJU0FCTEVEIjsKKwljYXNlIFA1X0lO VEZfU0VMX1BIWV9QMDoKKwkJcmV0dXJuICJQSFkgUDAiOworCWNhc2UgUDVfSU5URl9TRUxfUEhZ X1A0OgorCQlyZXR1cm4gIlBIWSBQNCI7CisJY2FzZSBQNV9JTlRGX1NFTF9HTUFDNToKKwkJcmV0 dXJuICJHTUFDNSI7CisJZGVmYXVsdDoKKwkJcmV0dXJuICJ1bmtub3duIjsKKwl9Cit9CisKIC8q IHN0cnVjdCBtdDc1MzBfcHJpdiAtCVRoaXMgaXMgdGhlIG1haW4gZGF0YSBzdHJ1Y3R1cmUgZm9y IGhvbGRpbmcgdGhlIHN0YXRlCiAgKgkJCW9mIHRoZSBkcml2ZXIKICAqIEBkZXY6CQlUaGUgZGV2 aWNlIHBvaW50ZXIKQEAgLTQxOCw2ICs0NDQsNyBAQCBzdHJ1Y3QgbXQ3NTMwX3BvcnQgewogICog QHJlZ19tdXRleDoJCVRoZSBsb2NrIGZvciBwcm90ZWN0aW5nIGFtb25nIHByb2Nlc3MgYWNjZXNz aW5nCiAgKgkJCXJlZ2lzdGVycwogICogQHA2X2ludGVyZmFjZQlIb2xkaW5nIHRoZSBjdXJyZW50 IHBvcnQgNiBpbnRlcmZhY2UKKyAqIEBwNV9pbnRmX3NlbDoJSG9sZGluZyB0aGUgY3VycmVudCBw b3J0IDUgaW50ZXJmYWNlIHNlbGVjdAogICovCiBzdHJ1Y3QgbXQ3NTMwX3ByaXYgewogCXN0cnVj dCBkZXZpY2UJCSpkZXY7CkBAIC00MzEsNiArNDU4LDggQEAgc3RydWN0IG10NzUzMF9wcml2IHsK IAl1bnNpZ25lZCBpbnQJCWlkOwogCWJvb2wJCQltY207CiAJcGh5X2ludGVyZmFjZV90CQlwNl9p bnRlcmZhY2U7CisJcGh5X2ludGVyZmFjZV90CQlwNV9pbnRlcmZhY2U7CisJdW5zaWduZWQgaW50 CQlwNV9pbnRmX3NlbDsKIAogCXN0cnVjdCBtdDc1MzBfcG9ydAlwb3J0c1tNVDc1MzBfTlVNX1BP UlRTXTsKIAkvKiBwcm90ZWN0IGFtb25nIHByb2Nlc3NlcyBmb3IgcmVnaXN0ZXJzIGFjY2Vzcyov Ci0tIAoyLjIwLjEKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3Rz LmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5m by9saW51eC1hcm0ta2VybmVsCg==