From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4FE78C3A5A7 for ; Mon, 2 Sep 2019 13:02:43 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 2749821881 for ; Mon, 2 Sep 2019 13:02:43 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=vdorst.com header.i=@vdorst.com header.b="s0MMPz7M" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730049AbfIBNCk (ORCPT ); Mon, 2 Sep 2019 09:02:40 -0400 Received: from mx.0dd.nl ([5.2.79.48]:35100 "EHLO mx.0dd.nl" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730057AbfIBNCj (ORCPT ); Mon, 2 Sep 2019 09:02:39 -0400 Received: from mail.vdorst.com (mail.vdorst.com [IPv6:fd01::250]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mx.0dd.nl (Postfix) with ESMTPS id BE2665FCA5; Mon, 2 Sep 2019 15:02:35 +0200 (CEST) Authentication-Results: mx.0dd.nl; dkim=pass (2048-bit key) header.d=vdorst.com header.i=@vdorst.com header.b="s0MMPz7M"; dkim-atps=neutral Received: from pc-rene.vdorst.com (pc-rene.vdorst.com [192.168.2.232]) by mail.vdorst.com (Postfix) with ESMTPA id 835051DB401D; Mon, 2 Sep 2019 15:02:35 +0200 (CEST) DKIM-Filter: OpenDKIM Filter v2.11.0 mail.vdorst.com 835051DB401D DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=vdorst.com; s=default; t=1567429355; bh=c5CowxsKg7aQtP5kjKr4wmlHQMzfCS4P53SOVOub17I=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=s0MMPz7M/hFr9ZA7BGBLGkxvxpt0ZG/8BhODWsX6qor6XcyBhp60cBTfAtoS7pfXV FwUPY1t6bxhX++QOptiwWg25wPNJ/t617nBbWbfdUh161kh1aJcmbHt9ymJdebQ42P rCnIIG0sElpMCN1hpjgCzbAGblGqb1OTYg+dDR1ZFNT/Q30MlZfz72E/5pgS7YNqch lFsHzhmDnRNkOO+JWwcBS/RCMBdMcz+/EvpeW5PoAmTUd4w1L4B5iPW24O1TfOAPdz yzYy6I4l3pZUPJGheFKCo5vTbqzioxTEAxdNaQ5To0iM5WDrncqckufLrpWpVOJuf5 +GVGPMye+xppg== From: =?UTF-8?q?Ren=C3=A9=20van=20Dorst?= To: Sean Wang , Andrew Lunn , Vivien Didelot , Florian Fainelli , "David S . Miller" , Matthias Brugger Cc: netdev@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Russell King , John Crispin , linux-mips@vger.kernel.org, Frank Wunderlich , =?UTF-8?q?Ren=C3=A9=20van=20Dorst?= , Russell King Subject: [PATCH net-next v3 3/3] net: dsa: mt7530: Add support for port 5 Date: Mon, 2 Sep 2019 15:02:26 +0200 Message-Id: <20190902130226.26845-4-opensource@vdorst.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190902130226.26845-1-opensource@vdorst.com> References: <20190902130226.26845-1-opensource@vdorst.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-mips-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-mips@vger.kernel.org Adding support for port 5. Port 5 can muxed/interface to: - internal 5th GMAC of the switch; can be used as 2nd CPU port or as extra port with an external phy for a 6th ethernet port. - internal PHY of port 0 or 4; Used in most applications so that port 0 or 4 is the WAN port and interfaces with the 2nd GMAC of the SOC. Signed-off-by: René van Dorst Tested-by: Frank Wunderlich Acked-by: Russell King --- v2->v3: * Change in mt7530_setup_port5() the port 5 setup message in to a debug message. Suggested by David Miller * Add tags acked-by and tested-by v1->v2: * Also report 1000base-x support for port 5 suggested by Russell King * Reorder variable declaraiant in reverse christmas tree suggested by Daved Miller * Refactor phy-handle lookup for 2nd GMAC. * Use of_mdio_parse_addr() instead of do it manualy suggested by Florian Fainelli * Refactor port 5 setup in mt7530_phylink_mac_config() rfc->v1: * Removed unnecessary info print suggested by Andrew Lunn * Added support for MII mode for port 5 drivers/net/dsa/mt7530.c | 145 +++++++++++++++++++++++++++++++++++++-- drivers/net/dsa/mt7530.h | 29 ++++++++ 2 files changed, 168 insertions(+), 6 deletions(-) diff --git a/drivers/net/dsa/mt7530.c b/drivers/net/dsa/mt7530.c index ecc13b57e619..1d8d36de4d20 100644 --- a/drivers/net/dsa/mt7530.c +++ b/drivers/net/dsa/mt7530.c @@ -633,6 +633,77 @@ mt7530_get_sset_count(struct dsa_switch *ds, int port, int sset) return ARRAY_SIZE(mt7530_mib); } +static void mt7530_setup_port5(struct dsa_switch *ds, phy_interface_t interface) +{ + struct mt7530_priv *priv = ds->priv; + u8 tx_delay = 0; + int val; + + mutex_lock(&priv->reg_mutex); + + val = mt7530_read(priv, MT7530_MHWTRAP); + + val |= MHWTRAP_MANUAL | MHWTRAP_P5_MAC_SEL | MHWTRAP_P5_DIS; + val &= ~MHWTRAP_P5_RGMII_MODE & ~MHWTRAP_PHY0_SEL; + + switch (priv->p5_intf_sel) { + case P5_INTF_SEL_PHY_P0: + /* MT7530_P5_MODE_GPHY_P0: 2nd GMAC -> P5 -> P0 */ + val |= MHWTRAP_PHY0_SEL; + /* fall through */ + case P5_INTF_SEL_PHY_P4: + /* MT7530_P5_MODE_GPHY_P4: 2nd GMAC -> P5 -> P4 */ + val &= ~MHWTRAP_P5_MAC_SEL & ~MHWTRAP_P5_DIS; + + /* Setup the MAC by default for the cpu port */ + mt7530_write(priv, MT7530_PMCR_P(5), 0x56300); + break; + case P5_INTF_SEL_GMAC5: + /* MT7530_P5_MODE_GMAC: P5 -> External phy or 2nd GMAC */ + val &= ~MHWTRAP_P5_DIS; + break; + case P5_DISABLED: + interface = PHY_INTERFACE_MODE_NA; + break; + default: + dev_err(ds->dev, "Unsupported p5_intf_sel %d\n", + priv->p5_intf_sel); + goto unlock_exit; + } + + /* Setup RGMII settings */ + if (phy_interface_mode_is_rgmii(interface)) { + val |= MHWTRAP_P5_RGMII_MODE; + + /* P5 RGMII RX Clock Control: delay setting for 1000M */ + mt7530_write(priv, MT7530_P5RGMIIRXCR, CSR_RGMII_EDGE_ALIGN); + + /* Don't set delay in DSA mode */ + if (!dsa_is_dsa_port(priv->ds, 5) && + (interface == PHY_INTERFACE_MODE_RGMII_TXID || + interface == PHY_INTERFACE_MODE_RGMII_ID)) + tx_delay = 4; /* n * 0.5 ns */ + + /* P5 RGMII TX Clock Control: delay x */ + mt7530_write(priv, MT7530_P5RGMIITXCR, + CSR_RGMII_TXC_CFG(0x10 + tx_delay)); + + /* reduce P5 RGMII Tx driving, 8mA */ + mt7530_write(priv, MT7530_IO_DRV_CR, + P5_IO_CLK_DRV(1) | P5_IO_DATA_DRV(1)); + } + + mt7530_write(priv, MT7530_MHWTRAP, val); + + dev_dbg(ds->dev, "Setup P5, HWTRAP=0x%x, intf_sel=%s, phy-mode=%s\n", + val, p5_intf_modes(priv->p5_intf_sel), phy_modes(interface)); + + priv->p5_interface = interface; + +unlock_exit: + mutex_unlock(&priv->reg_mutex); +} + static int mt7530_cpu_port_enable(struct mt7530_priv *priv, int port) @@ -1169,7 +1240,10 @@ static int mt7530_setup(struct dsa_switch *ds) { struct mt7530_priv *priv = ds->priv; + struct device_node *phy_node; + struct device_node *mac_np; struct mt7530_dummy_poll p; + phy_interface_t interface; struct device_node *dn; u32 id, val; int ret, i; @@ -1260,6 +1334,40 @@ mt7530_setup(struct dsa_switch *ds) mt7530_port_disable(ds, i); } + /* Setup port 5 */ + priv->p5_intf_sel = P5_DISABLED; + interface = PHY_INTERFACE_MODE_NA; + + if (!dsa_is_unused_port(ds, 5)) { + priv->p5_intf_sel = P5_INTF_SEL_GMAC5; + interface = of_get_phy_mode(ds->ports[5].dn); + } else { + /* Scan the ethernet nodes. look for GMAC1, lookup used phy */ + for_each_child_of_node(dn, mac_np) { + if (!of_device_is_compatible(mac_np, + "mediatek,eth-mac")) + continue; + + ret = of_property_read_u32(mac_np, "reg", &id); + if (ret < 0 || id != 1) + continue; + + phy_node = of_parse_phandle(mac_np, "phy-handle", 0); + if (phy_node->parent == priv->dev->of_node->parent) { + interface = of_get_phy_mode(mac_np); + id = of_mdio_parse_addr(ds->dev, phy_node); + if (id == 0) + priv->p5_intf_sel = P5_INTF_SEL_PHY_P0; + if (id == 4) + priv->p5_intf_sel = P5_INTF_SEL_PHY_P4; + } + of_node_put(phy_node); + break; + } + } + + mt7530_setup_port5(ds, interface); + /* Flush the FDB table */ ret = mt7530_fdb_cmd(priv, MT7530_FDB_FLUSH, NULL); if (ret < 0) @@ -1284,7 +1392,16 @@ static void mt7530_phylink_mac_config(struct dsa_switch *ds, int port, if (state->interface != PHY_INTERFACE_MODE_GMII) return; break; - /* case 5: Port 5 is not supported! */ + case 5: /* 2nd cpu port with phy of port 0 or 4 / external phy */ + if (priv->p5_interface == state->interface) + break; + if (!phy_interface_mode_is_rgmii(state->interface) && + state->interface != PHY_INTERFACE_MODE_MII && + state->interface != PHY_INTERFACE_MODE_GMII) + return; + + mt7530_setup_port5(ds, state->interface); + break; case 6: /* 1st cpu port */ if (priv->p6_interface == state->interface) break; @@ -1324,6 +1441,10 @@ static void mt7530_phylink_mac_config(struct dsa_switch *ds, int port, mcr_new |= PMCR_IFG_XMIT(1) | PMCR_MAC_MODE | PMCR_BACKOFF_EN | PMCR_BACKPR_EN | PMCR_FORCE_MODE | PMCR_FORCE_LNK; + /* Are we connected to external phy */ + if (port == 5 && dsa_is_user_port(ds, 5)) + mcr_new |= PMCR_EXT_PHY; + switch (state->speed) { case SPEED_1000: mcr_new |= PMCR_FORCE_SPEED_1000; @@ -1379,7 +1500,13 @@ static void mt7530_phylink_validate(struct dsa_switch *ds, int port, state->interface != PHY_INTERFACE_MODE_GMII) goto unsupported; break; - /* case 5: Port 5 not supported! */ + case 5: /* 2nd cpu port with phy of port 0 or 4 / external phy */ + if (state->interface != PHY_INTERFACE_MODE_NA && + !phy_interface_mode_is_rgmii(state->interface) && + state->interface != PHY_INTERFACE_MODE_MII && + state->interface != PHY_INTERFACE_MODE_GMII) + goto unsupported; + break; case 6: /* 1st cpu port */ if (state->interface != PHY_INTERFACE_MODE_NA && state->interface != PHY_INTERFACE_MODE_RGMII && @@ -1396,15 +1523,21 @@ static void mt7530_phylink_validate(struct dsa_switch *ds, int port, phylink_set_port_modes(mask); phylink_set(mask, Autoneg); - if (state->interface != PHY_INTERFACE_MODE_TRGMII) { + if (state->interface == PHY_INTERFACE_MODE_TRGMII) { + phylink_set(mask, 1000baseT_Full); + } else { phylink_set(mask, 10baseT_Half); phylink_set(mask, 10baseT_Full); phylink_set(mask, 100baseT_Half); phylink_set(mask, 100baseT_Full); - phylink_set(mask, 1000baseT_Half); - } - phylink_set(mask, 1000baseT_Full); + if (state->interface != PHY_INTERFACE_MODE_MII) { + phylink_set(mask, 1000baseT_Half); + phylink_set(mask, 1000baseT_Full); + if (port == 5) + phylink_set(mask, 1000baseX_Full); + } + } phylink_set(mask, Pause); phylink_set(mask, Asym_Pause); diff --git a/drivers/net/dsa/mt7530.h b/drivers/net/dsa/mt7530.h index 107dd04acede..ccb9da8cad0d 100644 --- a/drivers/net/dsa/mt7530.h +++ b/drivers/net/dsa/mt7530.h @@ -186,6 +186,7 @@ enum mt7530_vlan_port_attr { /* Register for port MAC control register */ #define MT7530_PMCR_P(x) (0x3000 + ((x) * 0x100)) #define PMCR_IFG_XMIT(x) (((x) & 0x3) << 18) +#define PMCR_EXT_PHY BIT(17) #define PMCR_MAC_MODE BIT(16) #define PMCR_FORCE_MODE BIT(15) #define PMCR_TX_EN BIT(14) @@ -245,6 +246,7 @@ enum mt7530_vlan_port_attr { /* Register for hw trap modification */ #define MT7530_MHWTRAP 0x7804 +#define MHWTRAP_PHY0_SEL BIT(20) #define MHWTRAP_MANUAL BIT(16) #define MHWTRAP_P5_MAC_SEL BIT(13) #define MHWTRAP_P6_DIS BIT(8) @@ -402,6 +404,30 @@ struct mt7530_port { u16 pvid; }; +/* Port 5 interface select definitions */ +enum p5_interface_select { + P5_DISABLED = 0, + P5_INTF_SEL_PHY_P0, + P5_INTF_SEL_PHY_P4, + P5_INTF_SEL_GMAC5, +}; + +static const char *p5_intf_modes(unsigned int p5_interface) +{ + switch (p5_interface) { + case P5_DISABLED: + return "DISABLED"; + case P5_INTF_SEL_PHY_P0: + return "PHY P0"; + case P5_INTF_SEL_PHY_P4: + return "PHY P4"; + case P5_INTF_SEL_GMAC5: + return "GMAC5"; + default: + return "unknown"; + } +} + /* struct mt7530_priv - This is the main data structure for holding the state * of the driver * @dev: The device pointer @@ -418,6 +444,7 @@ struct mt7530_port { * @reg_mutex: The lock for protecting among process accessing * registers * @p6_interface Holding the current port 6 interface + * @p5_intf_sel: Holding the current port 5 interface select */ struct mt7530_priv { struct device *dev; @@ -431,6 +458,8 @@ struct mt7530_priv { unsigned int id; bool mcm; phy_interface_t p6_interface; + phy_interface_t p5_interface; + unsigned int p5_intf_sel; struct mt7530_port ports[MT7530_NUM_PORTS]; /* protect among processes for registers access*/ -- 2.20.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 66433C3A59E for ; Mon, 2 Sep 2019 13:03:08 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2CCCB2168B for ; Mon, 2 Sep 2019 13:03:08 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="VM5V8vFk"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=vdorst.com header.i=@vdorst.com header.b="s0MMPz7M" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 2CCCB2168B Authentication-Results: mail.kernel.org; dmarc=fail (p=reject dis=none) header.from=vdorst.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=24v/s/7OQV6BYjITTRuR4k/2WVwGa4/o508/nc15dOI=; b=VM5V8vFkQT8rhc rXHhLAYOiRBHdbymh1G3xR9hL2hix/m0XWqCZjCQ/RTNTaaazqaki9wx/UTAiIRaIpii07DeOYtfi iznyFo02sav6UHVehqniPkOEwr/hOkQTTwJA986UMOUSERiH7p3nSSPr3JmtAEcveMsUX1R3kshLH 6boYpOMIJLuDzagjkqSKB8GJvKlhDAYbKDYFr7A0JQeBUbkxPlIe3fcwOUX6FlaOfHPD5Oz2IMSmg B4AN+0ioy8zcgnUM7LsWswiAsRzVzM9wGYZZhqdzVyj3W0N1NI48BrAs/TQyJt+sJDima5geYQewI EC2AGwyvm9RtFzXLaYfw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1i4lz4-0000Pl-BR; Mon, 02 Sep 2019 13:03:02 +0000 Received: from mx.0dd.nl ([5.2.79.48]) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1i4lyk-00005X-Gx; Mon, 02 Sep 2019 13:02:44 +0000 Received: from mail.vdorst.com (mail.vdorst.com [IPv6:fd01::250]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mx.0dd.nl (Postfix) with ESMTPS id BE2665FCA5; Mon, 2 Sep 2019 15:02:35 +0200 (CEST) Authentication-Results: mx.0dd.nl; dkim=pass (2048-bit key) header.d=vdorst.com header.i=@vdorst.com header.b="s0MMPz7M"; dkim-atps=neutral Received: from pc-rene.vdorst.com (pc-rene.vdorst.com [192.168.2.232]) by mail.vdorst.com (Postfix) with ESMTPA id 835051DB401D; Mon, 2 Sep 2019 15:02:35 +0200 (CEST) DKIM-Filter: OpenDKIM Filter v2.11.0 mail.vdorst.com 835051DB401D DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=vdorst.com; s=default; t=1567429355; bh=c5CowxsKg7aQtP5kjKr4wmlHQMzfCS4P53SOVOub17I=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=s0MMPz7M/hFr9ZA7BGBLGkxvxpt0ZG/8BhODWsX6qor6XcyBhp60cBTfAtoS7pfXV FwUPY1t6bxhX++QOptiwWg25wPNJ/t617nBbWbfdUh161kh1aJcmbHt9ymJdebQ42P rCnIIG0sElpMCN1hpjgCzbAGblGqb1OTYg+dDR1ZFNT/Q30MlZfz72E/5pgS7YNqch lFsHzhmDnRNkOO+JWwcBS/RCMBdMcz+/EvpeW5PoAmTUd4w1L4B5iPW24O1TfOAPdz yzYy6I4l3pZUPJGheFKCo5vTbqzioxTEAxdNaQ5To0iM5WDrncqckufLrpWpVOJuf5 +GVGPMye+xppg== From: =?UTF-8?q?Ren=C3=A9=20van=20Dorst?= To: Sean Wang , Andrew Lunn , Vivien Didelot , Florian Fainelli , "David S . Miller" , Matthias Brugger Subject: [PATCH net-next v3 3/3] net: dsa: mt7530: Add support for port 5 Date: Mon, 2 Sep 2019 15:02:26 +0200 Message-Id: <20190902130226.26845-4-opensource@vdorst.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190902130226.26845-1-opensource@vdorst.com> References: <20190902130226.26845-1-opensource@vdorst.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190902_060242_849106_DD1D8DD3 X-CRM114-Status: GOOD ( 21.55 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Frank Wunderlich , netdev@vger.kernel.org, linux-mips@vger.kernel.org, Russell King , =?UTF-8?q?Ren=C3=A9=20van=20Dorst?= , Russell King , linux-mediatek@lists.infradead.org, John Crispin , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org QWRkaW5nIHN1cHBvcnQgZm9yIHBvcnQgNS4KClBvcnQgNSBjYW4gbXV4ZWQvaW50ZXJmYWNlIHRv OgotIGludGVybmFsIDV0aCBHTUFDIG9mIHRoZSBzd2l0Y2g7IGNhbiBiZSB1c2VkIGFzIDJuZCBD UFUgcG9ydCBvciBhcwogIGV4dHJhIHBvcnQgd2l0aCBhbiBleHRlcm5hbCBwaHkgZm9yIGEgNnRo IGV0aGVybmV0IHBvcnQuCi0gaW50ZXJuYWwgUEhZIG9mIHBvcnQgMCBvciA0OyBVc2VkIGluIG1v c3QgYXBwbGljYXRpb25zIHNvIHRoYXQgcG9ydCAwCiAgb3IgNCBpcyB0aGUgV0FOIHBvcnQgYW5k IGludGVyZmFjZXMgd2l0aCB0aGUgMm5kIEdNQUMgb2YgdGhlIFNPQy4KClNpZ25lZC1vZmYtYnk6 IFJlbsOpIHZhbiBEb3JzdCA8b3BlbnNvdXJjZUB2ZG9yc3QuY29tPgpUZXN0ZWQtYnk6IEZyYW5r IFd1bmRlcmxpY2ggPGZyYW5rLXdAcHVibGljLWZpbGVzLmRlPgpBY2tlZC1ieTogUnVzc2VsbCBL aW5nIDxybWsra2VybmVsQGFybWxpbnV4Lm9yZy51az4KLS0tCnYyLT52MzoKKiBDaGFuZ2UgaW4g bXQ3NTMwX3NldHVwX3BvcnQ1KCkgdGhlIHBvcnQgNSBzZXR1cCBtZXNzYWdlIGluIHRvIGEgZGVi dWcKICBtZXNzYWdlLiBTdWdnZXN0ZWQgYnkgRGF2aWQgTWlsbGVyCiogQWRkIHRhZ3MgYWNrZWQt YnkgYW5kIHRlc3RlZC1ieQp2MS0+djI6CiogQWxzbyByZXBvcnQgMTAwMGJhc2UteCBzdXBwb3J0 IGZvciBwb3J0IDUgc3VnZ2VzdGVkIGJ5IFJ1c3NlbGwgS2luZwoqIFJlb3JkZXIgdmFyaWFibGUg ZGVjbGFyYWlhbnQgaW4gcmV2ZXJzZSBjaHJpc3RtYXMgdHJlZSBzdWdnZXN0ZWQgYnkKICBEYXZl ZCBNaWxsZXIKKiBSZWZhY3RvciBwaHktaGFuZGxlIGxvb2t1cCBmb3IgMm5kIEdNQUMuCiogVXNl IG9mX21kaW9fcGFyc2VfYWRkcigpIGluc3RlYWQgb2YgZG8gaXQgbWFudWFseSBzdWdnZXN0ZWQg YnkKICBGbG9yaWFuIEZhaW5lbGxpCiogUmVmYWN0b3IgcG9ydCA1IHNldHVwIGluIG10NzUzMF9w aHlsaW5rX21hY19jb25maWcoKQpyZmMtPnYxOgoqIFJlbW92ZWQgdW5uZWNlc3NhcnkgaW5mbyBw cmludCBzdWdnZXN0ZWQgYnkgQW5kcmV3IEx1bm4KKiBBZGRlZCBzdXBwb3J0IGZvciBNSUkgbW9k ZSBmb3IgcG9ydCA1CgogZHJpdmVycy9uZXQvZHNhL210NzUzMC5jIHwgMTQ1ICsrKysrKysrKysr KysrKysrKysrKysrKysrKysrKysrKysrKystLQogZHJpdmVycy9uZXQvZHNhL210NzUzMC5oIHwg IDI5ICsrKysrKysrCiAyIGZpbGVzIGNoYW5nZWQsIDE2OCBpbnNlcnRpb25zKCspLCA2IGRlbGV0 aW9ucygtKQoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvbmV0L2RzYS9tdDc1MzAuYyBiL2RyaXZlcnMv bmV0L2RzYS9tdDc1MzAuYwppbmRleCBlY2MxM2I1N2U2MTkuLjFkOGQzNmRlNGQyMCAxMDA2NDQK LS0tIGEvZHJpdmVycy9uZXQvZHNhL210NzUzMC5jCisrKyBiL2RyaXZlcnMvbmV0L2RzYS9tdDc1 MzAuYwpAQCAtNjMzLDYgKzYzMyw3NyBAQCBtdDc1MzBfZ2V0X3NzZXRfY291bnQoc3RydWN0IGRz YV9zd2l0Y2ggKmRzLCBpbnQgcG9ydCwgaW50IHNzZXQpCiAJcmV0dXJuIEFSUkFZX1NJWkUobXQ3 NTMwX21pYik7CiB9CiAKK3N0YXRpYyB2b2lkIG10NzUzMF9zZXR1cF9wb3J0NShzdHJ1Y3QgZHNh X3N3aXRjaCAqZHMsIHBoeV9pbnRlcmZhY2VfdCBpbnRlcmZhY2UpCit7CisJc3RydWN0IG10NzUz MF9wcml2ICpwcml2ID0gZHMtPnByaXY7CisJdTggdHhfZGVsYXkgPSAwOworCWludCB2YWw7CisK KwltdXRleF9sb2NrKCZwcml2LT5yZWdfbXV0ZXgpOworCisJdmFsID0gbXQ3NTMwX3JlYWQocHJp diwgTVQ3NTMwX01IV1RSQVApOworCisJdmFsIHw9IE1IV1RSQVBfTUFOVUFMIHwgTUhXVFJBUF9Q NV9NQUNfU0VMIHwgTUhXVFJBUF9QNV9ESVM7CisJdmFsICY9IH5NSFdUUkFQX1A1X1JHTUlJX01P REUgJiB+TUhXVFJBUF9QSFkwX1NFTDsKKworCXN3aXRjaCAocHJpdi0+cDVfaW50Zl9zZWwpIHsK KwljYXNlIFA1X0lOVEZfU0VMX1BIWV9QMDoKKwkJLyogTVQ3NTMwX1A1X01PREVfR1BIWV9QMDog Mm5kIEdNQUMgLT4gUDUgLT4gUDAgKi8KKwkJdmFsIHw9IE1IV1RSQVBfUEhZMF9TRUw7CisJCS8q IGZhbGwgdGhyb3VnaCAqLworCWNhc2UgUDVfSU5URl9TRUxfUEhZX1A0OgorCQkvKiBNVDc1MzBf UDVfTU9ERV9HUEhZX1A0OiAybmQgR01BQyAtPiBQNSAtPiBQNCAqLworCQl2YWwgJj0gfk1IV1RS QVBfUDVfTUFDX1NFTCAmIH5NSFdUUkFQX1A1X0RJUzsKKworCQkvKiBTZXR1cCB0aGUgTUFDIGJ5 IGRlZmF1bHQgZm9yIHRoZSBjcHUgcG9ydCAqLworCQltdDc1MzBfd3JpdGUocHJpdiwgTVQ3NTMw X1BNQ1JfUCg1KSwgMHg1NjMwMCk7CisJCWJyZWFrOworCWNhc2UgUDVfSU5URl9TRUxfR01BQzU6 CisJCS8qIE1UNzUzMF9QNV9NT0RFX0dNQUM6IFA1IC0+IEV4dGVybmFsIHBoeSBvciAybmQgR01B QyAqLworCQl2YWwgJj0gfk1IV1RSQVBfUDVfRElTOworCQlicmVhazsKKwljYXNlIFA1X0RJU0FC TEVEOgorCQlpbnRlcmZhY2UgPSBQSFlfSU5URVJGQUNFX01PREVfTkE7CisJCWJyZWFrOworCWRl ZmF1bHQ6CisJCWRldl9lcnIoZHMtPmRldiwgIlVuc3VwcG9ydGVkIHA1X2ludGZfc2VsICVkXG4i LAorCQkJcHJpdi0+cDVfaW50Zl9zZWwpOworCQlnb3RvIHVubG9ja19leGl0OworCX0KKworCS8q IFNldHVwIFJHTUlJIHNldHRpbmdzICovCisJaWYgKHBoeV9pbnRlcmZhY2VfbW9kZV9pc19yZ21p aShpbnRlcmZhY2UpKSB7CisJCXZhbCB8PSBNSFdUUkFQX1A1X1JHTUlJX01PREU7CisKKwkJLyog UDUgUkdNSUkgUlggQ2xvY2sgQ29udHJvbDogZGVsYXkgc2V0dGluZyBmb3IgMTAwME0gKi8KKwkJ bXQ3NTMwX3dyaXRlKHByaXYsIE1UNzUzMF9QNVJHTUlJUlhDUiwgQ1NSX1JHTUlJX0VER0VfQUxJ R04pOworCisJCS8qIERvbid0IHNldCBkZWxheSBpbiBEU0EgbW9kZSAqLworCQlpZiAoIWRzYV9p c19kc2FfcG9ydChwcml2LT5kcywgNSkgJiYKKwkJICAgIChpbnRlcmZhY2UgPT0gUEhZX0lOVEVS RkFDRV9NT0RFX1JHTUlJX1RYSUQgfHwKKwkJICAgICBpbnRlcmZhY2UgPT0gUEhZX0lOVEVSRkFD RV9NT0RFX1JHTUlJX0lEKSkKKwkJCXR4X2RlbGF5ID0gNDsgLyogbiAqIDAuNSBucyAqLworCisJ CS8qIFA1IFJHTUlJIFRYIENsb2NrIENvbnRyb2w6IGRlbGF5IHggKi8KKwkJbXQ3NTMwX3dyaXRl KHByaXYsIE1UNzUzMF9QNVJHTUlJVFhDUiwKKwkJCSAgICAgQ1NSX1JHTUlJX1RYQ19DRkcoMHgx MCArIHR4X2RlbGF5KSk7CisKKwkJLyogcmVkdWNlIFA1IFJHTUlJIFR4IGRyaXZpbmcsIDhtQSAq LworCQltdDc1MzBfd3JpdGUocHJpdiwgTVQ3NTMwX0lPX0RSVl9DUiwKKwkJCSAgICAgUDVfSU9f Q0xLX0RSVigxKSB8IFA1X0lPX0RBVEFfRFJWKDEpKTsKKwl9CisKKwltdDc1MzBfd3JpdGUocHJp diwgTVQ3NTMwX01IV1RSQVAsIHZhbCk7CisKKwlkZXZfZGJnKGRzLT5kZXYsICJTZXR1cCBQNSwg SFdUUkFQPTB4JXgsIGludGZfc2VsPSVzLCBwaHktbW9kZT0lc1xuIiwKKwkJdmFsLCBwNV9pbnRm X21vZGVzKHByaXYtPnA1X2ludGZfc2VsKSwgcGh5X21vZGVzKGludGVyZmFjZSkpOworCisJcHJp di0+cDVfaW50ZXJmYWNlID0gaW50ZXJmYWNlOworCit1bmxvY2tfZXhpdDoKKwltdXRleF91bmxv Y2soJnByaXYtPnJlZ19tdXRleCk7Cit9CisKIHN0YXRpYyBpbnQKIG10NzUzMF9jcHVfcG9ydF9l bmFibGUoc3RydWN0IG10NzUzMF9wcml2ICpwcml2LAogCQkgICAgICAgaW50IHBvcnQpCkBAIC0x MTY5LDcgKzEyNDAsMTAgQEAgc3RhdGljIGludAogbXQ3NTMwX3NldHVwKHN0cnVjdCBkc2Ffc3dp dGNoICpkcykKIHsKIAlzdHJ1Y3QgbXQ3NTMwX3ByaXYgKnByaXYgPSBkcy0+cHJpdjsKKwlzdHJ1 Y3QgZGV2aWNlX25vZGUgKnBoeV9ub2RlOworCXN0cnVjdCBkZXZpY2Vfbm9kZSAqbWFjX25wOwog CXN0cnVjdCBtdDc1MzBfZHVtbXlfcG9sbCBwOworCXBoeV9pbnRlcmZhY2VfdCBpbnRlcmZhY2U7 CiAJc3RydWN0IGRldmljZV9ub2RlICpkbjsKIAl1MzIgaWQsIHZhbDsKIAlpbnQgcmV0LCBpOwpA QCAtMTI2MCw2ICsxMzM0LDQwIEBAIG10NzUzMF9zZXR1cChzdHJ1Y3QgZHNhX3N3aXRjaCAqZHMp CiAJCQltdDc1MzBfcG9ydF9kaXNhYmxlKGRzLCBpKTsKIAl9CiAKKwkvKiBTZXR1cCBwb3J0IDUg Ki8KKwlwcml2LT5wNV9pbnRmX3NlbCA9IFA1X0RJU0FCTEVEOworCWludGVyZmFjZSA9IFBIWV9J TlRFUkZBQ0VfTU9ERV9OQTsKKworCWlmICghZHNhX2lzX3VudXNlZF9wb3J0KGRzLCA1KSkgewor CQlwcml2LT5wNV9pbnRmX3NlbCA9IFA1X0lOVEZfU0VMX0dNQUM1OworCQlpbnRlcmZhY2UgPSBv Zl9nZXRfcGh5X21vZGUoZHMtPnBvcnRzWzVdLmRuKTsKKwl9IGVsc2UgeworCQkvKiBTY2FuIHRo ZSBldGhlcm5ldCBub2Rlcy4gbG9vayBmb3IgR01BQzEsIGxvb2t1cCB1c2VkIHBoeSAqLworCQlm b3JfZWFjaF9jaGlsZF9vZl9ub2RlKGRuLCBtYWNfbnApIHsKKwkJCWlmICghb2ZfZGV2aWNlX2lz X2NvbXBhdGlibGUobWFjX25wLAorCQkJCQkJICAgICAibWVkaWF0ZWssZXRoLW1hYyIpKQorCQkJ CWNvbnRpbnVlOworCisJCQlyZXQgPSBvZl9wcm9wZXJ0eV9yZWFkX3UzMihtYWNfbnAsICJyZWci LCAmaWQpOworCQkJaWYgKHJldCA8IDAgfHwgaWQgIT0gMSkKKwkJCQljb250aW51ZTsKKworCQkJ cGh5X25vZGUgPSBvZl9wYXJzZV9waGFuZGxlKG1hY19ucCwgInBoeS1oYW5kbGUiLCAwKTsKKwkJ CWlmIChwaHlfbm9kZS0+cGFyZW50ID09IHByaXYtPmRldi0+b2Zfbm9kZS0+cGFyZW50KSB7CisJ CQkJaW50ZXJmYWNlID0gb2ZfZ2V0X3BoeV9tb2RlKG1hY19ucCk7CisJCQkJaWQgPSBvZl9tZGlv X3BhcnNlX2FkZHIoZHMtPmRldiwgcGh5X25vZGUpOworCQkJCWlmIChpZCA9PSAwKQorCQkJCQlw cml2LT5wNV9pbnRmX3NlbCA9IFA1X0lOVEZfU0VMX1BIWV9QMDsKKwkJCQlpZiAoaWQgPT0gNCkK KwkJCQkJcHJpdi0+cDVfaW50Zl9zZWwgPSBQNV9JTlRGX1NFTF9QSFlfUDQ7CisJCQl9CisJCQlv Zl9ub2RlX3B1dChwaHlfbm9kZSk7CisJCQlicmVhazsKKwkJfQorCX0KKworCW10NzUzMF9zZXR1 cF9wb3J0NShkcywgaW50ZXJmYWNlKTsKKwogCS8qIEZsdXNoIHRoZSBGREIgdGFibGUgKi8KIAly ZXQgPSBtdDc1MzBfZmRiX2NtZChwcml2LCBNVDc1MzBfRkRCX0ZMVVNILCBOVUxMKTsKIAlpZiAo cmV0IDwgMCkKQEAgLTEyODQsNyArMTM5MiwxNiBAQCBzdGF0aWMgdm9pZCBtdDc1MzBfcGh5bGlu a19tYWNfY29uZmlnKHN0cnVjdCBkc2Ffc3dpdGNoICpkcywgaW50IHBvcnQsCiAJCWlmIChzdGF0 ZS0+aW50ZXJmYWNlICE9IFBIWV9JTlRFUkZBQ0VfTU9ERV9HTUlJKQogCQkJcmV0dXJuOwogCQli cmVhazsKLQkvKiBjYXNlIDU6IFBvcnQgNSBpcyBub3Qgc3VwcG9ydGVkISAqLworCWNhc2UgNTog LyogMm5kIGNwdSBwb3J0IHdpdGggcGh5IG9mIHBvcnQgMCBvciA0IC8gZXh0ZXJuYWwgcGh5ICov CisJCWlmIChwcml2LT5wNV9pbnRlcmZhY2UgPT0gc3RhdGUtPmludGVyZmFjZSkKKwkJCWJyZWFr OworCQlpZiAoIXBoeV9pbnRlcmZhY2VfbW9kZV9pc19yZ21paShzdGF0ZS0+aW50ZXJmYWNlKSAm JgorCQkgICAgc3RhdGUtPmludGVyZmFjZSAhPSBQSFlfSU5URVJGQUNFX01PREVfTUlJICYmCisJ CSAgICBzdGF0ZS0+aW50ZXJmYWNlICE9IFBIWV9JTlRFUkZBQ0VfTU9ERV9HTUlJKQorCQkJcmV0 dXJuOworCisJCW10NzUzMF9zZXR1cF9wb3J0NShkcywgc3RhdGUtPmludGVyZmFjZSk7CisJCWJy ZWFrOwogCWNhc2UgNjogLyogMXN0IGNwdSBwb3J0ICovCiAJCWlmIChwcml2LT5wNl9pbnRlcmZh Y2UgPT0gc3RhdGUtPmludGVyZmFjZSkKIAkJCWJyZWFrOwpAQCAtMTMyNCw2ICsxNDQxLDEwIEBA IHN0YXRpYyB2b2lkIG10NzUzMF9waHlsaW5rX21hY19jb25maWcoc3RydWN0IGRzYV9zd2l0Y2gg KmRzLCBpbnQgcG9ydCwKIAltY3JfbmV3IHw9IFBNQ1JfSUZHX1hNSVQoMSkgfCBQTUNSX01BQ19N T0RFIHwgUE1DUl9CQUNLT0ZGX0VOIHwKIAkJICAgUE1DUl9CQUNLUFJfRU4gfCBQTUNSX0ZPUkNF X01PREUgfCBQTUNSX0ZPUkNFX0xOSzsKIAorCS8qIEFyZSB3ZSBjb25uZWN0ZWQgdG8gZXh0ZXJu YWwgcGh5ICovCisJaWYgKHBvcnQgPT0gNSAmJiBkc2FfaXNfdXNlcl9wb3J0KGRzLCA1KSkKKwkJ bWNyX25ldyB8PSBQTUNSX0VYVF9QSFk7CisKIAlzd2l0Y2ggKHN0YXRlLT5zcGVlZCkgewogCWNh c2UgU1BFRURfMTAwMDoKIAkJbWNyX25ldyB8PSBQTUNSX0ZPUkNFX1NQRUVEXzEwMDA7CkBAIC0x Mzc5LDcgKzE1MDAsMTMgQEAgc3RhdGljIHZvaWQgbXQ3NTMwX3BoeWxpbmtfdmFsaWRhdGUoc3Ry dWN0IGRzYV9zd2l0Y2ggKmRzLCBpbnQgcG9ydCwKIAkJICAgIHN0YXRlLT5pbnRlcmZhY2UgIT0g UEhZX0lOVEVSRkFDRV9NT0RFX0dNSUkpCiAJCQlnb3RvIHVuc3VwcG9ydGVkOwogCQlicmVhazsK LQkvKiBjYXNlIDU6IFBvcnQgNSBub3Qgc3VwcG9ydGVkISAqLworCWNhc2UgNTogLyogMm5kIGNw dSBwb3J0IHdpdGggcGh5IG9mIHBvcnQgMCBvciA0IC8gZXh0ZXJuYWwgcGh5ICovCisJCWlmIChz dGF0ZS0+aW50ZXJmYWNlICE9IFBIWV9JTlRFUkZBQ0VfTU9ERV9OQSAmJgorCQkgICAgIXBoeV9p bnRlcmZhY2VfbW9kZV9pc19yZ21paShzdGF0ZS0+aW50ZXJmYWNlKSAmJgorCQkgICAgc3RhdGUt PmludGVyZmFjZSAhPSBQSFlfSU5URVJGQUNFX01PREVfTUlJICYmCisJCSAgICBzdGF0ZS0+aW50 ZXJmYWNlICE9IFBIWV9JTlRFUkZBQ0VfTU9ERV9HTUlJKQorCQkJZ290byB1bnN1cHBvcnRlZDsK KwkJYnJlYWs7CiAJY2FzZSA2OiAvKiAxc3QgY3B1IHBvcnQgKi8KIAkJaWYgKHN0YXRlLT5pbnRl cmZhY2UgIT0gUEhZX0lOVEVSRkFDRV9NT0RFX05BICYmCiAJCSAgICBzdGF0ZS0+aW50ZXJmYWNl ICE9IFBIWV9JTlRFUkZBQ0VfTU9ERV9SR01JSSAmJgpAQCAtMTM5NiwxNSArMTUyMywyMSBAQCBz dGF0aWMgdm9pZCBtdDc1MzBfcGh5bGlua192YWxpZGF0ZShzdHJ1Y3QgZHNhX3N3aXRjaCAqZHMs IGludCBwb3J0LAogCXBoeWxpbmtfc2V0X3BvcnRfbW9kZXMobWFzayk7CiAJcGh5bGlua19zZXQo bWFzaywgQXV0b25lZyk7CiAKLQlpZiAoc3RhdGUtPmludGVyZmFjZSAhPSBQSFlfSU5URVJGQUNF X01PREVfVFJHTUlJKSB7CisJaWYgKHN0YXRlLT5pbnRlcmZhY2UgPT0gUEhZX0lOVEVSRkFDRV9N T0RFX1RSR01JSSkgeworCQlwaHlsaW5rX3NldChtYXNrLCAxMDAwYmFzZVRfRnVsbCk7CisJfSBl bHNlIHsKIAkJcGh5bGlua19zZXQobWFzaywgMTBiYXNlVF9IYWxmKTsKIAkJcGh5bGlua19zZXQo bWFzaywgMTBiYXNlVF9GdWxsKTsKIAkJcGh5bGlua19zZXQobWFzaywgMTAwYmFzZVRfSGFsZik7 CiAJCXBoeWxpbmtfc2V0KG1hc2ssIDEwMGJhc2VUX0Z1bGwpOwotCQlwaHlsaW5rX3NldChtYXNr LCAxMDAwYmFzZVRfSGFsZik7Ci0JfQogCi0JcGh5bGlua19zZXQobWFzaywgMTAwMGJhc2VUX0Z1 bGwpOworCQlpZiAoc3RhdGUtPmludGVyZmFjZSAhPSBQSFlfSU5URVJGQUNFX01PREVfTUlJKSB7 CisJCQlwaHlsaW5rX3NldChtYXNrLCAxMDAwYmFzZVRfSGFsZik7CisJCQlwaHlsaW5rX3NldCht YXNrLCAxMDAwYmFzZVRfRnVsbCk7CisJCQlpZiAocG9ydCA9PSA1KQorCQkJCXBoeWxpbmtfc2V0 KG1hc2ssIDEwMDBiYXNlWF9GdWxsKTsKKwkJfQorCX0KIAogCXBoeWxpbmtfc2V0KG1hc2ssIFBh dXNlKTsKIAlwaHlsaW5rX3NldChtYXNrLCBBc3ltX1BhdXNlKTsKZGlmZiAtLWdpdCBhL2RyaXZl cnMvbmV0L2RzYS9tdDc1MzAuaCBiL2RyaXZlcnMvbmV0L2RzYS9tdDc1MzAuaAppbmRleCAxMDdk ZDA0YWNlZGUuLmNjYjlkYThjYWQwZCAxMDA2NDQKLS0tIGEvZHJpdmVycy9uZXQvZHNhL210NzUz MC5oCisrKyBiL2RyaXZlcnMvbmV0L2RzYS9tdDc1MzAuaApAQCAtMTg2LDYgKzE4Niw3IEBAIGVu dW0gbXQ3NTMwX3ZsYW5fcG9ydF9hdHRyIHsKIC8qIFJlZ2lzdGVyIGZvciBwb3J0IE1BQyBjb250 cm9sIHJlZ2lzdGVyICovCiAjZGVmaW5lIE1UNzUzMF9QTUNSX1AoeCkJCSgweDMwMDAgKyAoKHgp ICogMHgxMDApKQogI2RlZmluZSAgUE1DUl9JRkdfWE1JVCh4KQkJKCgoeCkgJiAweDMpIDw8IDE4 KQorI2RlZmluZSAgUE1DUl9FWFRfUEhZCQkJQklUKDE3KQogI2RlZmluZSAgUE1DUl9NQUNfTU9E RQkJCUJJVCgxNikKICNkZWZpbmUgIFBNQ1JfRk9SQ0VfTU9ERQkJQklUKDE1KQogI2RlZmluZSAg UE1DUl9UWF9FTgkJCUJJVCgxNCkKQEAgLTI0NSw2ICsyNDYsNyBAQCBlbnVtIG10NzUzMF92bGFu X3BvcnRfYXR0ciB7CiAKIC8qIFJlZ2lzdGVyIGZvciBodyB0cmFwIG1vZGlmaWNhdGlvbiAqLwog I2RlZmluZSBNVDc1MzBfTUhXVFJBUAkJCTB4NzgwNAorI2RlZmluZSAgTUhXVFJBUF9QSFkwX1NF TAkJQklUKDIwKQogI2RlZmluZSAgTUhXVFJBUF9NQU5VQUwJCQlCSVQoMTYpCiAjZGVmaW5lICBN SFdUUkFQX1A1X01BQ19TRUwJCUJJVCgxMykKICNkZWZpbmUgIE1IV1RSQVBfUDZfRElTCQkJQklU KDgpCkBAIC00MDIsNiArNDA0LDMwIEBAIHN0cnVjdCBtdDc1MzBfcG9ydCB7CiAJdTE2IHB2aWQ7 CiB9OwogCisvKiBQb3J0IDUgaW50ZXJmYWNlIHNlbGVjdCBkZWZpbml0aW9ucyAqLworZW51bSBw NV9pbnRlcmZhY2Vfc2VsZWN0IHsKKwlQNV9ESVNBQkxFRCA9IDAsCisJUDVfSU5URl9TRUxfUEhZ X1AwLAorCVA1X0lOVEZfU0VMX1BIWV9QNCwKKwlQNV9JTlRGX1NFTF9HTUFDNSwKK307CisKK3N0 YXRpYyBjb25zdCBjaGFyICpwNV9pbnRmX21vZGVzKHVuc2lnbmVkIGludCBwNV9pbnRlcmZhY2Up Cit7CisJc3dpdGNoIChwNV9pbnRlcmZhY2UpIHsKKwljYXNlIFA1X0RJU0FCTEVEOgorCQlyZXR1 cm4gIkRJU0FCTEVEIjsKKwljYXNlIFA1X0lOVEZfU0VMX1BIWV9QMDoKKwkJcmV0dXJuICJQSFkg UDAiOworCWNhc2UgUDVfSU5URl9TRUxfUEhZX1A0OgorCQlyZXR1cm4gIlBIWSBQNCI7CisJY2Fz ZSBQNV9JTlRGX1NFTF9HTUFDNToKKwkJcmV0dXJuICJHTUFDNSI7CisJZGVmYXVsdDoKKwkJcmV0 dXJuICJ1bmtub3duIjsKKwl9Cit9CisKIC8qIHN0cnVjdCBtdDc1MzBfcHJpdiAtCVRoaXMgaXMg dGhlIG1haW4gZGF0YSBzdHJ1Y3R1cmUgZm9yIGhvbGRpbmcgdGhlIHN0YXRlCiAgKgkJCW9mIHRo ZSBkcml2ZXIKICAqIEBkZXY6CQlUaGUgZGV2aWNlIHBvaW50ZXIKQEAgLTQxOCw2ICs0NDQsNyBA QCBzdHJ1Y3QgbXQ3NTMwX3BvcnQgewogICogQHJlZ19tdXRleDoJCVRoZSBsb2NrIGZvciBwcm90 ZWN0aW5nIGFtb25nIHByb2Nlc3MgYWNjZXNzaW5nCiAgKgkJCXJlZ2lzdGVycwogICogQHA2X2lu dGVyZmFjZQlIb2xkaW5nIHRoZSBjdXJyZW50IHBvcnQgNiBpbnRlcmZhY2UKKyAqIEBwNV9pbnRm X3NlbDoJSG9sZGluZyB0aGUgY3VycmVudCBwb3J0IDUgaW50ZXJmYWNlIHNlbGVjdAogICovCiBz dHJ1Y3QgbXQ3NTMwX3ByaXYgewogCXN0cnVjdCBkZXZpY2UJCSpkZXY7CkBAIC00MzEsNiArNDU4 LDggQEAgc3RydWN0IG10NzUzMF9wcml2IHsKIAl1bnNpZ25lZCBpbnQJCWlkOwogCWJvb2wJCQlt Y207CiAJcGh5X2ludGVyZmFjZV90CQlwNl9pbnRlcmZhY2U7CisJcGh5X2ludGVyZmFjZV90CQlw NV9pbnRlcmZhY2U7CisJdW5zaWduZWQgaW50CQlwNV9pbnRmX3NlbDsKIAogCXN0cnVjdCBtdDc1 MzBfcG9ydAlwb3J0c1tNVDc1MzBfTlVNX1BPUlRTXTsKIAkvKiBwcm90ZWN0IGFtb25nIHByb2Nl c3NlcyBmb3IgcmVnaXN0ZXJzIGFjY2VzcyovCi0tIAoyLjIwLjEKCgpfX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcg bGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmlu ZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg==