From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 31EF1CA9EA0 for ; Mon, 21 Oct 2019 02:11:43 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 0154821897 for ; Mon, 21 Oct 2019 02:11:43 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="pVwSctCe" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 0154821897 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=suse.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=fkKsmLHuPIutvPvdF8U2hDaIMaOjkzQF/eMhIUHFYLI=; b=pVwSctCeXMQG7j zqSP+tNb7wFmjxdYWzT8I3JVDz153d59xspxg6cqnqMrnInH49pTaO6G8LCH5NzJDpkII20p0F3q8 eWhvG/ZaxAL9t8xEj/XqM68HFJQ2TNVWhLxGmEQh7NoiiMHeifG7vJU0Yk/aY790ToH2p4L4rcjMn RdtYlaFmKf7fY2Ku8nfh4v0z0dEwvmoamC4RcGFCRTSfBklUbwVJGnGJluinOd+odmIaieU6wYR6/ f8QpmNlaT9e4gWSnTtDahAgyD7C8RUGCoEYgMO6TNOpMMcBnY6kUFY4pLnWbZ315ZPBzWEAh9K+5a Ln5Kf2vQ1NzZz2VtkR8A==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1iMNAT-0008RK-Ng; Mon, 21 Oct 2019 02:11:33 +0000 Received: from mx2.suse.de ([195.135.220.15] helo=mx1.suse.de) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1iMN9i-0007io-DN; Mon, 21 Oct 2019 02:10:48 +0000 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id 27E4CB294; Mon, 21 Oct 2019 02:10:45 +0000 (UTC) From: =?UTF-8?q?Andreas=20F=C3=A4rber?= To: linux-realtek-soc@lists.infradead.org Subject: [PATCH 3/3] ARM: dts: Prepare Realtek RTD1195 and MeLE X1000 Date: Mon, 21 Oct 2019 04:10:35 +0200 Message-Id: <20191021021035.7032-4-afaerber@suse.de> X-Mailer: git-send-email 2.16.4 In-Reply-To: <20191021021035.7032-1-afaerber@suse.de> References: <20191021021035.7032-1-afaerber@suse.de> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20191020_191046_745539_638AB2EC X-CRM114-Status: GOOD ( 13.20 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring , =?UTF-8?q?Andreas=20F=C3=A4rber?= , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org QWRkIERldmljZSBUcmVlcyBmb3IgUmVhbHRlayBSVEQxMTk1IFNvQyBhbmQgTWVMRSBYMTAwMCBU ViBib3guCgpSZXVzZSB0aGUgZXhpc3RpbmcgUlREMTI5NSB3YXRjaGRvZyBjb21wYXRpYmxlIGZv ciBub3cuCgpTaWduZWQtb2ZmLWJ5OiBBbmRyZWFzIEbDpHJiZXIgPGFmYWVyYmVyQHN1c2UuZGU+ Ci0tLQogYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUgICAgICAgICAgICAgICB8ICAgMiArCiBh cmNoL2FybS9ib290L2R0cy9ydGQxMTk1LW1lbGUteDEwMDAuZHRzIHwgIDMwICsrKysrKysrCiBh cmNoL2FybS9ib290L2R0cy9ydGQxMTk1LmR0c2kgICAgICAgICAgIHwgMTI4ICsrKysrKysrKysr KysrKysrKysrKysrKysrKysrKysKIDMgZmlsZXMgY2hhbmdlZCwgMTYwIGluc2VydGlvbnMoKykK IGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9ydGQxMTk1LW1lbGUteDEwMDAu ZHRzCiBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9vdC9kdHMvcnRkMTE5NS5kdHNpCgpk aWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUgYi9hcmNoL2FybS9ib290L2R0 cy9NYWtlZmlsZQppbmRleCA3M2QzMzYxMWMzNzIuLjg5YTk1MTQ4NWRhOCAxMDA2NDQKLS0tIGEv YXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUKKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZp bGUKQEAgLTg1OCw2ICs4NTgsOCBAQCBkdGItJChDT05GSUdfQVJDSF9RQ09NKSArPSBcCiBkdGIt JChDT05GSUdfQVJDSF9SREEpICs9IFwKIAlyZGE4ODEwcGwtb3JhbmdlcGktMmctaW90LmR0YiBc CiAJcmRhODgxMHBsLW9yYW5nZXBpLWk5Ni5kdGIKK2R0Yi0kKENPTkZJR19BUkNIX1JFQUxURUsp ICs9IFwKKwlydGQxMTk1LW1lbGUteDEwMDAuZHRiCiBkdGItJChDT05GSUdfQVJDSF9SRUFMVklF VykgKz0gXAogCWFybS1yZWFsdmlldy1wYjExNzYuZHRiIFwKIAlhcm0tcmVhbHZpZXctcGIxMW1w LmR0YiBcCmRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9ydGQxMTk1LW1lbGUteDEwMDAu ZHRzIGIvYXJjaC9hcm0vYm9vdC9kdHMvcnRkMTE5NS1tZWxlLXgxMDAwLmR0cwpuZXcgZmlsZSBt b2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAuLmNlOWEyNTU5NTBkMwotLS0gL2Rldi9udWxs CisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL3J0ZDExOTUtbWVsZS14MTAwMC5kdHMKQEAgLTAsMCAr MSwzMCBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChHUEwtMi4wLW9yLWxhdGVyIE9S IEJTRC0yLUNsYXVzZSkKKy8qCisgKiBDb3B5cmlnaHQgKGMpIDIwMTcgQW5kcmVhcyBGw6RyYmVy CisgKi8KKworL2R0cy12MS87CisKKyNpbmNsdWRlICJydGQxMTk1LmR0c2kiCisKKy8geworCWNv bXBhdGlibGUgPSAibWVsZSx4MTAwMCIsICJyZWFsdGVrLHJ0ZDExOTUiOworCW1vZGVsID0gIk1l TEUgWDEwMDAiOworCisJYWxpYXNlcyB7CisJCXNlcmlhbDAgPSAmdWFydDA7CisJfTsKKworCWNo b3NlbiB7CisJCXN0ZG91dC1wYXRoID0gInNlcmlhbDA6MTE1MjAwbjgiOworCX07CisKKwltZW1v cnkgeworCQlkZXZpY2VfdHlwZSA9ICJtZW1vcnkiOworCQlyZWcgPSA8MHgwIDB4NDAwMDAwMDA+ OworCX07Cit9OworCismdWFydDAgeworCXN0YXR1cyA9ICJva2F5IjsKK307CmRpZmYgLS1naXQg YS9hcmNoL2FybS9ib290L2R0cy9ydGQxMTk1LmR0c2kgYi9hcmNoL2FybS9ib290L2R0cy9ydGQx MTk1LmR0c2kKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAwLi40NzU3NDBj NjdkMjYKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2FybS9ib290L2R0cy9ydGQxMTk1LmR0c2kK QEAgLTAsMCArMSwxMjggQEAKKy8vIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMC1v ci1sYXRlciBPUiBCU0QtMi1DbGF1c2UpCisvKgorICogQ29weXJpZ2h0IChjKSAyMDE3IEFuZHJl YXMgRsOkcmJlcgorICovCisKKy9tZW1yZXNlcnZlLyAweDAwMDAwMDAwIDB4MDAwMGMwMDA7IC8q IGJvb3QgY29kZSAqLworL21lbXJlc2VydmUvIDB4MDAwMGMwMDAgMHgwMDBmNDAwMDsKKy9tZW1y ZXNlcnZlLyAweDAxYjAwMDAwIDB4MDA0MDAwMDA7IC8qIGF1ZGlvICovCisvbWVtcmVzZXJ2ZS8g MHgwMWZmZTAwMCAweDAwMDA0MDAwOyAvKiBycGMgcmluZ2J1ZiAqLworL21lbXJlc2VydmUvIDB4 MTAwMDAwMDAgMHgwMDEwMDAwMDsgLyogc2VjdXJlICovCisvbWVtcmVzZXJ2ZS8gMHgxN2ZmZjAw MCAweDAwMDAxMDAwOworL21lbXJlc2VydmUvIDB4MTgwMDAwMDAgMHgwMDEwMDAwMDsgLyogcmJ1 cyAqLworL21lbXJlc2VydmUvIDB4MTgxMDAwMDAgMHgwMTAwMDAwMDsgLyogbm9yICovCisKKyNp bmNsdWRlIDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9hcm0tZ2ljLmg+CisKKy8g eworCWNvbXBhdGlibGUgPSAicmVhbHRlayxydGQxMTk1IjsKKwlpbnRlcnJ1cHQtcGFyZW50ID0g PCZnaWM+OworCSNhZGRyZXNzLWNlbGxzID0gPDE+OworCSNzaXplLWNlbGxzID0gPDE+OworCisJ Y3B1cyB7CisJCSNhZGRyZXNzLWNlbGxzID0gPDE+OworCQkjc2l6ZS1jZWxscyA9IDwwPjsKKwor CQljcHUwOiBjcHVAMCB7CisJCQlkZXZpY2VfdHlwZSA9ICJjcHUiOworCQkJY29tcGF0aWJsZSA9 ICJhcm0sY29ydGV4LWE3IjsKKwkJCXJlZyA9IDwweDA+OworCQkJY2xvY2stZnJlcXVlbmN5ID0g PDEwMDAwMDAwMDA+OworCQl9OworCisJCWNwdTE6IGNwdUAxIHsKKwkJCWRldmljZV90eXBlID0g ImNwdSI7CisJCQljb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTciOworCQkJcmVnID0gPDB4MT47 CisJCQljbG9jay1mcmVxdWVuY3kgPSA8MTAwMDAwMDAwMD47CisJCX07CisJfTsKKworCXJlc2Vy dmVkLW1lbW9yeSB7CisJCSNhZGRyZXNzLWNlbGxzID0gPDE+OworCQkjc2l6ZS1jZWxscyA9IDwx PjsKKwkJcmFuZ2VzOworCisJCXNlY3VyZUAxMDAwMDAwMCB7CisJCQlyZWcgPSA8MHgxMDAwMDAw MCAweDEwMDAwMD47CisJCQluby1tYXA7CisJCX07CisKKwkJcmJ1c0AxODAwMDAwMCB7CisJCQly ZWcgPSA8MHgxODAwMDAwMCAweDEwMDAwMD47CisJCQluby1tYXA7CisJCX07CisKKwkJbm9yQDE4 MTAwMDAwIHsKKwkJCXJlZyA9IDwweDE4MTAwMDAwIDB4MTAwMDAwMD47CisJCQluby1tYXA7CisJ CX07CisJfTsKKworCWFybS1wbXUgeworCQljb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTctcG11 IjsKKwkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDQ4IElSUV9UWVBFX0xFVkVMX0hJR0g+LAorCQkJ ICAgICA8R0lDX1NQSSA0OSBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKKwkJaW50ZXJydXB0LWFmZmlu aXR5ID0gPCZjcHUwPiwgPCZjcHUxPjsKKwl9OworCisJdGltZXIgeworCQljb21wYXRpYmxlID0g ImFybSxhcm12Ny10aW1lciI7CisJCWludGVycnVwdHMgPSA8R0lDX1BQSSAxMworCQkJKEdJQ19D UFVfTUFTS19SQVcoMHhmKSB8IElSUV9UWVBFX0xFVkVMX0xPVyk+LAorCQkJICAgICA8R0lDX1BQ SSAxNAorCQkJKEdJQ19DUFVfTUFTS19SQVcoMHhmKSB8IElSUV9UWVBFX0xFVkVMX0xPVyk+LAor CQkJICAgICA8R0lDX1BQSSAxMQorCQkJKEdJQ19DUFVfTUFTS19SQVcoMHhmKSB8IElSUV9UWVBF X0xFVkVMX0xPVyk+LAorCQkJICAgICA8R0lDX1BQSSAxMAorCQkJKEdJQ19DUFVfTUFTS19SQVco MHhmKSB8IElSUV9UWVBFX0xFVkVMX0xPVyk+OworCQljbG9jay1mcmVxdWVuY3kgPSA8MjcwMDAw MDA+OworCX07CisKKwlvc2MyN006IG9zYyB7CisJCWNvbXBhdGlibGUgPSAiZml4ZWQtY2xvY2si OworCQljbG9jay1mcmVxdWVuY3kgPSA8MjcwMDAwMDA+OworCQkjY2xvY2stY2VsbHMgPSA8MD47 CisJCWNsb2NrLW91dHB1dC1uYW1lcyA9ICJvc2MyN00iOworCX07CisKKwlzb2MgeworCQljb21w YXRpYmxlID0gInNpbXBsZS1idXMiOworCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKKwkJI3NpemUt Y2VsbHMgPSA8MT47CisJCXJhbmdlczsKKworCQl3ZHQ6IHdhdGNoZG9nQDE4MDA3NjgwIHsKKwkJ CWNvbXBhdGlibGUgPSAicmVhbHRlayxydGQxMjk1LXdhdGNoZG9nIjsKKwkJCXJlZyA9IDwweDE4 MDA3NjgwIDB4MTAwPjsKKwkJCWNsb2NrcyA9IDwmb3NjMjdNPjsKKwkJfTsKKworCQl1YXJ0MDog c2VyaWFsQDE4MDA3ODAwIHsKKwkJCWNvbXBhdGlibGUgPSAic25wcyxkdy1hcGItdWFydCI7CisJ CQlyZWcgPSA8MHgxODAwNzgwMCAweDQwMD47CisJCQlyZWctc2hpZnQgPSA8Mj47CisJCQlyZWct aW8td2lkdGggPSA8ND47CisJCQljbG9jay1mcmVxdWVuY3kgPSA8MjcwMDAwMDA+OworCQkJc3Rh dHVzID0gImRpc2FibGVkIjsKKwkJfTsKKworCQl1YXJ0MTogc2VyaWFsQDE4MDFiMjAwIHsKKwkJ CWNvbXBhdGlibGUgPSAic25wcyxkdy1hcGItdWFydCI7CisJCQlyZWcgPSA8MHgxODAxYjIwMCAw eDEwMD47CisJCQlyZWctc2hpZnQgPSA8Mj47CisJCQlyZWctaW8td2lkdGggPSA8ND47CisJCQlj bG9jay1mcmVxdWVuY3kgPSA8MjcwMDAwMDA+OworCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKwkJ fTsKKworCQlnaWM6IGludGVycnVwdC1jb250cm9sbGVyQGZmMDExMDAwIHsKKwkJCWNvbXBhdGli bGUgPSAiYXJtLGNvcnRleC1hNy1naWMiOworCQkJcmVnID0gPDB4ZmYwMTEwMDAgMHgxMDAwPiwK KwkJCSAgICAgIDwweGZmMDEyMDAwIDB4MjAwMD47CisJCQlpbnRlcnJ1cHQtY29udHJvbGxlcjsK KwkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8Mz47CisJCX07CisJfTsKK307Ci0tIAoyLjE2LjQKCgpf X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0t a2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcK aHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2Vy bmVsCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.7 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id EE87ACA9EAF for ; Mon, 21 Oct 2019 02:10:51 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id CFD6B222CD for ; Mon, 21 Oct 2019 02:10:51 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726873AbfJUCKr (ORCPT ); Sun, 20 Oct 2019 22:10:47 -0400 Received: from mx2.suse.de ([195.135.220.15]:57670 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726866AbfJUCKr (ORCPT ); Sun, 20 Oct 2019 22:10:47 -0400 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id 27E4CB294; Mon, 21 Oct 2019 02:10:45 +0000 (UTC) From: =?UTF-8?q?Andreas=20F=C3=A4rber?= To: linux-realtek-soc@lists.infradead.org Cc: linux-arm-kernel@lists.infradead.org, =?UTF-8?q?Andreas=20F=C3=A4rber?= , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/3] ARM: dts: Prepare Realtek RTD1195 and MeLE X1000 Date: Mon, 21 Oct 2019 04:10:35 +0200 Message-Id: <20191021021035.7032-4-afaerber@suse.de> X-Mailer: git-send-email 2.16.4 In-Reply-To: <20191021021035.7032-1-afaerber@suse.de> References: <20191021021035.7032-1-afaerber@suse.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add Device Trees for Realtek RTD1195 SoC and MeLE X1000 TV box. Reuse the existing RTD1295 watchdog compatible for now. Signed-off-by: Andreas Färber --- arch/arm/boot/dts/Makefile | 2 + arch/arm/boot/dts/rtd1195-mele-x1000.dts | 30 ++++++++ arch/arm/boot/dts/rtd1195.dtsi | 128 +++++++++++++++++++++++++++++++ 3 files changed, 160 insertions(+) create mode 100644 arch/arm/boot/dts/rtd1195-mele-x1000.dts create mode 100644 arch/arm/boot/dts/rtd1195.dtsi diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 73d33611c372..89a951485da8 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -858,6 +858,8 @@ dtb-$(CONFIG_ARCH_QCOM) += \ dtb-$(CONFIG_ARCH_RDA) += \ rda8810pl-orangepi-2g-iot.dtb \ rda8810pl-orangepi-i96.dtb +dtb-$(CONFIG_ARCH_REALTEK) += \ + rtd1195-mele-x1000.dtb dtb-$(CONFIG_ARCH_REALVIEW) += \ arm-realview-pb1176.dtb \ arm-realview-pb11mp.dtb \ diff --git a/arch/arm/boot/dts/rtd1195-mele-x1000.dts b/arch/arm/boot/dts/rtd1195-mele-x1000.dts new file mode 100644 index 000000000000..ce9a255950d3 --- /dev/null +++ b/arch/arm/boot/dts/rtd1195-mele-x1000.dts @@ -0,0 +1,30 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Copyright (c) 2017 Andreas Färber + */ + +/dts-v1/; + +#include "rtd1195.dtsi" + +/ { + compatible = "mele,x1000", "realtek,rtd1195"; + model = "MeLE X1000"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + memory { + device_type = "memory"; + reg = <0x0 0x40000000>; + }; +}; + +&uart0 { + status = "okay"; +}; diff --git a/arch/arm/boot/dts/rtd1195.dtsi b/arch/arm/boot/dts/rtd1195.dtsi new file mode 100644 index 000000000000..475740c67d26 --- /dev/null +++ b/arch/arm/boot/dts/rtd1195.dtsi @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Copyright (c) 2017 Andreas Färber + */ + +/memreserve/ 0x00000000 0x0000c000; /* boot code */ +/memreserve/ 0x0000c000 0x000f4000; +/memreserve/ 0x01b00000 0x00400000; /* audio */ +/memreserve/ 0x01ffe000 0x00004000; /* rpc ringbuf */ +/memreserve/ 0x10000000 0x00100000; /* secure */ +/memreserve/ 0x17fff000 0x00001000; +/memreserve/ 0x18000000 0x00100000; /* rbus */ +/memreserve/ 0x18100000 0x01000000; /* nor */ + +#include + +/ { + compatible = "realtek,rtd1195"; + interrupt-parent = <&gic>; + #address-cells = <1>; + #size-cells = <1>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x0>; + clock-frequency = <1000000000>; + }; + + cpu1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x1>; + clock-frequency = <1000000000>; + }; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + secure@10000000 { + reg = <0x10000000 0x100000>; + no-map; + }; + + rbus@18000000 { + reg = <0x18000000 0x100000>; + no-map; + }; + + nor@18100000 { + reg = <0x18100000 0x1000000>; + no-map; + }; + }; + + arm-pmu { + compatible = "arm,cortex-a7-pmu"; + interrupts = , + ; + interrupt-affinity = <&cpu0>, <&cpu1>; + }; + + timer { + compatible = "arm,armv7-timer"; + interrupts = , + , + , + ; + clock-frequency = <27000000>; + }; + + osc27M: osc { + compatible = "fixed-clock"; + clock-frequency = <27000000>; + #clock-cells = <0>; + clock-output-names = "osc27M"; + }; + + soc { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + wdt: watchdog@18007680 { + compatible = "realtek,rtd1295-watchdog"; + reg = <0x18007680 0x100>; + clocks = <&osc27M>; + }; + + uart0: serial@18007800 { + compatible = "snps,dw-apb-uart"; + reg = <0x18007800 0x400>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <27000000>; + status = "disabled"; + }; + + uart1: serial@1801b200 { + compatible = "snps,dw-apb-uart"; + reg = <0x1801b200 0x100>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <27000000>; + status = "disabled"; + }; + + gic: interrupt-controller@ff011000 { + compatible = "arm,cortex-a7-gic"; + reg = <0xff011000 0x1000>, + <0xff012000 0x2000>; + interrupt-controller; + #interrupt-cells = <3>; + }; + }; +}; -- 2.16.4