From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.3 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 076CBFA372C for ; Thu, 7 Nov 2019 02:28:14 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id BE0802077C for ; Thu, 7 Nov 2019 02:28:13 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=ideasonboard.com header.i=@ideasonboard.com header.b="bxv8j5xO" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727778AbfKGC2N (ORCPT ); Wed, 6 Nov 2019 21:28:13 -0500 Received: from perceval.ideasonboard.com ([213.167.242.64]:47308 "EHLO perceval.ideasonboard.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727328AbfKGC2N (ORCPT ); Wed, 6 Nov 2019 21:28:13 -0500 Received: from pendragon.ideasonboard.com (81-175-216-236.bb.dnainternet.fi [81.175.216.236]) by perceval.ideasonboard.com (Postfix) with ESMTPSA id C7B57329; Thu, 7 Nov 2019 03:28:09 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ideasonboard.com; s=mail; t=1573093690; bh=g8WCwZH0F1Be0j0AjbbhXu+pCdV/dxFX9Y1zX3Y9JE8=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=bxv8j5xOQ1YZTjo6AFlNB4lz27SBs4nQrZ7GbjDNGMl01tt8r8KWijppWCcHeeOpI L1P39vChxcZYH110na1olQ3GwoymnwRpB18vdsgOpVNbSMCdj9/W78e3pEPx99tgGq i9eua8vTCyKExw7O3dFoLsHzJyKDFX/DSIoLGhkY= Date: Thu, 7 Nov 2019 04:28:01 +0200 From: Laurent Pinchart To: Geert Uytterhoeven Cc: Kieran Bingham , David Airlie , Daniel Vetter , Rob Herring , Mark Rutland , Magnus Damm , dri-devel@lists.freedesktop.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [PATCH 3/3] arm64: dts: renesas: rcar-gen3: Replace "vsps" by "renesas,vsps" Message-ID: <20191107022801.GJ4878@pendragon.ideasonboard.com> References: <20191105183504.21447-1-geert+renesas@glider.be> <20191105183504.21447-4-geert+renesas@glider.be> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <20191105183504.21447-4-geert+renesas@glider.be> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-renesas-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org Hi Geert, Thank you for the patch. On Tue, Nov 05, 2019 at 07:35:04PM +0100, Geert Uytterhoeven wrote: > The Renesas-specific "vsps" property lacks a vendor prefix. > Add a "renesas," prefix to comply with DT best practises. > > Signed-off-by: Geert Uytterhoeven > --- > This depends on '[PATCH 2/3] drm: rcar-du: Recognize "renesas,vsps" in > addition to "vsps"'. Reviewed-by: Laurent Pinchart (once 2/3 will be upstream) > --- > arch/arm64/boot/dts/renesas/r8a774a1.dtsi | 2 +- > arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 2 +- > arch/arm64/boot/dts/renesas/r8a774c0.dtsi | 3 ++- > arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi | 2 +- > arch/arm64/boot/dts/renesas/r8a7795.dtsi | 3 ++- > arch/arm64/boot/dts/renesas/r8a7796.dtsi | 2 +- > arch/arm64/boot/dts/renesas/r8a77965.dtsi | 2 +- > arch/arm64/boot/dts/renesas/r8a77970.dtsi | 3 ++- > arch/arm64/boot/dts/renesas/r8a77980.dtsi | 3 ++- > arch/arm64/boot/dts/renesas/r8a77990.dtsi | 2 +- > arch/arm64/boot/dts/renesas/r8a77995.dtsi | 2 +- > 11 files changed, 15 insertions(+), 11 deletions(-) > > diff --git a/arch/arm64/boot/dts/renesas/r8a774a1.dtsi b/arch/arm64/boot/dts/renesas/r8a774a1.dtsi > index 34a9f472fbb43072..0a48b53c3f9dcd69 100644 > --- a/arch/arm64/boot/dts/renesas/r8a774a1.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a774a1.dtsi > @@ -2640,7 +2640,7 @@ > clock-names = "du.0", "du.1", "du.2"; > status = "disabled"; > > - vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>; > > ports { > #address-cells = <1>; > diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi > index fe78387e4bb866ec..2ef0e136c84dcd25 100644 > --- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi > @@ -2486,7 +2486,7 @@ > clock-names = "du.0", "du.1", "du.3"; > status = "disabled"; > > - vsps = <&vspd0 0>, <&vspd1 0>, <&vspd0 1>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd0 1>; > > ports { > #address-cells = <1>; > diff --git a/arch/arm64/boot/dts/renesas/r8a774c0.dtsi b/arch/arm64/boot/dts/renesas/r8a774c0.dtsi > index c7bdc3606323fc97..40aceb6681474f0d 100644 > --- a/arch/arm64/boot/dts/renesas/r8a774c0.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a774c0.dtsi > @@ -1813,7 +1813,8 @@ > clocks = <&cpg CPG_MOD 724>, > <&cpg CPG_MOD 723>; > clock-names = "du.0", "du.1"; > - vsps = <&vspd0 0>, <&vspd1 0>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>; > + > status = "disabled"; > > ports { > diff --git a/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi b/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi > index 14d8513d2a47336f..29b20e8aca5863e4 100644 > --- a/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi > @@ -30,7 +30,7 @@ > }; > > &du { > - vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, <&vspd3 0>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, <&vspd3 0>; > }; > > &fcpvb1 { > diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi > index fde6ec122d3b4006..c7b4ece0ab3ee03f 100644 > --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi > @@ -3184,7 +3184,8 @@ > clock-names = "du.0", "du.1", "du.2", "du.3"; > > renesas,cmms = <&cmm0>, <&cmm1>, <&cmm2>, <&cmm3>; > - vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, <&vspd0 1>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, > + <&vspd0 1>; > > status = "disabled"; > > diff --git a/arch/arm64/boot/dts/renesas/r8a7796.dtsi b/arch/arm64/boot/dts/renesas/r8a7796.dtsi > index b9db882b0351155c..95fa1608add896bf 100644 > --- a/arch/arm64/boot/dts/renesas/r8a7796.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a7796.dtsi > @@ -2824,7 +2824,7 @@ > clock-names = "du.0", "du.1", "du.2"; > > renesas,cmms = <&cmm0>, <&cmm1>, <&cmm2>; > - vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>; > > status = "disabled"; > > diff --git a/arch/arm64/boot/dts/renesas/r8a77965.dtsi b/arch/arm64/boot/dts/renesas/r8a77965.dtsi > index bdbe197774d2f659..fb48dabb25adaf77 100644 > --- a/arch/arm64/boot/dts/renesas/r8a77965.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a77965.dtsi > @@ -2500,7 +2500,7 @@ > clock-names = "du.0", "du.1", "du.3"; > > renesas,cmms = <&cmm0>, <&cmm1>, <&cmm3>; > - vsps = <&vspd0 0>, <&vspd1 0>, <&vspd0 1>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd0 1>; > > status = "disabled"; > > diff --git a/arch/arm64/boot/dts/renesas/r8a77970.dtsi b/arch/arm64/boot/dts/renesas/r8a77970.dtsi > index 0d0558e53533f0dc..c47608c3e0fa066f 100644 > --- a/arch/arm64/boot/dts/renesas/r8a77970.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a77970.dtsi > @@ -1121,7 +1121,8 @@ > clock-names = "du.0"; > power-domains = <&sysc R8A77970_PD_ALWAYS_ON>; > resets = <&cpg 724>; > - vsps = <&vspd0 0>; > + renesas,vsps = <&vspd0 0>; > + > status = "disabled"; > > ports { > diff --git a/arch/arm64/boot/dts/renesas/r8a77980.dtsi b/arch/arm64/boot/dts/renesas/r8a77980.dtsi > index 4d86669af819f089..53a01265233901fe 100644 > --- a/arch/arm64/boot/dts/renesas/r8a77980.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a77980.dtsi > @@ -1496,7 +1496,8 @@ > clock-names = "du.0"; > power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; > resets = <&cpg 724>; > - vsps = <&vspd0 0>; > + renesas,vsps = <&vspd0 0>; > + > status = "disabled"; > > ports { > diff --git a/arch/arm64/boot/dts/renesas/r8a77990.dtsi b/arch/arm64/boot/dts/renesas/r8a77990.dtsi > index 67a6824a962c57a1..8283eb311eac6334 100644 > --- a/arch/arm64/boot/dts/renesas/r8a77990.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a77990.dtsi > @@ -1791,7 +1791,7 @@ > reset-names = "du.0"; > > renesas,cmms = <&cmm0>, <&cmm1>; > - vsps = <&vspd0 0>, <&vspd1 0>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>; > > status = "disabled"; > > diff --git a/arch/arm64/boot/dts/renesas/r8a77995.dtsi b/arch/arm64/boot/dts/renesas/r8a77995.dtsi > index e6ee2b709ba61bd3..d969d7347cf872a4 100644 > --- a/arch/arm64/boot/dts/renesas/r8a77995.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a77995.dtsi > @@ -1024,7 +1024,7 @@ > reset-names = "du.0"; > > renesas,cmms = <&cmm0>, <&cmm1>; > - vsps = <&vspd0 0>, <&vspd1 0>; > + renesas,vsps = <&vspd0 0>, <&vspd1 0>; > > status = "disabled"; > -- Regards, Laurent Pinchart From mboxrd@z Thu Jan 1 00:00:00 1970 From: Laurent Pinchart Subject: Re: [PATCH 3/3] arm64: dts: renesas: rcar-gen3: Replace "vsps" by "renesas,vsps" Date: Thu, 7 Nov 2019 04:28:01 +0200 Message-ID: <20191107022801.GJ4878@pendragon.ideasonboard.com> References: <20191105183504.21447-1-geert+renesas@glider.be> <20191105183504.21447-4-geert+renesas@glider.be> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Received: from perceval.ideasonboard.com (perceval.ideasonboard.com [IPv6:2001:4b98:dc2:55:216:3eff:fef7:d647]) by gabe.freedesktop.org (Postfix) with ESMTPS id 80CCD6EE6F for ; Thu, 7 Nov 2019 02:28:12 +0000 (UTC) Content-Disposition: inline In-Reply-To: <20191105183504.21447-4-geert+renesas@glider.be> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: Geert Uytterhoeven Cc: Mark Rutland , devicetree@vger.kernel.org, David Airlie , Kieran Bingham , Magnus Damm , dri-devel@lists.freedesktop.org, linux-renesas-soc@vger.kernel.org, Rob Herring List-Id: dri-devel@lists.freedesktop.org SGkgR2VlcnQsCgpUaGFuayB5b3UgZm9yIHRoZSBwYXRjaC4KCk9uIFR1ZSwgTm92IDA1LCAyMDE5 IGF0IDA3OjM1OjA0UE0gKzAxMDAsIEdlZXJ0IFV5dHRlcmhvZXZlbiB3cm90ZToKPiBUaGUgUmVu ZXNhcy1zcGVjaWZpYyAidnNwcyIgcHJvcGVydHkgbGFja3MgYSB2ZW5kb3IgcHJlZml4Lgo+IEFk ZCBhICJyZW5lc2FzLCIgcHJlZml4IHRvIGNvbXBseSB3aXRoIERUIGJlc3QgcHJhY3Rpc2VzLgo+ IAo+IFNpZ25lZC1vZmYtYnk6IEdlZXJ0IFV5dHRlcmhvZXZlbiA8Z2VlcnQrcmVuZXNhc0BnbGlk ZXIuYmU+Cj4gLS0tCj4gVGhpcyBkZXBlbmRzIG9uICdbUEFUQ0ggMi8zXSBkcm06IHJjYXItZHU6 IFJlY29nbml6ZSAicmVuZXNhcyx2c3BzIiBpbgo+IGFkZGl0aW9uIHRvICJ2c3BzIicuCgpSZXZp ZXdlZC1ieTogTGF1cmVudCBQaW5jaGFydCA8bGF1cmVudC5waW5jaGFydEBpZGVhc29uYm9hcmQu Y29tPgoKKG9uY2UgMi8zIHdpbGwgYmUgdXBzdHJlYW0pCgo+IC0tLQo+ICBhcmNoL2FybTY0L2Jv b3QvZHRzL3JlbmVzYXMvcjhhNzc0YTEuZHRzaSAgICB8IDIgKy0KPiAgYXJjaC9hcm02NC9ib290 L2R0cy9yZW5lc2FzL3I4YTc3NGIxLmR0c2kgICAgfCAyICstCj4gIGFyY2gvYXJtNjQvYm9vdC9k dHMvcmVuZXNhcy9yOGE3NzRjMC5kdHNpICAgIHwgMyArKy0KPiAgYXJjaC9hcm02NC9ib290L2R0 cy9yZW5lc2FzL3I4YTc3OTUtZXMxLmR0c2kgfCAyICstCj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMv cmVuZXNhcy9yOGE3Nzk1LmR0c2kgICAgIHwgMyArKy0KPiAgYXJjaC9hcm02NC9ib290L2R0cy9y ZW5lc2FzL3I4YTc3OTYuZHRzaSAgICAgfCAyICstCj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvcmVu ZXNhcy9yOGE3Nzk2NS5kdHNpICAgIHwgMiArLQo+ICBhcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVz YXMvcjhhNzc5NzAuZHRzaSAgICB8IDMgKystCj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNh cy9yOGE3Nzk4MC5kdHNpICAgIHwgMyArKy0KPiAgYXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2Fz L3I4YTc3OTkwLmR0c2kgICAgfCAyICstCj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9y OGE3Nzk5NS5kdHNpICAgIHwgMiArLQo+ICAxMSBmaWxlcyBjaGFuZ2VkLCAxNSBpbnNlcnRpb25z KCspLCAxMSBkZWxldGlvbnMoLSkKPiAKPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9ib290L2R0 cy9yZW5lc2FzL3I4YTc3NGExLmR0c2kgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhh Nzc0YTEuZHRzaQo+IGluZGV4IDM0YTlmNDcyZmJiNDMwNzIuLjBhNDhiNTNjM2Y5ZGNkNjkgMTAw NjQ0Cj4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2FzL3I4YTc3NGExLmR0c2kKPiAr KysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc0YTEuZHRzaQo+IEBAIC0yNjQw LDcgKzI2NDAsNyBAQAo+ICAJCQljbG9jay1uYW1lcyA9ICJkdS4wIiwgImR1LjEiLCAiZHUuMiI7 Cj4gIAkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gIAo+IC0JCQl2c3BzID0gPCZ2c3BkMCAwPiwg PCZ2c3BkMSAwPiwgPCZ2c3BkMiAwPjsKPiArCQkJcmVuZXNhcyx2c3BzID0gPCZ2c3BkMCAwPiwg PCZ2c3BkMSAwPiwgPCZ2c3BkMiAwPjsKPiAgCj4gIAkJCXBvcnRzIHsKPiAgCQkJCSNhZGRyZXNz LWNlbGxzID0gPDE+Owo+IGRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMv cjhhNzc0YjEuZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3NzRiMS5kdHNp Cj4gaW5kZXggZmU3ODM4N2U0YmI4NjZlYy4uMmVmMGUxMzZjODRkY2QyNSAxMDA2NDQKPiAtLS0g YS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc0YjEuZHRzaQo+ICsrKyBiL2FyY2gv YXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3NzRiMS5kdHNpCj4gQEAgLTI0ODYsNyArMjQ4Niw3 IEBACj4gIAkJCWNsb2NrLW5hbWVzID0gImR1LjAiLCAiZHUuMSIsICJkdS4zIjsKPiAgCQkJc3Rh dHVzID0gImRpc2FibGVkIjsKPiAgCj4gLQkJCXZzcHMgPSA8JnZzcGQwIDA+LCA8JnZzcGQxIDA+ LCA8JnZzcGQwIDE+Owo+ICsJCQlyZW5lc2FzLHZzcHMgPSA8JnZzcGQwIDA+LCA8JnZzcGQxIDA+ LCA8JnZzcGQwIDE+Owo+ICAKPiAgCQkJcG9ydHMgewo+ICAJCQkJI2FkZHJlc3MtY2VsbHMgPSA8 MT47Cj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3NzRjMC5k dHNpIGIvYXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2FzL3I4YTc3NGMwLmR0c2kKPiBpbmRleCBj N2JkYzM2MDYzMjNmYzk3Li40MGFjZWI2NjgxNDc0ZjBkIDEwMDY0NAo+IC0tLSBhL2FyY2gvYXJt NjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3NzRjMC5kdHNpCj4gKysrIGIvYXJjaC9hcm02NC9ib290 L2R0cy9yZW5lc2FzL3I4YTc3NGMwLmR0c2kKPiBAQCAtMTgxMyw3ICsxODEzLDggQEAKPiAgCQkJ Y2xvY2tzID0gPCZjcGcgQ1BHX01PRCA3MjQ+LAo+ICAJCQkJIDwmY3BnIENQR19NT0QgNzIzPjsK PiAgCQkJY2xvY2stbmFtZXMgPSAiZHUuMCIsICJkdS4xIjsKPiAtCQkJdnNwcyA9IDwmdnNwZDAg MD4sIDwmdnNwZDEgMD47Cj4gKwkJCXJlbmVzYXMsdnNwcyA9IDwmdnNwZDAgMD4sIDwmdnNwZDEg MD47Cj4gKwo+ICAJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICAKPiAgCQkJcG9ydHMgewo+IGRp ZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5NS1lczEuZHRzaSBi L2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3Nzk1LWVzMS5kdHNpCj4gaW5kZXggMTRk ODUxM2QyYTQ3MzM2Zi4uMjliMjBlOGFjYTU4NjNlNCAxMDA2NDQKPiAtLS0gYS9hcmNoL2FybTY0 L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5NS1lczEuZHRzaQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9v dC9kdHMvcmVuZXNhcy9yOGE3Nzk1LWVzMS5kdHNpCj4gQEAgLTMwLDcgKzMwLDcgQEAKPiAgfTsK PiAgCj4gICZkdSB7Cj4gLQl2c3BzID0gPCZ2c3BkMCAwPiwgPCZ2c3BkMSAwPiwgPCZ2c3BkMiAw PiwgPCZ2c3BkMyAwPjsKPiArCXJlbmVzYXMsdnNwcyA9IDwmdnNwZDAgMD4sIDwmdnNwZDEgMD4s IDwmdnNwZDIgMD4sIDwmdnNwZDMgMD47Cj4gIH07Cj4gIAo+ICAmZmNwdmIxIHsKPiBkaWZmIC0t Z2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2FzL3I4YTc3OTUuZHRzaSBiL2FyY2gvYXJt NjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3Nzk1LmR0c2kKPiBpbmRleCBmZGU2ZWMxMjJkM2I0MDA2 Li5jN2I0ZWNlMGFiM2VlMDNmIDEwMDY0NAo+IC0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVu ZXNhcy9yOGE3Nzk1LmR0c2kKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhh Nzc5NS5kdHNpCj4gQEAgLTMxODQsNyArMzE4NCw4IEBACj4gIAkJCWNsb2NrLW5hbWVzID0gImR1 LjAiLCAiZHUuMSIsICJkdS4yIiwgImR1LjMiOwo+ICAKPiAgCQkJcmVuZXNhcyxjbW1zID0gPCZj bW0wPiwgPCZjbW0xPiwgPCZjbW0yPiwgPCZjbW0zPjsKPiAtCQkJdnNwcyA9IDwmdnNwZDAgMD4s IDwmdnNwZDEgMD4sIDwmdnNwZDIgMD4sIDwmdnNwZDAgMT47Cj4gKwkJCXJlbmVzYXMsdnNwcyA9 IDwmdnNwZDAgMD4sIDwmdnNwZDEgMD4sIDwmdnNwZDIgMD4sCj4gKwkJCQkgICAgICAgPCZ2c3Bk MCAxPjsKPiAgCj4gIAkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gIAo+IGRpZmYgLS1naXQgYS9h cmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5Ni5kdHNpIGIvYXJjaC9hcm02NC9ib290 L2R0cy9yZW5lc2FzL3I4YTc3OTYuZHRzaQo+IGluZGV4IGI5ZGI4ODJiMDM1MTE1NWMuLjk1ZmEx NjA4YWRkODk2YmYgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2FzL3I4 YTc3OTYuZHRzaQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3Nzk2LmR0 c2kKPiBAQCAtMjgyNCw3ICsyODI0LDcgQEAKPiAgCQkJY2xvY2stbmFtZXMgPSAiZHUuMCIsICJk dS4xIiwgImR1LjIiOwo+ICAKPiAgCQkJcmVuZXNhcyxjbW1zID0gPCZjbW0wPiwgPCZjbW0xPiwg PCZjbW0yPjsKPiAtCQkJdnNwcyA9IDwmdnNwZDAgMD4sIDwmdnNwZDEgMD4sIDwmdnNwZDIgMD47 Cj4gKwkJCXJlbmVzYXMsdnNwcyA9IDwmdnNwZDAgMD4sIDwmdnNwZDEgMD4sIDwmdnNwZDIgMD47 Cj4gIAo+ICAJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICAKPiBkaWZmIC0tZ2l0IGEvYXJjaC9h cm02NC9ib290L2R0cy9yZW5lc2FzL3I4YTc3OTY1LmR0c2kgYi9hcmNoL2FybTY0L2Jvb3QvZHRz L3JlbmVzYXMvcjhhNzc5NjUuZHRzaQo+IGluZGV4IGJkYmUxOTc3NzRkMmY2NTkuLmZiNDhkYWJi MjVhZGFmNzcgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2FzL3I4YTc3 OTY1LmR0c2kKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5NjUuZHRz aQo+IEBAIC0yNTAwLDcgKzI1MDAsNyBAQAo+ICAJCQljbG9jay1uYW1lcyA9ICJkdS4wIiwgImR1 LjEiLCAiZHUuMyI7Cj4gIAo+ICAJCQlyZW5lc2FzLGNtbXMgPSA8JmNtbTA+LCA8JmNtbTE+LCA8 JmNtbTM+Owo+IC0JCQl2c3BzID0gPCZ2c3BkMCAwPiwgPCZ2c3BkMSAwPiwgPCZ2c3BkMCAxPjsK PiArCQkJcmVuZXNhcyx2c3BzID0gPCZ2c3BkMCAwPiwgPCZ2c3BkMSAwPiwgPCZ2c3BkMCAxPjsK PiAgCj4gIAkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gIAo+IGRpZmYgLS1naXQgYS9hcmNoL2Fy bTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5NzAuZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMv cmVuZXNhcy9yOGE3Nzk3MC5kdHNpCj4gaW5kZXggMGQwNTU4ZTUzNTMzZjBkYy4uYzQ3NjA4YzNl MGZhMDY2ZiAxMDA2NDQKPiAtLS0gYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5 NzAuZHRzaQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3Nzk3MC5kdHNp Cj4gQEAgLTExMjEsNyArMTEyMSw4IEBACj4gIAkJCWNsb2NrLW5hbWVzID0gImR1LjAiOwo+ICAJ CQlwb3dlci1kb21haW5zID0gPCZzeXNjIFI4QTc3OTcwX1BEX0FMV0FZU19PTj47Cj4gIAkJCXJl c2V0cyA9IDwmY3BnIDcyND47Cj4gLQkJCXZzcHMgPSA8JnZzcGQwIDA+Owo+ICsJCQlyZW5lc2Fz LHZzcHMgPSA8JnZzcGQwIDA+Owo+ICsKPiAgCQkJc3RhdHVzID0gImRpc2FibGVkIjsKPiAgCj4g IAkJCXBvcnRzIHsKPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2FzL3I4 YTc3OTgwLmR0c2kgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5ODAuZHRzaQo+ IGluZGV4IDRkODY2NjlhZjgxOWYwODkuLjUzYTAxMjY1MjMzOTAxZmUgMTAwNjQ0Cj4gLS0tIGEv YXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2FzL3I4YTc3OTgwLmR0c2kKPiArKysgYi9hcmNoL2Fy bTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5ODAuZHRzaQo+IEBAIC0xNDk2LDcgKzE0OTYsOCBA QAo+ICAJCQljbG9jay1uYW1lcyA9ICJkdS4wIjsKPiAgCQkJcG93ZXItZG9tYWlucyA9IDwmc3lz YyBSOEE3Nzk4MF9QRF9BTFdBWVNfT04+Owo+ICAJCQlyZXNldHMgPSA8JmNwZyA3MjQ+Owo+IC0J CQl2c3BzID0gPCZ2c3BkMCAwPjsKPiArCQkJcmVuZXNhcyx2c3BzID0gPCZ2c3BkMCAwPjsKPiAr Cj4gIAkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gIAo+ICAJCQlwb3J0cyB7Cj4gZGlmZiAtLWdp dCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3Nzk5MC5kdHNpIGIvYXJjaC9hcm02 NC9ib290L2R0cy9yZW5lc2FzL3I4YTc3OTkwLmR0c2kKPiBpbmRleCA2N2E2ODI0YTk2MmM1N2Ex Li44MjgzZWIzMTFlYWM2MzM0IDEwMDY0NAo+IC0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVu ZXNhcy9yOGE3Nzk5MC5kdHNpCj4gKysrIGIvYXJjaC9hcm02NC9ib290L2R0cy9yZW5lc2FzL3I4 YTc3OTkwLmR0c2kKPiBAQCAtMTc5MSw3ICsxNzkxLDcgQEAKPiAgCQkJcmVzZXQtbmFtZXMgPSAi ZHUuMCI7Cj4gIAo+ICAJCQlyZW5lc2FzLGNtbXMgPSA8JmNtbTA+LCA8JmNtbTE+Owo+IC0JCQl2 c3BzID0gPCZ2c3BkMCAwPiwgPCZ2c3BkMSAwPjsKPiArCQkJcmVuZXNhcyx2c3BzID0gPCZ2c3Bk MCAwPiwgPCZ2c3BkMSAwPjsKPiAgCj4gIAkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gIAo+IGRp ZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JlbmVzYXMvcjhhNzc5OTUuZHRzaSBiL2Fy Y2gvYXJtNjQvYm9vdC9kdHMvcmVuZXNhcy9yOGE3Nzk5NS5kdHNpCj4gaW5kZXggZTZlZTJiNzA5 YmE2MWJkMy4uZDk2OWQ3MzQ3Y2Y4NzJhNCAxMDA2NDQKPiAtLS0gYS9hcmNoL2FybTY0L2Jvb3Qv ZHRzL3JlbmVzYXMvcjhhNzc5OTUuZHRzaQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcmVu ZXNhcy9yOGE3Nzk5NS5kdHNpCj4gQEAgLTEwMjQsNyArMTAyNCw3IEBACj4gIAkJCXJlc2V0LW5h bWVzID0gImR1LjAiOwo+ICAKPiAgCQkJcmVuZXNhcyxjbW1zID0gPCZjbW0wPiwgPCZjbW0xPjsK PiAtCQkJdnNwcyA9IDwmdnNwZDAgMD4sIDwmdnNwZDEgMD47Cj4gKwkJCXJlbmVzYXMsdnNwcyA9 IDwmdnNwZDAgMD4sIDwmdnNwZDEgMD47Cj4gIAo+ICAJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ ICAKCi0tIApSZWdhcmRzLAoKTGF1cmVudCBQaW5jaGFydApfX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGluZyBsaXN0CmRyaS1kZXZl bEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFp bG1hbi9saXN0aW5mby9kcmktZGV2ZWw=