From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9B472C43331 for ; Wed, 13 Nov 2019 11:23:36 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 6599421783 for ; Wed, 13 Nov 2019 11:23:36 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=onstation.org header.i=@onstation.org header.b="h235/kz+" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727815AbfKMLXf (ORCPT ); Wed, 13 Nov 2019 06:23:35 -0500 Received: from onstation.org ([52.200.56.107]:52482 "EHLO onstation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727567AbfKMLXf (ORCPT ); Wed, 13 Nov 2019 06:23:35 -0500 Received: from localhost (c-98-239-145-235.hsd1.wv.comcast.net [98.239.145.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: masneyb) by onstation.org (Postfix) with ESMTPSA id 7496B3E994; Wed, 13 Nov 2019 11:23:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=onstation.org; s=default; t=1573644214; bh=4MvO+CcmqmSuCYtwPmAx/jbzbsyC5uBqRsZbzaDLlGs=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=h235/kz+Hbf35LEDekFbNNNia4DVabJuac7lXLV+XBvxChJk5YeKhERIysigCjELU qKKg0hV1avsRUHyy8a/ikxgwbq7OdCxd7u1pe/FD+rbNO7+FNc3EUb26UY1/NBLyr8 jzd+CV+NS5plL72Gaz4Y2e9U9Bm5u/NC8ejlix0Q= Date: Wed, 13 Nov 2019 06:23:34 -0500 From: Brian Masney To: Jeffrey Hugo Cc: Rob Clark , Rob Clark , freedreno , lkml , "open list:DRM PANEL DRIVERS" , MSM , Sean Paul Subject: Re: [PATCH] drm/msm/mdp5: enable autocommit Message-ID: <20191113112334.GA18702@onstation.org> References: <20191112104854.20850-1-masneyb@onstation.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On Tue, Nov 12, 2019 at 08:38:27AM -0700, Jeffrey Hugo wrote: > On Tue, Nov 12, 2019 at 3:49 AM Brian Masney wrote: > > > > Since the introduction of commit 2d99ced787e3 ("drm/msm: async commit > > support"), command-mode panels began throwing the following errors: > > > > msm fd900000.mdss: pp done time out, lm=0 > > > > Let's fix this by enabling the autorefresh feature that's available in > > the MDP starting at version 1.0. This will cause the MDP to > > automatically send a frame to the panel every time the panel invokes > > the TE signal, which will trigger the PP_DONE IRQ. This requires not > > sending a START signal for command-mode panels. > > > > This fixes the error and gives us a counter for command-mode panels that > > we can use to implement async commit support for the MDP5 in a follow up > > patch. > > > > Signed-off-by: Brian Masney > > Suggested-by: Jeffrey Hugo > > --- > > drivers/gpu/drm/msm/disp/mdp5/mdp5_crtc.c | 15 ++++++++++++++- > > drivers/gpu/drm/msm/disp/mdp5/mdp5_ctl.c | 9 +-------- > > 2 files changed, 15 insertions(+), 9 deletions(-) > > > > diff --git a/drivers/gpu/drm/msm/disp/mdp5/mdp5_crtc.c b/drivers/gpu/drm/msm/disp/mdp5/mdp5_crtc.c > > index 05cc04f729d6..539348cb6331 100644 > > --- a/drivers/gpu/drm/msm/disp/mdp5/mdp5_crtc.c > > +++ b/drivers/gpu/drm/msm/disp/mdp5/mdp5_crtc.c > > @@ -456,6 +456,7 @@ static void mdp5_crtc_atomic_enable(struct drm_crtc *crtc, > > { > > struct mdp5_crtc *mdp5_crtc = to_mdp5_crtc(crtc); > > struct mdp5_crtc_state *mdp5_cstate = to_mdp5_crtc_state(crtc->state); > > + struct mdp5_pipeline *pipeline = &mdp5_cstate->pipeline; > > struct mdp5_kms *mdp5_kms = get_kms(crtc); > > struct device *dev = &mdp5_kms->pdev->dev; > > > > @@ -493,9 +494,21 @@ static void mdp5_crtc_atomic_enable(struct drm_crtc *crtc, > > > > mdp_irq_register(&mdp5_kms->base, &mdp5_crtc->err); > > > > - if (mdp5_cstate->cmd_mode) > > + if (mdp5_cstate->cmd_mode) { > > mdp_irq_register(&mdp5_kms->base, &mdp5_crtc->pp_done); > > > > + /* > > + * Enable autorefresh so we get regular ping/pong IRQs. > > + * - Bit 31 is the enable bit > > + * - Bits 0-15 represent the frame count, specifically how many > > + * TE events before the MDP sends a frame. > > + */ > > + mdp5_write(mdp5_kms, > > + REG_MDP5_PP_AUTOREFRESH_CONFIG(pipeline->mixer->pp), > > + BIT(31) | BIT(0)); > > + crtc_flush_all(crtc); > > + } > > + > > mdp5_crtc->enabled = true; > > } > > > > diff --git a/drivers/gpu/drm/msm/disp/mdp5/mdp5_ctl.c b/drivers/gpu/drm/msm/disp/mdp5/mdp5_ctl.c > > index 030279d7b64b..aee295abada3 100644 > > --- a/drivers/gpu/drm/msm/disp/mdp5/mdp5_ctl.c > > +++ b/drivers/gpu/drm/msm/disp/mdp5/mdp5_ctl.c > > @@ -187,14 +187,7 @@ static bool start_signal_needed(struct mdp5_ctl *ctl, > > if (!ctl->encoder_enabled) > > return false; > > > > - switch (intf->type) { > > - case INTF_WB: > > - return true; > > - case INTF_DSI: > > - return intf->mode == MDP5_INTF_DSI_MODE_COMMAND; > > - default: > > - return false; > > - } > > + return intf->type == INTF_WB; > > } > > I don't think this fully works. > > The whole "flush" thing exists because the configuration is double > buffered. You write to the flush register to tell the hardware to > pickup the new configuration, but it doesn't do that automatically. > It only picks up the new config on the next "vsync". When you have a > video mode panel, you have the timing engine running, which drives > that. With a command mode panel, you have either the start signal, or > the auto refresh to do the same, but you have a bit of a chicken and > egg situation where if you are programming the hardware from scratch, > autorefresh isn't already enabled to then pickup the config to enable > autorefresh. In this case, you'll need a single start to kick > everything off. However, if say the bootloader already configured > things and has autorefresh running, then you need to not do that start > because you'll overload the DSI like you saw. As part of my testing for this work, I added a log statement to mdp5_crtc_pp_done_irq() and it shows that a PP_IRQ comes in consistently every ~0.0166 seconds, which is about 60 HZ. Without this change, plus the 3 commits I mentioned in an earlier email related to the async commit support, the PP IRQs come in at a variety of times: between every ~0.0140 and ~0.2224 seconds. That's why I assumed that this was working. If I call send_start_signal() inside mdp5_crtc_atomic_enable(), then the display does not work properly. > Nothing is simple, is it? :) Ain't that the truth... Brian From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 816F2C432C3 for ; Thu, 14 Nov 2019 08:08:23 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 6B57D206EF for ; Thu, 14 Nov 2019 08:08:23 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 6B57D206EF Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=onstation.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 873346E226; Thu, 14 Nov 2019 08:07:52 +0000 (UTC) Received: from onstation.org (onstation.org [52.200.56.107]) by gabe.freedesktop.org (Postfix) with ESMTPS id 52E196ECDA; Wed, 13 Nov 2019 11:23:36 +0000 (UTC) Received: from localhost (c-98-239-145-235.hsd1.wv.comcast.net [98.239.145.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: masneyb) by onstation.org (Postfix) with ESMTPSA id 7496B3E994; Wed, 13 Nov 2019 11:23:34 +0000 (UTC) Date: Wed, 13 Nov 2019 06:23:34 -0500 From: Brian Masney To: Jeffrey Hugo Subject: Re: [PATCH] drm/msm/mdp5: enable autocommit Message-ID: <20191113112334.GA18702@onstation.org> References: <20191112104854.20850-1-masneyb@onstation.org> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-Mailman-Approved-At: Thu, 14 Nov 2019 08:07:51 +0000 X-Mailman-Original-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=onstation.org; s=default; t=1573644214; bh=4MvO+CcmqmSuCYtwPmAx/jbzbsyC5uBqRsZbzaDLlGs=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=h235/kz+Hbf35LEDekFbNNNia4DVabJuac7lXLV+XBvxChJk5YeKhERIysigCjELU qKKg0hV1avsRUHyy8a/ikxgwbq7OdCxd7u1pe/FD+rbNO7+FNc3EUb26UY1/NBLyr8 jzd+CV+NS5plL72Gaz4Y2e9U9Bm5u/NC8ejlix0Q= X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Rob Clark , MSM , lkml , "open list:DRM PANEL DRIVERS" , Sean Paul , freedreno Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Message-ID: <20191113112334.MtvMdAPz8e0mIpEHwsovdKLyrtwW3RxuKecpc4Bnvi8@z> T24gVHVlLCBOb3YgMTIsIDIwMTkgYXQgMDg6Mzg6MjdBTSAtMDcwMCwgSmVmZnJleSBIdWdvIHdy b3RlOgo+IE9uIFR1ZSwgTm92IDEyLCAyMDE5IGF0IDM6NDkgQU0gQnJpYW4gTWFzbmV5IDxtYXNu ZXliQG9uc3RhdGlvbi5vcmc+IHdyb3RlOgo+ID4KPiA+IFNpbmNlIHRoZSBpbnRyb2R1Y3Rpb24g b2YgY29tbWl0IDJkOTljZWQ3ODdlMyAoImRybS9tc206IGFzeW5jIGNvbW1pdAo+ID4gc3VwcG9y dCIpLCBjb21tYW5kLW1vZGUgcGFuZWxzIGJlZ2FuIHRocm93aW5nIHRoZSBmb2xsb3dpbmcgZXJy b3JzOgo+ID4KPiA+ICAgICBtc20gZmQ5MDAwMDAubWRzczogcHAgZG9uZSB0aW1lIG91dCwgbG09 MAo+ID4KPiA+IExldCdzIGZpeCB0aGlzIGJ5IGVuYWJsaW5nIHRoZSBhdXRvcmVmcmVzaCBmZWF0 dXJlIHRoYXQncyBhdmFpbGFibGUgaW4KPiA+IHRoZSBNRFAgc3RhcnRpbmcgYXQgdmVyc2lvbiAx LjAuIFRoaXMgd2lsbCBjYXVzZSB0aGUgTURQIHRvCj4gPiBhdXRvbWF0aWNhbGx5IHNlbmQgYSBm cmFtZSB0byB0aGUgcGFuZWwgZXZlcnkgdGltZSB0aGUgcGFuZWwgaW52b2tlcwo+ID4gdGhlIFRF IHNpZ25hbCwgd2hpY2ggd2lsbCB0cmlnZ2VyIHRoZSBQUF9ET05FIElSUS4gVGhpcyByZXF1aXJl cyBub3QKPiA+IHNlbmRpbmcgYSBTVEFSVCBzaWduYWwgZm9yIGNvbW1hbmQtbW9kZSBwYW5lbHMu Cj4gPgo+ID4gVGhpcyBmaXhlcyB0aGUgZXJyb3IgYW5kIGdpdmVzIHVzIGEgY291bnRlciBmb3Ig Y29tbWFuZC1tb2RlIHBhbmVscyB0aGF0Cj4gPiB3ZSBjYW4gdXNlIHRvIGltcGxlbWVudCBhc3lu YyBjb21taXQgc3VwcG9ydCBmb3IgdGhlIE1EUDUgaW4gYSBmb2xsb3cgdXAKPiA+IHBhdGNoLgo+ ID4KPiA+IFNpZ25lZC1vZmYtYnk6IEJyaWFuIE1hc25leSA8bWFzbmV5YkBvbnN0YXRpb24ub3Jn Pgo+ID4gU3VnZ2VzdGVkLWJ5OiBKZWZmcmV5IEh1Z28gPGplZmZyZXkubC5odWdvQGdtYWlsLmNv bT4KPiA+IC0tLQo+ID4gIGRyaXZlcnMvZ3B1L2RybS9tc20vZGlzcC9tZHA1L21kcDVfY3J0Yy5j IHwgMTUgKysrKysrKysrKysrKystCj4gPiAgZHJpdmVycy9ncHUvZHJtL21zbS9kaXNwL21kcDUv bWRwNV9jdGwuYyAgfCAgOSArLS0tLS0tLS0KPiA+ICAyIGZpbGVzIGNoYW5nZWQsIDE1IGluc2Vy dGlvbnMoKyksIDkgZGVsZXRpb25zKC0pCj4gPgo+ID4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1 L2RybS9tc20vZGlzcC9tZHA1L21kcDVfY3J0Yy5jIGIvZHJpdmVycy9ncHUvZHJtL21zbS9kaXNw L21kcDUvbWRwNV9jcnRjLmMKPiA+IGluZGV4IDA1Y2MwNGY3MjlkNi4uNTM5MzQ4Y2I2MzMxIDEw MDY0NAo+ID4gLS0tIGEvZHJpdmVycy9ncHUvZHJtL21zbS9kaXNwL21kcDUvbWRwNV9jcnRjLmMK PiA+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9tc20vZGlzcC9tZHA1L21kcDVfY3J0Yy5jCj4gPiBA QCAtNDU2LDYgKzQ1Niw3IEBAIHN0YXRpYyB2b2lkIG1kcDVfY3J0Y19hdG9taWNfZW5hYmxlKHN0 cnVjdCBkcm1fY3J0YyAqY3J0YywKPiA+ICB7Cj4gPiAgICAgICAgIHN0cnVjdCBtZHA1X2NydGMg Km1kcDVfY3J0YyA9IHRvX21kcDVfY3J0YyhjcnRjKTsKPiA+ICAgICAgICAgc3RydWN0IG1kcDVf Y3J0Y19zdGF0ZSAqbWRwNV9jc3RhdGUgPSB0b19tZHA1X2NydGNfc3RhdGUoY3J0Yy0+c3RhdGUp Owo+ID4gKyAgICAgICBzdHJ1Y3QgbWRwNV9waXBlbGluZSAqcGlwZWxpbmUgPSAmbWRwNV9jc3Rh dGUtPnBpcGVsaW5lOwo+ID4gICAgICAgICBzdHJ1Y3QgbWRwNV9rbXMgKm1kcDVfa21zID0gZ2V0 X2ttcyhjcnRjKTsKPiA+ICAgICAgICAgc3RydWN0IGRldmljZSAqZGV2ID0gJm1kcDVfa21zLT5w ZGV2LT5kZXY7Cj4gPgo+ID4gQEAgLTQ5Myw5ICs0OTQsMjEgQEAgc3RhdGljIHZvaWQgbWRwNV9j cnRjX2F0b21pY19lbmFibGUoc3RydWN0IGRybV9jcnRjICpjcnRjLAo+ID4KPiA+ICAgICAgICAg bWRwX2lycV9yZWdpc3RlcigmbWRwNV9rbXMtPmJhc2UsICZtZHA1X2NydGMtPmVycik7Cj4gPgo+ ID4gLSAgICAgICBpZiAobWRwNV9jc3RhdGUtPmNtZF9tb2RlKQo+ID4gKyAgICAgICBpZiAobWRw NV9jc3RhdGUtPmNtZF9tb2RlKSB7Cj4gPiAgICAgICAgICAgICAgICAgbWRwX2lycV9yZWdpc3Rl cigmbWRwNV9rbXMtPmJhc2UsICZtZHA1X2NydGMtPnBwX2RvbmUpOwo+ID4KPiA+ICsgICAgICAg ICAgICAgICAvKgo+ID4gKyAgICAgICAgICAgICAgICAqIEVuYWJsZSBhdXRvcmVmcmVzaCBzbyB3 ZSBnZXQgcmVndWxhciBwaW5nL3BvbmcgSVJRcy4KPiA+ICsgICAgICAgICAgICAgICAgKiAtIEJp dCAzMSBpcyB0aGUgZW5hYmxlIGJpdAo+ID4gKyAgICAgICAgICAgICAgICAqIC0gQml0cyAwLTE1 IHJlcHJlc2VudCB0aGUgZnJhbWUgY291bnQsIHNwZWNpZmljYWxseSBob3cgbWFueQo+ID4gKyAg ICAgICAgICAgICAgICAqICAgVEUgZXZlbnRzIGJlZm9yZSB0aGUgTURQIHNlbmRzIGEgZnJhbWUu Cj4gPiArICAgICAgICAgICAgICAgICovCj4gPiArICAgICAgICAgICAgICAgbWRwNV93cml0ZSht ZHA1X2ttcywKPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgIFJFR19NRFA1X1BQX0FVVE9S RUZSRVNIX0NPTkZJRyhwaXBlbGluZS0+bWl4ZXItPnBwKSwKPiA+ICsgICAgICAgICAgICAgICAg ICAgICAgICAgIEJJVCgzMSkgfCBCSVQoMCkpOwo+ID4gKyAgICAgICAgICAgICAgIGNydGNfZmx1 c2hfYWxsKGNydGMpOwo+ID4gKyAgICAgICB9Cj4gPiArCj4gPiAgICAgICAgIG1kcDVfY3J0Yy0+ ZW5hYmxlZCA9IHRydWU7Cj4gPiAgfQo+ID4KPiA+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9k cm0vbXNtL2Rpc3AvbWRwNS9tZHA1X2N0bC5jIGIvZHJpdmVycy9ncHUvZHJtL21zbS9kaXNwL21k cDUvbWRwNV9jdGwuYwo+ID4gaW5kZXggMDMwMjc5ZDdiNjRiLi5hZWUyOTVhYmFkYTMgMTAwNjQ0 Cj4gPiAtLS0gYS9kcml2ZXJzL2dwdS9kcm0vbXNtL2Rpc3AvbWRwNS9tZHA1X2N0bC5jCj4gPiAr KysgYi9kcml2ZXJzL2dwdS9kcm0vbXNtL2Rpc3AvbWRwNS9tZHA1X2N0bC5jCj4gPiBAQCAtMTg3 LDE0ICsxODcsNyBAQCBzdGF0aWMgYm9vbCBzdGFydF9zaWduYWxfbmVlZGVkKHN0cnVjdCBtZHA1 X2N0bCAqY3RsLAo+ID4gICAgICAgICBpZiAoIWN0bC0+ZW5jb2Rlcl9lbmFibGVkKQo+ID4gICAg ICAgICAgICAgICAgIHJldHVybiBmYWxzZTsKPiA+Cj4gPiAtICAgICAgIHN3aXRjaCAoaW50Zi0+ dHlwZSkgewo+ID4gLSAgICAgICBjYXNlIElOVEZfV0I6Cj4gPiAtICAgICAgICAgICAgICAgcmV0 dXJuIHRydWU7Cj4gPiAtICAgICAgIGNhc2UgSU5URl9EU0k6Cj4gPiAtICAgICAgICAgICAgICAg cmV0dXJuIGludGYtPm1vZGUgPT0gTURQNV9JTlRGX0RTSV9NT0RFX0NPTU1BTkQ7Cj4gPiAtICAg ICAgIGRlZmF1bHQ6Cj4gPiAtICAgICAgICAgICAgICAgcmV0dXJuIGZhbHNlOwo+ID4gLSAgICAg ICB9Cj4gPiArICAgICAgIHJldHVybiBpbnRmLT50eXBlID09IElOVEZfV0I7Cj4gPiAgfQo+IAo+ IEkgZG9uJ3QgdGhpbmsgdGhpcyBmdWxseSB3b3Jrcy4KPiAKPiBUaGUgd2hvbGUgImZsdXNoIiB0 aGluZyBleGlzdHMgYmVjYXVzZSB0aGUgY29uZmlndXJhdGlvbiBpcyBkb3VibGUKPiBidWZmZXJl ZC4gIFlvdSB3cml0ZSB0byB0aGUgZmx1c2ggcmVnaXN0ZXIgdG8gdGVsbCB0aGUgaGFyZHdhcmUg dG8KPiBwaWNrdXAgdGhlIG5ldyBjb25maWd1cmF0aW9uLCBidXQgaXQgZG9lc24ndCBkbyB0aGF0 IGF1dG9tYXRpY2FsbHkuCj4gSXQgb25seSBwaWNrcyB1cCB0aGUgbmV3IGNvbmZpZyBvbiB0aGUg bmV4dCAidnN5bmMiLiAgV2hlbiB5b3UgaGF2ZSBhCj4gdmlkZW8gbW9kZSBwYW5lbCwgeW91IGhh dmUgdGhlIHRpbWluZyBlbmdpbmUgcnVubmluZywgd2hpY2ggZHJpdmVzCj4gdGhhdC4gIFdpdGgg YSBjb21tYW5kIG1vZGUgcGFuZWwsIHlvdSBoYXZlIGVpdGhlciB0aGUgc3RhcnQgc2lnbmFsLCBv cgo+IHRoZSBhdXRvIHJlZnJlc2ggdG8gZG8gdGhlIHNhbWUsIGJ1dCB5b3UgaGF2ZSBhIGJpdCBv ZiBhIGNoaWNrZW4gYW5kCj4gZWdnIHNpdHVhdGlvbiB3aGVyZSBpZiB5b3UgYXJlIHByb2dyYW1t aW5nIHRoZSBoYXJkd2FyZSBmcm9tIHNjcmF0Y2gsCj4gYXV0b3JlZnJlc2ggaXNuJ3QgYWxyZWFk eSBlbmFibGVkIHRvIHRoZW4gcGlja3VwIHRoZSBjb25maWcgdG8gZW5hYmxlCj4gYXV0b3JlZnJl c2guIEluIHRoaXMgY2FzZSwgeW91J2xsIG5lZWQgYSBzaW5nbGUgc3RhcnQgdG8ga2ljawo+IGV2 ZXJ5dGhpbmcgb2ZmLiAgSG93ZXZlciwgaWYgc2F5IHRoZSBib290bG9hZGVyIGFscmVhZHkgY29u ZmlndXJlZAo+IHRoaW5ncyBhbmQgaGFzIGF1dG9yZWZyZXNoIHJ1bm5pbmcsIHRoZW4geW91IG5l ZWQgdG8gbm90IGRvIHRoYXQgc3RhcnQKPiBiZWNhdXNlIHlvdSdsbCBvdmVybG9hZCB0aGUgRFNJ IGxpa2UgeW91IHNhdy4KCkFzIHBhcnQgb2YgbXkgdGVzdGluZyBmb3IgdGhpcyB3b3JrLCBJIGFk ZGVkIGEgbG9nIHN0YXRlbWVudCB0bwptZHA1X2NydGNfcHBfZG9uZV9pcnEoKSBhbmQgaXQgc2hv d3MgdGhhdCBhIFBQX0lSUSBjb21lcyBpbiBjb25zaXN0ZW50bHkKZXZlcnkgfjAuMDE2NiBzZWNv bmRzLCB3aGljaCBpcyBhYm91dCA2MCBIWi4gV2l0aG91dCB0aGlzIGNoYW5nZSwgcGx1cwp0aGUg MyBjb21taXRzIEkgbWVudGlvbmVkIGluIGFuIGVhcmxpZXIgZW1haWwgcmVsYXRlZCB0byB0aGUg YXN5bmMKY29tbWl0IHN1cHBvcnQsIHRoZSBQUCBJUlFzIGNvbWUgaW4gYXQgYSB2YXJpZXR5IG9m IHRpbWVzOiBiZXR3ZWVuIGV2ZXJ5Cn4wLjAxNDAgYW5kIH4wLjIyMjQgc2Vjb25kcy4gVGhhdCdz IHdoeSBJIGFzc3VtZWQgdGhhdCB0aGlzIHdhcyB3b3JraW5nLgoKSWYgSSBjYWxsIHNlbmRfc3Rh cnRfc2lnbmFsKCkgaW5zaWRlIG1kcDVfY3J0Y19hdG9taWNfZW5hYmxlKCksIHRoZW4gdGhlCmRp c3BsYXkgZG9lcyBub3Qgd29yayBwcm9wZXJseS4KCj4gTm90aGluZyBpcyBzaW1wbGUsIGlzIGl0 PyAgOikKCkFpbid0IHRoYXQgdGhlIHRydXRoLi4uCgpCcmlhbgpfX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGluZyBsaXN0CmRyaS1k ZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcv bWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWw=