From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE, SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5E422C3B19F for ; Fri, 14 Feb 2020 16:05:41 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 19B1E2467D for ; Fri, 14 Feb 2020 16:05:41 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="IpU6Lx5K"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=kernel.org header.i=@kernel.org header.b="Ba1Hbjeo" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 19B1E2467D Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=MGo1dPrtC2iTyti9vmw59Vn/xZTh6omnzdAEk9tM+NI=; b=IpU6Lx5KuPCJ4B VPAw2IQ4/LWq/Gp84AV3docp0ZOojcUz+rEXyvWLPJSfdUNC0V6+UC8qFuowgQ34ghMs4sKkKc4b1 M4mYJhQGO3w5V3G37dIP2RwlasgCcT50pT3NuwiF/QIV1Zz7o6bS+zd/AulhbtinWRWnMwFPEWQJz Um9TJW41BlvojBjTPyiDMjreFgxn1i7BBnBI9qxJWZAZZJ0EZybGsljcvHIWZKH1rSQhHraYMfQK8 mqL/ASzbb+I+sMrcqSamtffG8DFEAQGQtSIwwvgmVtpB9BjNyvbbakSALSFkQ5Hn9X6yiNCoDslrB tPL66ZUMCgZG0mkvdKmg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1j2dTH-0005QP-S6; Fri, 14 Feb 2020 16:05:39 +0000 Received: from mail.kernel.org ([198.145.29.99]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1j2dJk-0001GX-G6 for linux-arm-kernel@lists.infradead.org; Fri, 14 Feb 2020 15:55:59 +0000 Received: from sasha-vm.mshome.net (c-73-47-72-35.hsd1.nh.comcast.net [73.47.72.35]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id E8D512465D; Fri, 14 Feb 2020 15:55:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1581695747; bh=4aRcImrOu4g+QNWzAc/R2LGYo6/49kmJ5ZApdm2P06U=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Ba1HbjeoIkaZRCAc3iluwXlfbmfFn/VMSJx8LmUcX/lFY7NwTuvilK03zviCefMQ8 /ccP/Wtje3rWu5Mh813YD4lzi6xVoM3X1TtSrPOc8odwMv9ukGk0I/FMR03GDCHjX5 d56wmvRCtJZvRtDNeBBwz8dXh+zVL0hdJMZU/VPM= From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Subject: [PATCH AUTOSEL 5.5 318/542] ARM: dts: at91: sama5d3: fix maximum peripheral clock rates Date: Fri, 14 Feb 2020 10:45:10 -0500 Message-Id: <20200214154854.6746-318-sashal@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200214154854.6746-1-sashal@kernel.org> References: <20200214154854.6746-1-sashal@kernel.org> MIME-Version: 1.0 X-stable: review X-Patchwork-Hint: Ignore X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200214_075548_625456_674B04EC X-CRM114-Status: GOOD ( 10.22 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Sasha Levin , devicetree@vger.kernel.org, Alexandre Belloni , =?UTF-8?q?Karl=20Rudb=C3=A6k=20Olsen?= , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org RnJvbTogQWxleGFuZHJlIEJlbGxvbmkgPGFsZXhhbmRyZS5iZWxsb25pQGJvb3RsaW4uY29tPgoK WyBVcHN0cmVhbSBjb21taXQgZWUwYWE5MjZkZGIwYmQ4YmE1OWUzM2UzODAzYjNiNTgwNGUzZjVk YSBdCgpDdXJyZW50bHkgdGhlIG1heGltdW0gcmF0ZSBmb3IgcGVyaXBoZXJhbCBjbG9jayBpcyBj YWxjdWxhdGVkIGJhc2VkIG9uIGEKdHlwaWNhbCAxMzNNSHogTUNLLiBUaGUgbWF4aW11bSBmcmVx dWVuY3kgaXMgZGVmaW5lZCBpbiB0aGUgZGF0YXNoZWV0IGFzIGEKcmF0aW8gdG8gTUNLLiBTb21l IHNhbWE1ZDMgcGxhdGZvcm1zIGFyZSB1c2luZyBhIDE2Nk1IeiBNQ0suIFVwZGF0ZSB0aGUKZGV2 aWNlIHRyZWVzIHRvIG1hdGNoIHRoZSBtYXhpbXVtIHJhdGUgYmFzZWQgb24gMTY2TUh6LgoKUmVw b3J0ZWQtYnk6IEthcmwgUnVkYsOmayBPbHNlbiA8a2FybEBtaWNyby10ZWNobmljLmNvbT4KRml4 ZXM6IGQyZTgxOTBiNzkxNiAoIkFSTTogYXQ5MS9kdDogZGVmaW5lIHNhbWE1ZDMgY2xvY2tzIikK TGluazogaHR0cHM6Ly9sb3JlLmtlcm5lbC5vcmcvci8yMDIwMDExMDE3MjAwNy4xMjUzNjU5LTEt YWxleGFuZHJlLmJlbGxvbmlAYm9vdGxpbi5jb20KU2lnbmVkLW9mZi1ieTogQWxleGFuZHJlIEJl bGxvbmkgPGFsZXhhbmRyZS5iZWxsb25pQGJvb3RsaW4uY29tPgpTaWduZWQtb2ZmLWJ5OiBTYXNo YSBMZXZpbiA8c2FzaGFsQGtlcm5lbC5vcmc+Ci0tLQogYXJjaC9hcm0vYm9vdC9kdHMvc2FtYTVk My5kdHNpICAgICAgfCAyOCArKysrKysrKysrKysrKy0tLS0tLS0tLS0tLS0tCiBhcmNoL2FybS9i b290L2R0cy9zYW1hNWQzX2Nhbi5kdHNpICB8ICA0ICsrLS0KIGFyY2gvYXJtL2Jvb3QvZHRzL3Nh bWE1ZDNfdWFydC5kdHNpIHwgIDQgKystLQogMyBmaWxlcyBjaGFuZ2VkLCAxOCBpbnNlcnRpb25z KCspLCAxOCBkZWxldGlvbnMoLSkKCmRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9zYW1h NWQzLmR0c2kgYi9hcmNoL2FybS9ib290L2R0cy9zYW1hNWQzLmR0c2kKaW5kZXggZjc3MGFhY2Uw ZWZkNi4uMjAzZDQwYmU3MGE1MSAxMDA2NDQKLS0tIGEvYXJjaC9hcm0vYm9vdC9kdHMvc2FtYTVk My5kdHNpCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL3NhbWE1ZDMuZHRzaQpAQCAtMTE4OCw0OSAr MTE4OCw0OSBAQAogCQkJCQl1c2FydDBfY2xrOiB1c2FydDBfY2xrIHsKIAkJCQkJCSNjbG9jay1j ZWxscyA9IDwwPjsKIAkJCQkJCXJlZyA9IDwxMj47Ci0JCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJh bmdlID0gPDAgNjYwMDAwMDA+OworCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5nZSA9IDwwIDgz MDAwMDAwPjsKIAkJCQkJfTsKIAogCQkJCQl1c2FydDFfY2xrOiB1c2FydDFfY2xrIHsKIAkJCQkJ CSNjbG9jay1jZWxscyA9IDwwPjsKIAkJCQkJCXJlZyA9IDwxMz47Ci0JCQkJCQlhdG1lbCxjbGst b3V0cHV0LXJhbmdlID0gPDAgNjYwMDAwMDA+OworCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5n ZSA9IDwwIDgzMDAwMDAwPjsKIAkJCQkJfTsKIAogCQkJCQl1c2FydDJfY2xrOiB1c2FydDJfY2xr IHsKIAkJCQkJCSNjbG9jay1jZWxscyA9IDwwPjsKIAkJCQkJCXJlZyA9IDwxND47Ci0JCQkJCQlh dG1lbCxjbGstb3V0cHV0LXJhbmdlID0gPDAgNjYwMDAwMDA+OworCQkJCQkJYXRtZWwsY2xrLW91 dHB1dC1yYW5nZSA9IDwwIDgzMDAwMDAwPjsKIAkJCQkJfTsKIAogCQkJCQl1c2FydDNfY2xrOiB1 c2FydDNfY2xrIHsKIAkJCQkJCSNjbG9jay1jZWxscyA9IDwwPjsKIAkJCQkJCXJlZyA9IDwxNT47 Ci0JCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJhbmdlID0gPDAgNjYwMDAwMDA+OworCQkJCQkJYXRt ZWwsY2xrLW91dHB1dC1yYW5nZSA9IDwwIDgzMDAwMDAwPjsKIAkJCQkJfTsKIAogCQkJCQl1YXJ0 MF9jbGs6IHVhcnQwX2NsayB7CiAJCQkJCQkjY2xvY2stY2VsbHMgPSA8MD47CiAJCQkJCQlyZWcg PSA8MTY+OwotCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5nZSA9IDwwIDY2MDAwMDAwPjsKKwkJ CQkJCWF0bWVsLGNsay1vdXRwdXQtcmFuZ2UgPSA8MCA4MzAwMDAwMD47CiAJCQkJCX07CiAKIAkJ CQkJdHdpMF9jbGs6IHR3aTBfY2xrIHsKIAkJCQkJCXJlZyA9IDwxOD47CiAJCQkJCQkjY2xvY2st Y2VsbHMgPSA8MD47Ci0JCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJhbmdlID0gPDAgMTY2MjUwMDA+ OworCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5nZSA9IDwwIDQxNTAwMDAwPjsKIAkJCQkJfTsK IAogCQkJCQl0d2kxX2NsazogdHdpMV9jbGsgewogCQkJCQkJI2Nsb2NrLWNlbGxzID0gPDA+Owog CQkJCQkJcmVnID0gPDE5PjsKLQkJCQkJCWF0bWVsLGNsay1vdXRwdXQtcmFuZ2UgPSA8MCAxNjYy NTAwMD47CisJCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJhbmdlID0gPDAgNDE1MDAwMDA+OwogCQkJ CQl9OwogCiAJCQkJCXR3aTJfY2xrOiB0d2kyX2NsayB7CiAJCQkJCQkjY2xvY2stY2VsbHMgPSA8 MD47CiAJCQkJCQlyZWcgPSA8MjA+OwotCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5nZSA9IDww IDE2NjI1MDAwPjsKKwkJCQkJCWF0bWVsLGNsay1vdXRwdXQtcmFuZ2UgPSA8MCA0MTUwMDAwMD47 CiAJCQkJCX07CiAKIAkJCQkJbWNpMF9jbGs6IG1jaTBfY2xrIHsKQEAgLTEyNDYsMTkgKzEyNDYs MTkgQEAKIAkJCQkJc3BpMF9jbGs6IHNwaTBfY2xrIHsKIAkJCQkJCSNjbG9jay1jZWxscyA9IDww PjsKIAkJCQkJCXJlZyA9IDwyND47Ci0JCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJhbmdlID0gPDAg MTMzMDAwMDAwPjsKKwkJCQkJCWF0bWVsLGNsay1vdXRwdXQtcmFuZ2UgPSA8MCAxNjYwMDAwMDA+ OwogCQkJCQl9OwogCiAJCQkJCXNwaTFfY2xrOiBzcGkxX2NsayB7CiAJCQkJCQkjY2xvY2stY2Vs bHMgPSA8MD47CiAJCQkJCQlyZWcgPSA8MjU+OwotCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5n ZSA9IDwwIDEzMzAwMDAwMD47CisJCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJhbmdlID0gPDAgMTY2 MDAwMDAwPjsKIAkJCQkJfTsKIAogCQkJCQl0Y2IwX2NsazogdGNiMF9jbGsgewogCQkJCQkJI2Ns b2NrLWNlbGxzID0gPDA+OwogCQkJCQkJcmVnID0gPDI2PjsKLQkJCQkJCWF0bWVsLGNsay1vdXRw dXQtcmFuZ2UgPSA8MCAxMzMwMDAwMDA+OworCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5nZSA9 IDwwIDE2NjAwMDAwMD47CiAJCQkJCX07CiAKIAkJCQkJcHdtX2NsazogcHdtX2NsayB7CkBAIC0x MjY5LDcgKzEyNjksNyBAQAogCQkJCQlhZGNfY2xrOiBhZGNfY2xrIHsKIAkJCQkJCSNjbG9jay1j ZWxscyA9IDwwPjsKIAkJCQkJCXJlZyA9IDwyOT47Ci0JCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJh bmdlID0gPDAgNjYwMDAwMDA+OworCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5nZSA9IDwwIDgz MDAwMDAwPjsKIAkJCQkJfTsKIAogCQkJCQlkbWEwX2NsazogZG1hMF9jbGsgewpAQCAtMTMwMCwx MyArMTMwMCwxMyBAQAogCQkJCQlzc2MwX2Nsazogc3NjMF9jbGsgewogCQkJCQkJI2Nsb2NrLWNl bGxzID0gPDA+OwogCQkJCQkJcmVnID0gPDM4PjsKLQkJCQkJCWF0bWVsLGNsay1vdXRwdXQtcmFu Z2UgPSA8MCA2NjAwMDAwMD47CisJCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJhbmdlID0gPDAgODMw MDAwMDA+OwogCQkJCQl9OwogCiAJCQkJCXNzYzFfY2xrOiBzc2MxX2NsayB7CiAJCQkJCQkjY2xv Y2stY2VsbHMgPSA8MD47CiAJCQkJCQlyZWcgPSA8Mzk+OwotCQkJCQkJYXRtZWwsY2xrLW91dHB1 dC1yYW5nZSA9IDwwIDY2MDAwMDAwPjsKKwkJCQkJCWF0bWVsLGNsay1vdXRwdXQtcmFuZ2UgPSA8 MCA4MzAwMDAwMD47CiAJCQkJCX07CiAKIAkJCQkJc2hhX2Nsazogc2hhX2NsayB7CmRpZmYgLS1n aXQgYS9hcmNoL2FybS9ib290L2R0cy9zYW1hNWQzX2Nhbi5kdHNpIGIvYXJjaC9hcm0vYm9vdC9k dHMvc2FtYTVkM19jYW4uZHRzaQppbmRleCBjZjA2YTAxOGVkMGYyLi4yNDcwZGQzZmZmMjVlIDEw MDY0NAotLS0gYS9hcmNoL2FybS9ib290L2R0cy9zYW1hNWQzX2Nhbi5kdHNpCisrKyBiL2FyY2gv YXJtL2Jvb3QvZHRzL3NhbWE1ZDNfY2FuLmR0c2kKQEAgLTM2LDEzICszNiwxMyBAQAogCQkJCQlj YW4wX2NsazogY2FuMF9jbGsgewogCQkJCQkJI2Nsb2NrLWNlbGxzID0gPDA+OwogCQkJCQkJcmVn ID0gPDQwPjsKLQkJCQkJCWF0bWVsLGNsay1vdXRwdXQtcmFuZ2UgPSA8MCA2NjAwMDAwMD47CisJ CQkJCQlhdG1lbCxjbGstb3V0cHV0LXJhbmdlID0gPDAgODMwMDAwMDA+OwogCQkJCQl9OwogCiAJ CQkJCWNhbjFfY2xrOiBjYW4xX2NsayB7CiAJCQkJCQkjY2xvY2stY2VsbHMgPSA8MD47CiAJCQkJ CQlyZWcgPSA8NDE+OwotCQkJCQkJYXRtZWwsY2xrLW91dHB1dC1yYW5nZSA9IDwwIDY2MDAwMDAw PjsKKwkJCQkJCWF0bWVsLGNsay1vdXRwdXQtcmFuZ2UgPSA8MCA4MzAwMDAwMD47CiAJCQkJCX07 CiAJCQkJfTsKIAkJCX07CmRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9zYW1hNWQzX3Vh cnQuZHRzaSBiL2FyY2gvYXJtL2Jvb3QvZHRzL3NhbWE1ZDNfdWFydC5kdHNpCmluZGV4IDQzMTZi ZGJkYzI1ZGQuLmNiNjJhZGJkMjhlZDYgMTAwNjQ0Ci0tLSBhL2FyY2gvYXJtL2Jvb3QvZHRzL3Nh bWE1ZDNfdWFydC5kdHNpCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL3NhbWE1ZDNfdWFydC5kdHNp CkBAIC00MSwxMyArNDEsMTMgQEAKIAkJCQkJdWFydDBfY2xrOiB1YXJ0MF9jbGsgewogCQkJCQkJ I2Nsb2NrLWNlbGxzID0gPDA+OwogCQkJCQkJcmVnID0gPDE2PjsKLQkJCQkJCWF0bWVsLGNsay1v dXRwdXQtcmFuZ2UgPSA8MCA2NjAwMDAwMD47CisJCQkJCQlhdG1lbCxjbGstb3V0cHV0LXJhbmdl ID0gPDAgODMwMDAwMDA+OwogCQkJCQl9OwogCiAJCQkJCXVhcnQxX2NsazogdWFydDFfY2xrIHsK IAkJCQkJCSNjbG9jay1jZWxscyA9IDwwPjsKIAkJCQkJCXJlZyA9IDwxNz47Ci0JCQkJCQlhdG1l bCxjbGstb3V0cHV0LXJhbmdlID0gPDAgNjYwMDAwMDA+OworCQkJCQkJYXRtZWwsY2xrLW91dHB1 dC1yYW5nZSA9IDwwIDgzMDAwMDAwPjsKIAkJCQkJfTsKIAkJCQl9OwogCQkJfTsKLS0gCjIuMjAu MQoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4 LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFk Lm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFy bS1rZXJuZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.1 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CFE3EC3B1B1 for ; Fri, 14 Feb 2020 18:03:05 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id A9AE520848 for ; Fri, 14 Feb 2020 18:03:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1581703385; bh=4aRcImrOu4g+QNWzAc/R2LGYo6/49kmJ5ZApdm2P06U=; h=From:To:Cc:Subject:Date:In-Reply-To:References:List-ID:From; b=so7CK+z+oll4b7L/Cl8qb6Y7E2WmJ21aKsubeVNzWPZbsJZTGoU7ga9RDW222tbn2 kG/GCz38J9Yj1eHTNpkSJXZ3GL4JdiMuP8ndS2yx+m4qpXMUCgOwy6KVLpNwBnFyhE iQ9yGGurFidB7tUaitpGdHrKhJQss9bxqw8kb9hs= Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387659AbgBNPzt (ORCPT ); Fri, 14 Feb 2020 10:55:49 -0500 Received: from mail.kernel.org ([198.145.29.99]:37096 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387647AbgBNPzs (ORCPT ); Fri, 14 Feb 2020 10:55:48 -0500 Received: from sasha-vm.mshome.net (c-73-47-72-35.hsd1.nh.comcast.net [73.47.72.35]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id E8D512465D; Fri, 14 Feb 2020 15:55:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1581695747; bh=4aRcImrOu4g+QNWzAc/R2LGYo6/49kmJ5ZApdm2P06U=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Ba1HbjeoIkaZRCAc3iluwXlfbmfFn/VMSJx8LmUcX/lFY7NwTuvilK03zviCefMQ8 /ccP/Wtje3rWu5Mh813YD4lzi6xVoM3X1TtSrPOc8odwMv9ukGk0I/FMR03GDCHjX5 d56wmvRCtJZvRtDNeBBwz8dXh+zVL0hdJMZU/VPM= From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Alexandre Belloni , =?UTF-8?q?Karl=20Rudb=C3=A6k=20Olsen?= , Sasha Levin , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Subject: [PATCH AUTOSEL 5.5 318/542] ARM: dts: at91: sama5d3: fix maximum peripheral clock rates Date: Fri, 14 Feb 2020 10:45:10 -0500 Message-Id: <20200214154854.6746-318-sashal@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200214154854.6746-1-sashal@kernel.org> References: <20200214154854.6746-1-sashal@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Alexandre Belloni [ Upstream commit ee0aa926ddb0bd8ba59e33e3803b3b5804e3f5da ] Currently the maximum rate for peripheral clock is calculated based on a typical 133MHz MCK. The maximum frequency is defined in the datasheet as a ratio to MCK. Some sama5d3 platforms are using a 166MHz MCK. Update the device trees to match the maximum rate based on 166MHz. Reported-by: Karl Rudbæk Olsen Fixes: d2e8190b7916 ("ARM: at91/dt: define sama5d3 clocks") Link: https://lore.kernel.org/r/20200110172007.1253659-1-alexandre.belloni@bootlin.com Signed-off-by: Alexandre Belloni Signed-off-by: Sasha Levin --- arch/arm/boot/dts/sama5d3.dtsi | 28 ++++++++++++++-------------- arch/arm/boot/dts/sama5d3_can.dtsi | 4 ++-- arch/arm/boot/dts/sama5d3_uart.dtsi | 4 ++-- 3 files changed, 18 insertions(+), 18 deletions(-) diff --git a/arch/arm/boot/dts/sama5d3.dtsi b/arch/arm/boot/dts/sama5d3.dtsi index f770aace0efd6..203d40be70a51 100644 --- a/arch/arm/boot/dts/sama5d3.dtsi +++ b/arch/arm/boot/dts/sama5d3.dtsi @@ -1188,49 +1188,49 @@ usart0_clk: usart0_clk { #clock-cells = <0>; reg = <12>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; usart1_clk: usart1_clk { #clock-cells = <0>; reg = <13>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; usart2_clk: usart2_clk { #clock-cells = <0>; reg = <14>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; usart3_clk: usart3_clk { #clock-cells = <0>; reg = <15>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; uart0_clk: uart0_clk { #clock-cells = <0>; reg = <16>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; twi0_clk: twi0_clk { reg = <18>; #clock-cells = <0>; - atmel,clk-output-range = <0 16625000>; + atmel,clk-output-range = <0 41500000>; }; twi1_clk: twi1_clk { #clock-cells = <0>; reg = <19>; - atmel,clk-output-range = <0 16625000>; + atmel,clk-output-range = <0 41500000>; }; twi2_clk: twi2_clk { #clock-cells = <0>; reg = <20>; - atmel,clk-output-range = <0 16625000>; + atmel,clk-output-range = <0 41500000>; }; mci0_clk: mci0_clk { @@ -1246,19 +1246,19 @@ spi0_clk: spi0_clk { #clock-cells = <0>; reg = <24>; - atmel,clk-output-range = <0 133000000>; + atmel,clk-output-range = <0 166000000>; }; spi1_clk: spi1_clk { #clock-cells = <0>; reg = <25>; - atmel,clk-output-range = <0 133000000>; + atmel,clk-output-range = <0 166000000>; }; tcb0_clk: tcb0_clk { #clock-cells = <0>; reg = <26>; - atmel,clk-output-range = <0 133000000>; + atmel,clk-output-range = <0 166000000>; }; pwm_clk: pwm_clk { @@ -1269,7 +1269,7 @@ adc_clk: adc_clk { #clock-cells = <0>; reg = <29>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; dma0_clk: dma0_clk { @@ -1300,13 +1300,13 @@ ssc0_clk: ssc0_clk { #clock-cells = <0>; reg = <38>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; ssc1_clk: ssc1_clk { #clock-cells = <0>; reg = <39>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; sha_clk: sha_clk { diff --git a/arch/arm/boot/dts/sama5d3_can.dtsi b/arch/arm/boot/dts/sama5d3_can.dtsi index cf06a018ed0f2..2470dd3fff25e 100644 --- a/arch/arm/boot/dts/sama5d3_can.dtsi +++ b/arch/arm/boot/dts/sama5d3_can.dtsi @@ -36,13 +36,13 @@ can0_clk: can0_clk { #clock-cells = <0>; reg = <40>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; can1_clk: can1_clk { #clock-cells = <0>; reg = <41>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; }; }; diff --git a/arch/arm/boot/dts/sama5d3_uart.dtsi b/arch/arm/boot/dts/sama5d3_uart.dtsi index 4316bdbdc25dd..cb62adbd28ed6 100644 --- a/arch/arm/boot/dts/sama5d3_uart.dtsi +++ b/arch/arm/boot/dts/sama5d3_uart.dtsi @@ -41,13 +41,13 @@ uart0_clk: uart0_clk { #clock-cells = <0>; reg = <16>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; uart1_clk: uart1_clk { #clock-cells = <0>; reg = <17>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; }; }; -- 2.20.1