From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id EED05C8300A for ; Thu, 30 Apr 2020 09:09:27 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id CE4A92082E for ; Thu, 30 Apr 2020 09:09:27 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org CE4A92082E Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linux.intel.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=intel-gfx-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 653CF6E14E; Thu, 30 Apr 2020 09:09:27 +0000 (UTC) Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by gabe.freedesktop.org (Postfix) with ESMTPS id AB2976E14E for ; Thu, 30 Apr 2020 09:09:26 +0000 (UTC) IronPort-SDR: 9MOT8zRyTWPL8C+y4bCmB22oIo/u0siuXp3JR2Do76vB3j3zgE0bIadzWmGex+RvFex1md5T56 z6/S8430d6Ww== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga002.jf.intel.com ([10.7.209.21]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Apr 2020 02:09:25 -0700 IronPort-SDR: WE3C/XJLDgRY2O97oYxUkJ8q8Cghd3fDhQqUUHjtm37Sws6PNEG/IE7YJuErVa7x1GqsF2Ut4N 597/sonVrkQg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,334,1583222400"; d="scan'208";a="276454068" Received: from stinkbox.fi.intel.com (HELO stinkbox) ([10.237.72.174]) by orsmga002.jf.intel.com with SMTP; 30 Apr 2020 02:09:23 -0700 Received: by stinkbox (sSMTP sendmail emulation); Thu, 30 Apr 2020 12:09:22 +0300 Date: Thu, 30 Apr 2020 12:09:22 +0300 From: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= To: Stanislav Lisovskiy Message-ID: <20200430090922.GN6112@intel.com> References: <20200423075902.21892-1-stanislav.lisovskiy@intel.com> <20200423075902.21892-3-stanislav.lisovskiy@intel.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20200423075902.21892-3-stanislav.lisovskiy@intel.com> X-Patchwork-Hint: comment User-Agent: Mutt/1.10.1 (2018-07-13) Subject: Re: [Intel-gfx] [PATCH v26 2/9] drm/i915: Use bw state for per crtc SAGV evaluation X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: intel-gfx@lists.freedesktop.org Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" On Thu, Apr 23, 2020 at 10:58:55AM +0300, Stanislav Lisovskiy wrote: > Future platforms require per-crtc SAGV evaluation > and serializing global state when those are changed > from different commits. > = > v2: - Add has_sagv check to intel_crtc_can_enable_sagv > so that it sets bit in reject mask. > - Use bw_state in intel_pre/post_plane_enable_sagv > instead of atomic state > = > v3: - Fixed rebase conflict, now using > intel_atomic_crtc_state_for_each_plane_state in > order to call it from atomic check > v4: - Use fb modifier from plane state > = > v5: - Make intel_has_sagv static again(Ville) > - Removed unnecessary NULL assignments(Ville) > - Removed unnecessary SAGV debug(Ville) > - Call intel_compute_sagv_mask only for modesets(Ville) > - Serialize global state only if sagv results change, but > not mask itself(Ville) > = > v6: - use lock global state instead of serialize(Ville) What I meant is that we need both. Serialize if sagv state is going to change, otherwise lock if the mask changes. > = > Signed-off-by: Stanislav Lisovskiy > Cc: Ville Syrj=E4l=E4 > Cc: James Ausmus > --- > drivers/gpu/drm/i915/display/intel_bw.h | 6 ++ > drivers/gpu/drm/i915/intel_pm.c | 113 ++++++++++++++++++------ > drivers/gpu/drm/i915/intel_pm.h | 3 +- > 3 files changed, 93 insertions(+), 29 deletions(-) > = > diff --git a/drivers/gpu/drm/i915/display/intel_bw.h b/drivers/gpu/drm/i9= 15/display/intel_bw.h > index ac004d6f4276..d6df91058223 100644 > --- a/drivers/gpu/drm/i915/display/intel_bw.h > +++ b/drivers/gpu/drm/i915/display/intel_bw.h > @@ -18,6 +18,12 @@ struct intel_crtc_state; > struct intel_bw_state { > struct intel_global_state base; > = > + /* > + * Contains a bit mask, used to determine, whether correspondent > + * pipe allows SAGV or not. > + */ > + u8 pipe_sagv_reject; > + > unsigned int data_rate[I915_MAX_PIPES]; > u8 num_active_planes[I915_MAX_PIPES]; > }; > diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel= _pm.c > index 338a82577b76..7e15cf3368ad 100644 > --- a/drivers/gpu/drm/i915/intel_pm.c > +++ b/drivers/gpu/drm/i915/intel_pm.c > @@ -43,6 +43,7 @@ > #include "i915_fixed.h" > #include "i915_irq.h" > #include "i915_trace.h" > +#include "display/intel_bw.h" > #include "intel_pm.h" > #include "intel_sideband.h" > #include "../../../platform/x86/intel_ips.h" > @@ -3760,34 +3761,75 @@ intel_disable_sagv(struct drm_i915_private *dev_p= riv) > void intel_sagv_pre_plane_update(struct intel_atomic_state *state) > { > struct drm_i915_private *dev_priv =3D to_i915(state->base.dev); > + const struct intel_bw_state *new_bw_state; > = > - if (!intel_can_enable_sagv(state)) > + /* > + * Just return if we can't control SAGV or don't have it. > + * This is different from situation when we have SAGV but just can't > + * afford it due to DBuf limitation - in case if SAGV is completely > + * disabled in a BIOS, we are not even allowed to send a PCode request, > + * as it will throw an error. So have to check it here. > + */ > + if (!intel_has_sagv(dev_priv)) > + return; > + > + new_bw_state =3D intel_atomic_get_new_bw_state(state); > + if (!new_bw_state) > + return; > + > + if (!intel_can_enable_sagv(new_bw_state)) > intel_disable_sagv(dev_priv); > } > = > void intel_sagv_post_plane_update(struct intel_atomic_state *state) > { > struct drm_i915_private *dev_priv =3D to_i915(state->base.dev); > + const struct intel_bw_state *new_bw_state; > = > - if (intel_can_enable_sagv(state)) > + /* > + * Just return if we can't control SAGV or don't have it. > + * This is different from situation when we have SAGV but just can't > + * afford it due to DBuf limitation - in case if SAGV is completely > + * disabled in a BIOS, we are not even allowed to send a PCode request, > + * as it will throw an error. So have to check it here. > + */ > + if (!intel_has_sagv(dev_priv)) > + return; > + > + new_bw_state =3D intel_atomic_get_new_bw_state(state); > + if (!new_bw_state) > + return; > + > + if (intel_can_enable_sagv(new_bw_state)) > intel_enable_sagv(dev_priv); > } > = > static bool intel_crtc_can_enable_sagv(const struct intel_crtc_state *cr= tc_state) > { > - struct drm_device *dev =3D crtc_state->uapi.crtc->dev; > - struct drm_i915_private *dev_priv =3D to_i915(dev); > + struct intel_atomic_state *state =3D to_intel_atomic_state(crtc_state->= uapi.state); > struct intel_crtc *crtc =3D to_intel_crtc(crtc_state->uapi.crtc); > + struct drm_i915_private *dev_priv =3D to_i915(crtc->base.dev); > struct intel_plane *plane; > + const struct intel_plane_state *plane_state; > int level, latency; > = > + if (!intel_has_sagv(dev_priv)) > + return false; > + > if (!crtc_state->hw.active) > return true; > = > + /* > + * SKL+ workaround: bspec recommends we disable SAGV when we have > + * more then one pipe enabled > + */ > + if (hweight8(state->active_pipes) > 1) > + return false; > + > if (crtc_state->hw.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) > return false; > = > - for_each_intel_plane_on_crtc(dev, crtc, plane) { > + intel_atomic_crtc_state_for_each_plane_state(plane, plane_state, crtc_s= tate) { > const struct skl_plane_wm *wm =3D > &crtc_state->wm.skl.optimal.planes[plane->id]; > = > @@ -3803,7 +3845,7 @@ static bool intel_crtc_can_enable_sagv(const struct= intel_crtc_state *crtc_state > latency =3D dev_priv->wm.skl_latency[level]; > = > if (skl_needs_memory_bw_wa(dev_priv) && > - plane->base.state->fb->modifier =3D=3D > + plane_state->uapi.fb->modifier =3D=3D > I915_FORMAT_MOD_X_TILED) > latency +=3D 15; > = > @@ -3819,35 +3861,44 @@ static bool intel_crtc_can_enable_sagv(const stru= ct intel_crtc_state *crtc_state > return true; > } > = > -bool intel_can_enable_sagv(struct intel_atomic_state *state) > +bool intel_can_enable_sagv(const struct intel_bw_state *bw_state) > { > - struct drm_i915_private *dev_priv =3D to_i915(state->base.dev); > + return bw_state->pipe_sagv_reject =3D=3D 0; > +} > + > +static int intel_compute_sagv_mask(struct intel_atomic_state *state) > +{ > + int ret; > struct intel_crtc *crtc; > - const struct intel_crtc_state *crtc_state; > - enum pipe pipe; > + struct intel_crtc_state *new_crtc_state; > + struct intel_bw_state *new_bw_state =3D NULL; > + const struct intel_bw_state *old_bw_state =3D NULL; > + int i; > = > - if (!intel_has_sagv(dev_priv)) > - return false; > + for_each_new_intel_crtc_in_state(state, crtc, > + new_crtc_state, i) { > + new_bw_state =3D intel_atomic_get_bw_state(state); > + if (IS_ERR(new_bw_state)) > + return PTR_ERR(new_bw_state); > = > - /* > - * If there are no active CRTCs, no additional checks need be performed > - */ > - if (hweight8(state->active_pipes) =3D=3D 0) > - return true; > + old_bw_state =3D intel_atomic_get_old_bw_state(state); > = > - /* > - * SKL+ workaround: bspec recommends we disable SAGV when we have > - * more then one pipe enabled > - */ > - if (hweight8(state->active_pipes) > 1) > - return false; > + if (intel_crtc_can_enable_sagv(new_crtc_state)) > + new_bw_state->pipe_sagv_reject &=3D ~BIT(crtc->pipe); > + else > + new_bw_state->pipe_sagv_reject |=3D BIT(crtc->pipe); > + } > = > - /* Since we're now guaranteed to only have one active CRTC... */ > - pipe =3D ffs(state->active_pipes) - 1; > - crtc =3D intel_get_crtc_for_pipe(dev_priv, pipe); > - crtc_state =3D to_intel_crtc_state(crtc->base.state); > + if (!new_bw_state) > + return 0; > = > - return intel_crtc_can_enable_sagv(crtc_state); > + if (intel_can_enable_sagv(new_bw_state) !=3D intel_can_enable_sagv(old_= bw_state)) { > + ret =3D intel_atomic_lock_global_state(&new_bw_state->base); > + if (ret) > + return ret; > + } > + > + return 0; > } > = > /* > @@ -5860,6 +5911,12 @@ skl_compute_wm(struct intel_atomic_state *state) > if (ret) > return ret; > = > + if (state->modeset) { > + ret =3D intel_compute_sagv_mask(state); > + if (ret) > + return ret; > + } > + > /* > * skl_compute_ddb() will have adjusted the final watermarks > * based on how much ddb is available. Now we can actually > diff --git a/drivers/gpu/drm/i915/intel_pm.h b/drivers/gpu/drm/i915/intel= _pm.h > index 9a6036ab0f90..fd1dc422e6c5 100644 > --- a/drivers/gpu/drm/i915/intel_pm.h > +++ b/drivers/gpu/drm/i915/intel_pm.h > @@ -9,6 +9,7 @@ > #include > = > #include "i915_reg.h" > +#include "display/intel_bw.h" > = > struct drm_device; > struct drm_i915_private; > @@ -41,7 +42,7 @@ void skl_pipe_wm_get_hw_state(struct intel_crtc *crtc, > struct skl_pipe_wm *out); > void g4x_wm_sanitize(struct drm_i915_private *dev_priv); > void vlv_wm_sanitize(struct drm_i915_private *dev_priv); > -bool intel_can_enable_sagv(struct intel_atomic_state *state); > +bool intel_can_enable_sagv(const struct intel_bw_state *bw_state); > int intel_enable_sagv(struct drm_i915_private *dev_priv); > int intel_disable_sagv(struct drm_i915_private *dev_priv); > void intel_sagv_pre_plane_update(struct intel_atomic_state *state); > -- = > 2.24.1.485.gad05a3d8e5 -- = Ville Syrj=E4l=E4 Intel _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx