From mboxrd@z Thu Jan  1 00:00:00 1970
Content-Type: multipart/mixed; boundary="===============2007533451001318663=="
MIME-Version: 1.0
From: kernel test robot <rong.a.chen@intel.com>
To: lkp@lists.01.org
Subject: [cpufreq] d83f959b5e: kmsg.cpufreq:cpufreq_online:Failed_to_initialize_policy_for_cpu:#(-#)
Date: Mon, 22 Jun 2020 08:54:57 +0800
Message-ID: <20200622005457.GI5535@shao2-debian>
In-Reply-To: <20200615165554.228063-3-qperret@google.com>
List-Id: <oe-lkp.lists.linux.dev>

--===============2007533451001318663==
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable

Greeting,

FYI, we noticed the following commit (built with gcc-9):

commit: d83f959b5e7a6378a4afbff23de2a2d064d95749 ("[PATCH 2/2] cpufreq: Spe=
cify default governor on command line")
url: https://github.com/0day-ci/linux/commits/Quentin-Perret/cpufreq-Specif=
y-the-default-governor-on-command-line/20200616-005920
base: https://git.kernel.org/cgit/linux/kernel/git/rafael/linux-pm.git linu=
x-next

in testcase: kernel-selftests
with following parameters:

	group: kselftests-x86
	ucode: 0xdc

test-description: The kernel contains a set of "self tests" under the tools=
/testing/selftests/ directory. These are intended to be small unit tests to=
 exercise individual code paths in the kernel.
test-url: https://www.kernel.org/doc/Documentation/kselftest.txt


on test machine: 8 threads Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz with 16G=
 memory

caused below changes (please refer to attached dmesg/kmsg for entire log/ba=
cktrace):




If you fix the issue, kindly add following tag
Reported-by: kernel test robot <rong.a.chen@intel.com>



[    8.715369] intel_pstate: Intel P-state driver initializing
[    8.721146] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 0 (-61)
[    8.728900] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 1 (-61)
[    8.736615] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 2 (-61)
[    8.744400] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 3 (-61)
[    8.752222] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 4 (-61)
[    8.760010] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 5 (-61)
[    8.768077] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 6 (-61)
[    8.775891] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 7 (-61)
[    8.783861] hid: raw HID events driver (C) Jiri Kosina
[    8.789211] usbcore: registered new interface driver usbhid
[    8.794908] usbhid: USB HID core driver
[    8.798902] drop_monitor: Initializing network drop monitor service
[    8.805365] Initializing XFRM netlink socket
[    8.809817] NET: Registered protocol family 10
[    8.814586] Segment Routing with IPv6
[    8.818389] NET: Registered protocol family 17
[    8.822969] 9pnet: Installing 9P2000 support
[    8.827367] mpls_gso: MPLS GSO support
[    8.832204] microcode: sig=3D0x506e3, pf=3D0x2, revision=3D0xdc
[    8.837953] microcode: Microcode Update Driver: v2.2.
[    8.837955] IPI shorthand broadcast: enabled
[    8.847612] ... APIC ID:      00000000 (0)
[    8.848610] ... APIC VERSION: 01060015
[    8.848610] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.862620] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.865617] usb 1-4: new low-speed USB device number 2 using xhci_hcd
[    8.862620] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.870017] number of MP IRQ sources: 15.
[    8.870017] number of IO-APIC #2 registers: 120.
[    8.870018] testing the IO APIC.......................
[    8.897877] IO APIC #2......
[    8.900891] .... register #00: 02000000
[    8.904855] .......    : physical APIC id: 02
[    8.909336] .......    : Delivery Type: 0
[    8.913472] .......    : LTS          : 0
[    8.917609] .... register #01: 00770020
[    8.921571] .......     : max redirection entries: 77
[    8.926768] .......     : PRQ implemented: 0
[    8.931161] .......     : IO APIC version: 20
[    8.935641] .... register #02: 00000000
[    8.939603] .......     : arbitration: 00
[    8.943738] .... IRQ redirection table:
[    8.947702] IOAPIC 0:
[    8.950123]  pin00, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.958130]  pin01, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.966138]  pin02, enabled , edge , high, V(02), IRR(0), S(0), remapped=
, I(0001),  Z(0)
[    8.974404]  pin03, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.982411]  pin04, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.990419]  pin05, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.998425]  pin06, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.006463]  pin07, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)



To reproduce:

        git clone https://github.com/intel/lkp-tests.git
        cd lkp-tests
        bin/lkp install job.yaml  # job file is attached in this email
        bin/lkp run     job.yaml



Thanks,
Rong Chen


--===============2007533451001318663==
Content-Type: text/plain
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="config-5.7.0-01787-gd83f959b5e7a6"

IwojIEF1dG9tYXRpY2FsbHkgZ2VuZXJhdGVkIGZpbGU7IERPIE5PVCBFRElULgojIExpbnV4L3g4
Nl82NCA1LjcuMCBLZXJuZWwgQ29uZmlndXJhdGlvbgojCgojCiMgQ29tcGlsZXI6IGdjYy05IChE
ZWJpYW4gOS4zLjAtMTMpIDkuMy4wCiMKQ09ORklHX0NDX0lTX0dDQz15CkNPTkZJR19HQ0NfVkVS
U0lPTj05MDMwMApDT05GSUdfTERfVkVSU0lPTj0yMzQwMDAwMDAKQ09ORklHX0NMQU5HX1ZFUlNJ
T049MApDT05GSUdfQ0NfQ0FOX0xJTks9eQpDT05GSUdfQ0NfSEFTX0FTTV9HT1RPPXkKQ09ORklH
X0NDX0hBU19BU01fSU5MSU5FPXkKQ09ORklHX0lSUV9XT1JLPXkKQ09ORklHX0JVSUxEVElNRV9U
QUJMRV9TT1JUPXkKQ09ORklHX1RIUkVBRF9JTkZPX0lOX1RBU0s9eQoKIwojIEdlbmVyYWwgc2V0
dXAKIwpDT05GSUdfSU5JVF9FTlZfQVJHX0xJTUlUPTMyCiMgQ09ORklHX0NPTVBJTEVfVEVTVCBp
cyBub3Qgc2V0CkNPTkZJR19MT0NBTFZFUlNJT049IiIKQ09ORklHX0xPQ0FMVkVSU0lPTl9BVVRP
PXkKQ09ORklHX0JVSUxEX1NBTFQ9IiIKQ09ORklHX0hBVkVfS0VSTkVMX0daSVA9eQpDT05GSUdf
SEFWRV9LRVJORUxfQlpJUDI9eQpDT05GSUdfSEFWRV9LRVJORUxfTFpNQT15CkNPTkZJR19IQVZF
X0tFUk5FTF9YWj15CkNPTkZJR19IQVZFX0tFUk5FTF9MWk89eQpDT05GSUdfSEFWRV9LRVJORUxf
TFo0PXkKQ09ORklHX0tFUk5FTF9HWklQPXkKIyBDT05GSUdfS0VSTkVMX0JaSVAyIGlzIG5vdCBz
ZXQKIyBDT05GSUdfS0VSTkVMX0xaTUEgaXMgbm90IHNldAojIENPTkZJR19LRVJORUxfWFogaXMg
bm90IHNldAojIENPTkZJR19LRVJORUxfTFpPIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VSTkVMX0xa
NCBpcyBub3Qgc2V0CkNPTkZJR19ERUZBVUxUX0hPU1ROQU1FPSIobm9uZSkiCkNPTkZJR19TV0FQ
PXkKQ09ORklHX1NZU1ZJUEM9eQpDT05GSUdfU1lTVklQQ19TWVNDVEw9eQpDT05GSUdfUE9TSVhf
TVFVRVVFPXkKQ09ORklHX1BPU0lYX01RVUVVRV9TWVNDVEw9eQpDT05GSUdfQ1JPU1NfTUVNT1JZ
X0FUVEFDSD15CkNPTkZJR19VU0VMSUI9eQpDT05GSUdfQVVESVQ9eQpDT05GSUdfSEFWRV9BUkNI
X0FVRElUU1lTQ0FMTD15CkNPTkZJR19BVURJVFNZU0NBTEw9eQoKIwojIElSUSBzdWJzeXN0ZW0K
IwpDT05GSUdfR0VORVJJQ19JUlFfUFJPQkU9eQpDT05GSUdfR0VORVJJQ19JUlFfU0hPVz15CkNP
TkZJR19HRU5FUklDX0lSUV9FRkZFQ1RJVkVfQUZGX01BU0s9eQpDT05GSUdfR0VORVJJQ19QRU5E
SU5HX0lSUT15CkNPTkZJR19HRU5FUklDX0lSUV9NSUdSQVRJT049eQpDT05GSUdfR0VORVJJQ19J
UlFfSU5KRUNUSU9OPXkKQ09ORklHX0hBUkRJUlFTX1NXX1JFU0VORD15CkNPTkZJR19JUlFfRE9N
QUlOPXkKQ09ORklHX0lSUV9ET01BSU5fSElFUkFSQ0hZPXkKQ09ORklHX0dFTkVSSUNfTVNJX0lS
UT15CkNPTkZJR19HRU5FUklDX01TSV9JUlFfRE9NQUlOPXkKQ09ORklHX0lSUV9NU0lfSU9NTVU9
eQpDT05GSUdfR0VORVJJQ19JUlFfTUFUUklYX0FMTE9DQVRPUj15CkNPTkZJR19HRU5FUklDX0lS
UV9SRVNFUlZBVElPTl9NT0RFPXkKQ09ORklHX0lSUV9GT1JDRURfVEhSRUFESU5HPXkKQ09ORklH
X1NQQVJTRV9JUlE9eQojIENPTkZJR19HRU5FUklDX0lSUV9ERUJVR0ZTIGlzIG5vdCBzZXQKIyBl
bmQgb2YgSVJRIHN1YnN5c3RlbQoKQ09ORklHX0NMT0NLU09VUkNFX1dBVENIRE9HPXkKQ09ORklH
X0FSQ0hfQ0xPQ0tTT1VSQ0VfSU5JVD15CkNPTkZJR19DTE9DS1NPVVJDRV9WQUxJREFURV9MQVNU
X0NZQ0xFPXkKQ09ORklHX0dFTkVSSUNfVElNRV9WU1lTQ0FMTD15CkNPTkZJR19HRU5FUklDX0NM
T0NLRVZFTlRTPXkKQ09ORklHX0dFTkVSSUNfQ0xPQ0tFVkVOVFNfQlJPQURDQVNUPXkKQ09ORklH
X0dFTkVSSUNfQ0xPQ0tFVkVOVFNfTUlOX0FESlVTVD15CkNPTkZJR19HRU5FUklDX0NNT1NfVVBE
QVRFPXkKCiMKIyBUaW1lcnMgc3Vic3lzdGVtCiMKQ09ORklHX1RJQ0tfT05FU0hPVD15CkNPTkZJ
R19OT19IWl9DT01NT049eQojIENPTkZJR19IWl9QRVJJT0RJQyBpcyBub3Qgc2V0CiMgQ09ORklH
X05PX0haX0lETEUgaXMgbm90IHNldApDT05GSUdfTk9fSFpfRlVMTD15CkNPTkZJR19DT05URVhU
X1RSQUNLSU5HPXkKIyBDT05GSUdfQ09OVEVYVF9UUkFDS0lOR19GT1JDRSBpcyBub3Qgc2V0CkNP
TkZJR19OT19IWj15CkNPTkZJR19ISUdIX1JFU19USU1FUlM9eQojIGVuZCBvZiBUaW1lcnMgc3Vi
c3lzdGVtCgojIENPTkZJR19QUkVFTVBUX05PTkUgaXMgbm90IHNldApDT05GSUdfUFJFRU1QVF9W
T0xVTlRBUlk9eQojIENPTkZJR19QUkVFTVBUIGlzIG5vdCBzZXQKQ09ORklHX1BSRUVNUFRfQ09V
TlQ9eQoKIwojIENQVS9UYXNrIHRpbWUgYW5kIHN0YXRzIGFjY291bnRpbmcKIwpDT05GSUdfVklS
VF9DUFVfQUNDT1VOVElORz15CkNPTkZJR19WSVJUX0NQVV9BQ0NPVU5USU5HX0dFTj15CiMgQ09O
RklHX0lSUV9USU1FX0FDQ09VTlRJTkcgaXMgbm90IHNldApDT05GSUdfSEFWRV9TQ0hFRF9BVkdf
SVJRPXkKIyBDT05GSUdfU0NIRURfVEhFUk1BTF9QUkVTU1VSRSBpcyBub3Qgc2V0CkNPTkZJR19C
U0RfUFJPQ0VTU19BQ0NUPXkKQ09ORklHX0JTRF9QUk9DRVNTX0FDQ1RfVjM9eQpDT05GSUdfVEFT
S1NUQVRTPXkKQ09ORklHX1RBU0tfREVMQVlfQUNDVD15CkNPTkZJR19UQVNLX1hBQ0NUPXkKQ09O
RklHX1RBU0tfSU9fQUNDT1VOVElORz15CiMgQ09ORklHX1BTSSBpcyBub3Qgc2V0CiMgZW5kIG9m
IENQVS9UYXNrIHRpbWUgYW5kIHN0YXRzIGFjY291bnRpbmcKCkNPTkZJR19DUFVfSVNPTEFUSU9O
PXkKCiMKIyBSQ1UgU3Vic3lzdGVtCiMKQ09ORklHX1RSRUVfUkNVPXkKIyBDT05GSUdfUkNVX0VY
UEVSVCBpcyBub3Qgc2V0CkNPTkZJR19TUkNVPXkKQ09ORklHX1RSRUVfU1JDVT15CkNPTkZJR19U
QVNLU19SQ1VfR0VORVJJQz15CkNPTkZJR19UQVNLU19SQ1U9eQpDT05GSUdfVEFTS1NfUlVERV9S
Q1U9eQpDT05GSUdfVEFTS1NfVFJBQ0VfUkNVPXkKQ09ORklHX1JDVV9TVEFMTF9DT01NT049eQpD
T05GSUdfUkNVX05FRURfU0VHQ0JMSVNUPXkKQ09ORklHX1JDVV9OT0NCX0NQVT15CiMgZW5kIG9m
IFJDVSBTdWJzeXN0ZW0KCkNPTkZJR19CVUlMRF9CSU4yQz15CkNPTkZJR19JS0NPTkZJRz15CkNP
TkZJR19JS0NPTkZJR19QUk9DPXkKIyBDT05GSUdfSUtIRUFERVJTIGlzIG5vdCBzZXQKQ09ORklH
X0xPR19CVUZfU0hJRlQ9MjAKQ09ORklHX0xPR19DUFVfTUFYX0JVRl9TSElGVD0xMgpDT05GSUdf
UFJJTlRLX1NBRkVfTE9HX0JVRl9TSElGVD0xMwpDT05GSUdfSEFWRV9VTlNUQUJMRV9TQ0hFRF9D
TE9DSz15CgojCiMgU2NoZWR1bGVyIGZlYXR1cmVzCiMKIyBDT05GSUdfVUNMQU1QX1RBU0sgaXMg
bm90IHNldAojIGVuZCBvZiBTY2hlZHVsZXIgZmVhdHVyZXMKCkNPTkZJR19BUkNIX1NVUFBPUlRT
X05VTUFfQkFMQU5DSU5HPXkKQ09ORklHX0FSQ0hfV0FOVF9CQVRDSEVEX1VOTUFQX1RMQl9GTFVT
SD15CkNPTkZJR19DQ19IQVNfSU5UMTI4PXkKQ09ORklHX0FSQ0hfU1VQUE9SVFNfSU5UMTI4PXkK
Q09ORklHX05VTUFfQkFMQU5DSU5HPXkKQ09ORklHX05VTUFfQkFMQU5DSU5HX0RFRkFVTFRfRU5B
QkxFRD15CkNPTkZJR19DR1JPVVBTPXkKQ09ORklHX1BBR0VfQ09VTlRFUj15CkNPTkZJR19NRU1D
Rz15CkNPTkZJR19NRU1DR19TV0FQPXkKQ09ORklHX01FTUNHX1NXQVBfRU5BQkxFRD15CkNPTkZJ
R19NRU1DR19LTUVNPXkKQ09ORklHX0JMS19DR1JPVVA9eQpDT05GSUdfQ0dST1VQX1dSSVRFQkFD
Sz15CkNPTkZJR19DR1JPVVBfU0NIRUQ9eQpDT05GSUdfRkFJUl9HUk9VUF9TQ0hFRD15CkNPTkZJ
R19DRlNfQkFORFdJRFRIPXkKQ09ORklHX1JUX0dST1VQX1NDSEVEPXkKQ09ORklHX0NHUk9VUF9Q
SURTPXkKQ09ORklHX0NHUk9VUF9SRE1BPXkKQ09ORklHX0NHUk9VUF9GUkVFWkVSPXkKQ09ORklH
X0NHUk9VUF9IVUdFVExCPXkKQ09ORklHX0NQVVNFVFM9eQpDT05GSUdfUFJPQ19QSURfQ1BVU0VU
PXkKQ09ORklHX0NHUk9VUF9ERVZJQ0U9eQpDT05GSUdfQ0dST1VQX0NQVUFDQ1Q9eQpDT05GSUdf
Q0dST1VQX1BFUkY9eQojIENPTkZJR19DR1JPVVBfQlBGIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0dS
T1VQX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NPQ0tfQ0dST1VQX0RBVEE9eQpDT05GSUdfTkFN
RVNQQUNFUz15CkNPTkZJR19VVFNfTlM9eQpDT05GSUdfVElNRV9OUz15CkNPTkZJR19JUENfTlM9
eQpDT05GSUdfVVNFUl9OUz15CkNPTkZJR19QSURfTlM9eQpDT05GSUdfTkVUX05TPXkKQ09ORklH
X0NIRUNLUE9JTlRfUkVTVE9SRT15CkNPTkZJR19TQ0hFRF9BVVRPR1JPVVA9eQojIENPTkZJR19T
WVNGU19ERVBSRUNBVEVEIGlzIG5vdCBzZXQKQ09ORklHX1JFTEFZPXkKQ09ORklHX0JMS19ERVZf
SU5JVFJEPXkKQ09ORklHX0lOSVRSQU1GU19TT1VSQ0U9IiIKQ09ORklHX1JEX0daSVA9eQpDT05G
SUdfUkRfQlpJUDI9eQpDT05GSUdfUkRfTFpNQT15CkNPTkZJR19SRF9YWj15CkNPTkZJR19SRF9M
Wk89eQpDT05GSUdfUkRfTFo0PXkKIyBDT05GSUdfQk9PVF9DT05GSUcgaXMgbm90IHNldApDT05G
SUdfQ0NfT1BUSU1JWkVfRk9SX1BFUkZPUk1BTkNFPXkKIyBDT05GSUdfQ0NfT1BUSU1JWkVfRk9S
X1NJWkUgaXMgbm90IHNldApDT05GSUdfU1lTQ1RMPXkKQ09ORklHX0hBVkVfVUlEMTY9eQpDT05G
SUdfU1lTQ1RMX0VYQ0VQVElPTl9UUkFDRT15CkNPTkZJR19IQVZFX1BDU1BLUl9QTEFURk9STT15
CkNPTkZJR19CUEY9eQojIENPTkZJR19FWFBFUlQgaXMgbm90IHNldApDT05GSUdfVUlEMTY9eQpD
T05GSUdfTVVMVElVU0VSPXkKQ09ORklHX1NHRVRNQVNLX1NZU0NBTEw9eQpDT05GSUdfU1lTRlNf
U1lTQ0FMTD15CkNPTkZJR19GSEFORExFPXkKQ09ORklHX1BPU0lYX1RJTUVSUz15CkNPTkZJR19Q
UklOVEs9eQpDT05GSUdfUFJJTlRLX05NST15CkNPTkZJR19CVUc9eQpDT05GSUdfRUxGX0NPUkU9
eQpDT05GSUdfUENTUEtSX1BMQVRGT1JNPXkKQ09ORklHX0JBU0VfRlVMTD15CkNPTkZJR19GVVRF
WD15CkNPTkZJR19GVVRFWF9QST15CkNPTkZJR19FUE9MTD15CkNPTkZJR19TSUdOQUxGRD15CkNP
TkZJR19USU1FUkZEPXkKQ09ORklHX0VWRU5URkQ9eQpDT05GSUdfU0hNRU09eQpDT05GSUdfQUlP
PXkKQ09ORklHX0lPX1VSSU5HPXkKQ09ORklHX0FEVklTRV9TWVNDQUxMUz15CkNPTkZJR19IQVZF
X0FSQ0hfVVNFUkZBVUxURkRfV1A9eQpDT05GSUdfTUVNQkFSUklFUj15CkNPTkZJR19LQUxMU1lN
Uz15CkNPTkZJR19LQUxMU1lNU19BTEw9eQpDT05GSUdfS0FMTFNZTVNfQUJTT0xVVEVfUEVSQ1BV
PXkKQ09ORklHX0tBTExTWU1TX0JBU0VfUkVMQVRJVkU9eQojIENPTkZJR19CUEZfTFNNIGlzIG5v
dCBzZXQKQ09ORklHX0JQRl9TWVNDQUxMPXkKQ09ORklHX0FSQ0hfV0FOVF9ERUZBVUxUX0JQRl9K
SVQ9eQpDT05GSUdfQlBGX0pJVF9BTFdBWVNfT049eQpDT05GSUdfQlBGX0pJVF9ERUZBVUxUX09O
PXkKQ09ORklHX1VTRVJGQVVMVEZEPXkKQ09ORklHX0FSQ0hfSEFTX01FTUJBUlJJRVJfU1lOQ19D
T1JFPXkKQ09ORklHX1JTRVE9eQojIENPTkZJR19FTUJFRERFRCBpcyBub3Qgc2V0CkNPTkZJR19I
QVZFX1BFUkZfRVZFTlRTPXkKCiMKIyBLZXJuZWwgUGVyZm9ybWFuY2UgRXZlbnRzIEFuZCBDb3Vu
dGVycwojCkNPTkZJR19QRVJGX0VWRU5UUz15CiMgQ09ORklHX0RFQlVHX1BFUkZfVVNFX1ZNQUxM
T0MgaXMgbm90IHNldAojIGVuZCBvZiBLZXJuZWwgUGVyZm9ybWFuY2UgRXZlbnRzIEFuZCBDb3Vu
dGVycwoKQ09ORklHX1ZNX0VWRU5UX0NPVU5URVJTPXkKQ09ORklHX1NMVUJfREVCVUc9eQojIENP
TkZJR19DT01QQVRfQlJLIGlzIG5vdCBzZXQKIyBDT05GSUdfU0xBQiBpcyBub3Qgc2V0CkNPTkZJ
R19TTFVCPXkKQ09ORklHX1NMQUJfTUVSR0VfREVGQVVMVD15CiMgQ09ORklHX1NMQUJfRlJFRUxJ
U1RfUkFORE9NIGlzIG5vdCBzZXQKIyBDT05GSUdfU0xBQl9GUkVFTElTVF9IQVJERU5FRCBpcyBu
b3Qgc2V0CiMgQ09ORklHX1NIVUZGTEVfUEFHRV9BTExPQ0FUT1IgaXMgbm90IHNldApDT05GSUdf
U0xVQl9DUFVfUEFSVElBTD15CkNPTkZJR19TWVNURU1fREFUQV9WRVJJRklDQVRJT049eQpDT05G
SUdfUFJPRklMSU5HPXkKQ09ORklHX1RSQUNFUE9JTlRTPXkKIyBlbmQgb2YgR2VuZXJhbCBzZXR1
cAoKQ09ORklHXzY0QklUPXkKQ09ORklHX1g4Nl82ND15CkNPTkZJR19YODY9eQpDT05GSUdfSU5T
VFJVQ1RJT05fREVDT0RFUj15CkNPTkZJR19PVVRQVVRfRk9STUFUPSJlbGY2NC14ODYtNjQiCkNP
TkZJR19MT0NLREVQX1NVUFBPUlQ9eQpDT05GSUdfU1RBQ0tUUkFDRV9TVVBQT1JUPXkKQ09ORklH
X01NVT15CkNPTkZJR19BUkNIX01NQVBfUk5EX0JJVFNfTUlOPTI4CkNPTkZJR19BUkNIX01NQVBf
Uk5EX0JJVFNfTUFYPTMyCkNPTkZJR19BUkNIX01NQVBfUk5EX0NPTVBBVF9CSVRTX01JTj04CkNP
TkZJR19BUkNIX01NQVBfUk5EX0NPTVBBVF9CSVRTX01BWD0xNgpDT05GSUdfR0VORVJJQ19JU0Ff
RE1BPXkKQ09ORklHX0dFTkVSSUNfQlVHPXkKQ09ORklHX0dFTkVSSUNfQlVHX1JFTEFUSVZFX1BP
SU5URVJTPXkKQ09ORklHX0FSQ0hfTUFZX0hBVkVfUENfRkRDPXkKQ09ORklHX0dFTkVSSUNfQ0FM
SUJSQVRFX0RFTEFZPXkKQ09ORklHX0FSQ0hfSEFTX0NQVV9SRUxBWD15CkNPTkZJR19BUkNIX0hB
U19DQUNIRV9MSU5FX1NJWkU9eQpDT05GSUdfQVJDSF9IQVNfRklMVEVSX1BHUFJPVD15CkNPTkZJ
R19IQVZFX1NFVFVQX1BFUl9DUFVfQVJFQT15CkNPTkZJR19ORUVEX1BFUl9DUFVfRU1CRURfRklS
U1RfQ0hVTks9eQpDT05GSUdfTkVFRF9QRVJfQ1BVX1BBR0VfRklSU1RfQ0hVTks9eQpDT05GSUdf
QVJDSF9ISUJFUk5BVElPTl9QT1NTSUJMRT15CkNPTkZJR19BUkNIX1NVU1BFTkRfUE9TU0lCTEU9
eQpDT05GSUdfQVJDSF9XQU5UX0dFTkVSQUxfSFVHRVRMQj15CkNPTkZJR19aT05FX0RNQTMyPXkK
Q09ORklHX0FVRElUX0FSQ0g9eQpDT05GSUdfQVJDSF9TVVBQT1JUU19ERUJVR19QQUdFQUxMT0M9
eQpDT05GSUdfSEFWRV9JTlRFTF9UWFQ9eQpDT05GSUdfWDg2XzY0X1NNUD15CkNPTkZJR19BUkNI
X1NVUFBPUlRTX1VQUk9CRVM9eQpDT05GSUdfRklYX0VBUkxZQ09OX01FTT15CkNPTkZJR19EWU5B
TUlDX1BIWVNJQ0FMX01BU0s9eQpDT05GSUdfUEdUQUJMRV9MRVZFTFM9NQpDT05GSUdfQ0NfSEFT
X1NBTkVfU1RBQ0tQUk9URUNUT1I9eQoKIwojIFByb2Nlc3NvciB0eXBlIGFuZCBmZWF0dXJlcwoj
CkNPTkZJR19aT05FX0RNQT15CkNPTkZJR19TTVA9eQpDT05GSUdfWDg2X0ZFQVRVUkVfTkFNRVM9
eQpDT05GSUdfWDg2X1gyQVBJQz15CkNPTkZJR19YODZfTVBQQVJTRT15CiMgQ09ORklHX0dPTERG
SVNIIGlzIG5vdCBzZXQKQ09ORklHX1JFVFBPTElORT15CkNPTkZJR19YODZfQ1BVX1JFU0NUUkw9
eQpDT05GSUdfWDg2X0VYVEVOREVEX1BMQVRGT1JNPXkKIyBDT05GSUdfWDg2X05VTUFDSElQIGlz
IG5vdCBzZXQKIyBDT05GSUdfWDg2X1ZTTVAgaXMgbm90IHNldApDT05GSUdfWDg2X1VWPXkKIyBD
T05GSUdfWDg2X0dPTERGSVNIIGlzIG5vdCBzZXQKIyBDT05GSUdfWDg2X0lOVEVMX01JRCBpcyBu
b3Qgc2V0CkNPTkZJR19YODZfSU5URUxfTFBTUz15CkNPTkZJR19YODZfQU1EX1BMQVRGT1JNX0RF
VklDRT15CkNPTkZJR19JT1NGX01CST15CiMgQ09ORklHX0lPU0ZfTUJJX0RFQlVHIGlzIG5vdCBz
ZXQKQ09ORklHX1g4Nl9TVVBQT1JUU19NRU1PUllfRkFJTFVSRT15CiMgQ09ORklHX1NDSEVEX09N
SVRfRlJBTUVfUE9JTlRFUiBpcyBub3Qgc2V0CkNPTkZJR19IWVBFUlZJU09SX0dVRVNUPXkKQ09O
RklHX1BBUkFWSVJUPXkKQ09ORklHX1BBUkFWSVJUX1hYTD15CiMgQ09ORklHX1BBUkFWSVJUX0RF
QlVHIGlzIG5vdCBzZXQKQ09ORklHX1BBUkFWSVJUX1NQSU5MT0NLUz15CkNPTkZJR19YODZfSFZf
Q0FMTEJBQ0tfVkVDVE9SPXkKQ09ORklHX1hFTj15CkNPTkZJR19YRU5fUFY9eQpDT05GSUdfWEVO
X1BWX1NNUD15CiMgQ09ORklHX1hFTl9ET00wIGlzIG5vdCBzZXQKQ09ORklHX1hFTl9QVkhWTT15
CkNPTkZJR19YRU5fUFZIVk1fU01QPXkKQ09ORklHX1hFTl81MTJHQj15CkNPTkZJR19YRU5fU0FW
RV9SRVNUT1JFPXkKIyBDT05GSUdfWEVOX0RFQlVHX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfWEVO
X1BWSCBpcyBub3Qgc2V0CkNPTkZJR19LVk1fR1VFU1Q9eQpDT05GSUdfQVJDSF9DUFVJRExFX0hB
TFRQT0xMPXkKIyBDT05GSUdfUFZIIGlzIG5vdCBzZXQKIyBDT05GSUdfS1ZNX0RFQlVHX0ZTIGlz
IG5vdCBzZXQKQ09ORklHX1BBUkFWSVJUX1RJTUVfQUNDT1VOVElORz15CkNPTkZJR19QQVJBVklS
VF9DTE9DSz15CiMgQ09ORklHX0pBSUxIT1VTRV9HVUVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0FD
Uk5fR1VFU1QgaXMgbm90IHNldAojIENPTkZJR19NSzggaXMgbm90IHNldAojIENPTkZJR19NUFND
IGlzIG5vdCBzZXQKIyBDT05GSUdfTUNPUkUyIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFUT00gaXMg
bm90IHNldApDT05GSUdfR0VORVJJQ19DUFU9eQpDT05GSUdfWDg2X0lOVEVSTk9ERV9DQUNIRV9T
SElGVD02CkNPTkZJR19YODZfTDFfQ0FDSEVfU0hJRlQ9NgpDT05GSUdfWDg2X1RTQz15CkNPTkZJ
R19YODZfQ01QWENIRzY0PXkKQ09ORklHX1g4Nl9DTU9WPXkKQ09ORklHX1g4Nl9NSU5JTVVNX0NQ
VV9GQU1JTFk9NjQKQ09ORklHX1g4Nl9ERUJVR0NUTE1TUj15CkNPTkZJR19JQTMyX0ZFQVRfQ1RM
PXkKQ09ORklHX1g4Nl9WTVhfRkVBVFVSRV9OQU1FUz15CkNPTkZJR19DUFVfU1VQX0lOVEVMPXkK
Q09ORklHX0NQVV9TVVBfQU1EPXkKQ09ORklHX0NQVV9TVVBfSFlHT049eQpDT05GSUdfQ1BVX1NV
UF9DRU5UQVVSPXkKQ09ORklHX0NQVV9TVVBfWkhBT1hJTj15CkNPTkZJR19IUEVUX1RJTUVSPXkK
Q09ORklHX0hQRVRfRU1VTEFURV9SVEM9eQpDT05GSUdfRE1JPXkKQ09ORklHX0dBUlRfSU9NTVU9
eQpDT05GSUdfTUFYU01QPXkKQ09ORklHX05SX0NQVVNfUkFOR0VfQkVHSU49ODE5MgpDT05GSUdf
TlJfQ1BVU19SQU5HRV9FTkQ9ODE5MgpDT05GSUdfTlJfQ1BVU19ERUZBVUxUPTgxOTIKQ09ORklH
X05SX0NQVVM9ODE5MgpDT05GSUdfU0NIRURfU01UPXkKQ09ORklHX1NDSEVEX01DPXkKQ09ORklH
X1NDSEVEX01DX1BSSU89eQpDT05GSUdfWDg2X0xPQ0FMX0FQSUM9eQpDT05GSUdfWDg2X0lPX0FQ
SUM9eQpDT05GSUdfWDg2X1JFUk9VVEVfRk9SX0JST0tFTl9CT09UX0lSUVM9eQpDT05GSUdfWDg2
X01DRT15CkNPTkZJR19YODZfTUNFTE9HX0xFR0FDWT15CkNPTkZJR19YODZfTUNFX0lOVEVMPXkK
Q09ORklHX1g4Nl9NQ0VfQU1EPXkKQ09ORklHX1g4Nl9NQ0VfVEhSRVNIT0xEPXkKQ09ORklHX1g4
Nl9NQ0VfSU5KRUNUPW0KQ09ORklHX1g4Nl9USEVSTUFMX1ZFQ1RPUj15CgojCiMgUGVyZm9ybWFu
Y2UgbW9uaXRvcmluZwojCkNPTkZJR19QRVJGX0VWRU5UU19JTlRFTF9VTkNPUkU9eQpDT05GSUdf
UEVSRl9FVkVOVFNfSU5URUxfUkFQTD15CkNPTkZJR19QRVJGX0VWRU5UU19JTlRFTF9DU1RBVEU9
eQojIENPTkZJR19QRVJGX0VWRU5UU19BTURfUE9XRVIgaXMgbm90IHNldAojIGVuZCBvZiBQZXJm
b3JtYW5jZSBtb25pdG9yaW5nCgpDT05GSUdfWDg2XzE2QklUPXkKQ09ORklHX1g4Nl9FU1BGSVg2
ND15CkNPTkZJR19YODZfVlNZU0NBTExfRU1VTEFUSU9OPXkKQ09ORklHX1g4Nl9JT1BMX0lPUEVS
TT15CkNPTkZJR19JOEs9bQpDT05GSUdfTUlDUk9DT0RFPXkKQ09ORklHX01JQ1JPQ09ERV9JTlRF
TD15CkNPTkZJR19NSUNST0NPREVfQU1EPXkKQ09ORklHX01JQ1JPQ09ERV9PTERfSU5URVJGQUNF
PXkKQ09ORklHX1g4Nl9NU1I9eQpDT05GSUdfWDg2X0NQVUlEPXkKQ09ORklHX1g4Nl81TEVWRUw9
eQpDT05GSUdfWDg2X0RJUkVDVF9HQlBBR0VTPXkKIyBDT05GSUdfWDg2X0NQQV9TVEFUSVNUSUNT
IGlzIG5vdCBzZXQKQ09ORklHX0FNRF9NRU1fRU5DUllQVD15CiMgQ09ORklHX0FNRF9NRU1fRU5D
UllQVF9BQ1RJVkVfQllfREVGQVVMVCBpcyBub3Qgc2V0CkNPTkZJR19OVU1BPXkKQ09ORklHX0FN
RF9OVU1BPXkKQ09ORklHX1g4Nl82NF9BQ1BJX05VTUE9eQpDT05GSUdfTk9ERVNfU1BBTl9PVEhF
Ul9OT0RFUz15CkNPTkZJR19OVU1BX0VNVT15CkNPTkZJR19OT0RFU19TSElGVD0xMApDT05GSUdf
QVJDSF9TUEFSU0VNRU1fRU5BQkxFPXkKQ09ORklHX0FSQ0hfU1BBUlNFTUVNX0RFRkFVTFQ9eQpD
T05GSUdfQVJDSF9TRUxFQ1RfTUVNT1JZX01PREVMPXkKQ09ORklHX0FSQ0hfTUVNT1JZX1BST0JF
PXkKQ09ORklHX0FSQ0hfUFJPQ19LQ09SRV9URVhUPXkKQ09ORklHX0lMTEVHQUxfUE9JTlRFUl9W
QUxVRT0weGRlYWQwMDAwMDAwMDAwMDAKQ09ORklHX1g4Nl9QTUVNX0xFR0FDWV9ERVZJQ0U9eQpD
T05GSUdfWDg2X1BNRU1fTEVHQUNZPW0KQ09ORklHX1g4Nl9DSEVDS19CSU9TX0NPUlJVUFRJT049
eQojIENPTkZJR19YODZfQk9PVFBBUkFNX01FTU9SWV9DT1JSVVBUSU9OX0NIRUNLIGlzIG5vdCBz
ZXQKQ09ORklHX1g4Nl9SRVNFUlZFX0xPVz02NApDT05GSUdfTVRSUj15CkNPTkZJR19NVFJSX1NB
TklUSVpFUj15CkNPTkZJR19NVFJSX1NBTklUSVpFUl9FTkFCTEVfREVGQVVMVD0xCkNPTkZJR19N
VFJSX1NBTklUSVpFUl9TUEFSRV9SRUdfTlJfREVGQVVMVD0xCkNPTkZJR19YODZfUEFUPXkKQ09O
RklHX0FSQ0hfVVNFU19QR19VTkNBQ0hFRD15CkNPTkZJR19BUkNIX1JBTkRPTT15CkNPTkZJR19Y
ODZfU01BUD15CkNPTkZJR19YODZfVU1JUD15CkNPTkZJR19YODZfSU5URUxfTUVNT1JZX1BST1RF
Q1RJT05fS0VZUz15CkNPTkZJR19YODZfSU5URUxfVFNYX01PREVfT0ZGPXkKIyBDT05GSUdfWDg2
X0lOVEVMX1RTWF9NT0RFX09OIGlzIG5vdCBzZXQKIyBDT05GSUdfWDg2X0lOVEVMX1RTWF9NT0RF
X0FVVE8gaXMgbm90IHNldApDT05GSUdfRUZJPXkKQ09ORklHX0VGSV9TVFVCPXkKQ09ORklHX0VG
SV9NSVhFRD15CkNPTkZJR19TRUNDT01QPXkKIyBDT05GSUdfSFpfMTAwIGlzIG5vdCBzZXQKIyBD
T05GSUdfSFpfMjUwIGlzIG5vdCBzZXQKIyBDT05GSUdfSFpfMzAwIGlzIG5vdCBzZXQKQ09ORklH
X0haXzEwMDA9eQpDT05GSUdfSFo9MTAwMApDT05GSUdfU0NIRURfSFJUSUNLPXkKQ09ORklHX0tF
WEVDPXkKQ09ORklHX0tFWEVDX0ZJTEU9eQpDT05GSUdfQVJDSF9IQVNfS0VYRUNfUFVSR0FUT1JZ
PXkKIyBDT05GSUdfS0VYRUNfU0lHIGlzIG5vdCBzZXQKQ09ORklHX0NSQVNIX0RVTVA9eQpDT05G
SUdfS0VYRUNfSlVNUD15CkNPTkZJR19QSFlTSUNBTF9TVEFSVD0weDEwMDAwMDAKQ09ORklHX1JF
TE9DQVRBQkxFPXkKQ09ORklHX1JBTkRPTUlaRV9CQVNFPXkKQ09ORklHX1g4Nl9ORUVEX1JFTE9D
Uz15CkNPTkZJR19QSFlTSUNBTF9BTElHTj0weDIwMDAwMApDT05GSUdfRFlOQU1JQ19NRU1PUllf
TEFZT1VUPXkKQ09ORklHX1JBTkRPTUlaRV9NRU1PUlk9eQpDT05GSUdfUkFORE9NSVpFX01FTU9S
WV9QSFlTSUNBTF9QQURESU5HPTB4YQpDT05GSUdfSE9UUExVR19DUFU9eQpDT05GSUdfQk9PVFBB
UkFNX0hPVFBMVUdfQ1BVMD15CiMgQ09ORklHX0RFQlVHX0hPVFBMVUdfQ1BVMCBpcyBub3Qgc2V0
CiMgQ09ORklHX0NPTVBBVF9WRFNPIGlzIG5vdCBzZXQKQ09ORklHX0xFR0FDWV9WU1lTQ0FMTF9F
TVVMQVRFPXkKIyBDT05GSUdfTEVHQUNZX1ZTWVNDQUxMX1hPTkxZIGlzIG5vdCBzZXQKIyBDT05G
SUdfTEVHQUNZX1ZTWVNDQUxMX05PTkUgaXMgbm90IHNldAojIENPTkZJR19DTURMSU5FX0JPT0wg
aXMgbm90IHNldApDT05GSUdfTU9ESUZZX0xEVF9TWVNDQUxMPXkKQ09ORklHX0hBVkVfTElWRVBB
VENIPXkKQ09ORklHX0xJVkVQQVRDSD15CiMgZW5kIG9mIFByb2Nlc3NvciB0eXBlIGFuZCBmZWF0
dXJlcwoKQ09ORklHX0FSQ0hfSEFTX0FERF9QQUdFUz15CkNPTkZJR19BUkNIX0VOQUJMRV9NRU1P
UllfSE9UUExVRz15CkNPTkZJR19BUkNIX0VOQUJMRV9NRU1PUllfSE9UUkVNT1ZFPXkKQ09ORklH
X1VTRV9QRVJDUFVfTlVNQV9OT0RFX0lEPXkKQ09ORklHX0FSQ0hfRU5BQkxFX1NQTElUX1BNRF9Q
VExPQ0s9eQpDT05GSUdfQVJDSF9FTkFCTEVfSFVHRVBBR0VfTUlHUkFUSU9OPXkKQ09ORklHX0FS
Q0hfRU5BQkxFX1RIUF9NSUdSQVRJT049eQoKIwojIFBvd2VyIG1hbmFnZW1lbnQgYW5kIEFDUEkg
b3B0aW9ucwojCkNPTkZJR19BUkNIX0hJQkVSTkFUSU9OX0hFQURFUj15CkNPTkZJR19TVVNQRU5E
PXkKQ09ORklHX1NVU1BFTkRfRlJFRVpFUj15CkNPTkZJR19ISUJFUk5BVEVfQ0FMTEJBQ0tTPXkK
Q09ORklHX0hJQkVSTkFUSU9OPXkKQ09ORklHX0hJQkVSTkFUSU9OX1NOQVBTSE9UX0RFVj15CkNP
TkZJR19QTV9TVERfUEFSVElUSU9OPSIiCkNPTkZJR19QTV9TTEVFUD15CkNPTkZJR19QTV9TTEVF
UF9TTVA9eQojIENPTkZJR19QTV9BVVRPU0xFRVAgaXMgbm90IHNldAojIENPTkZJR19QTV9XQUtF
TE9DS1MgaXMgbm90IHNldApDT05GSUdfUE09eQpDT05GSUdfUE1fREVCVUc9eQpDT05GSUdfUE1f
QURWQU5DRURfREVCVUc9eQojIENPTkZJR19QTV9URVNUX1NVU1BFTkQgaXMgbm90IHNldApDT05G
SUdfUE1fU0xFRVBfREVCVUc9eQpDT05GSUdfUE1fVFJBQ0U9eQpDT05GSUdfUE1fVFJBQ0VfUlRD
PXkKQ09ORklHX1BNX0NMSz15CiMgQ09ORklHX1dRX1BPV0VSX0VGRklDSUVOVF9ERUZBVUxUIGlz
IG5vdCBzZXQKIyBDT05GSUdfRU5FUkdZX01PREVMIGlzIG5vdCBzZXQKQ09ORklHX0FSQ0hfU1VQ
UE9SVFNfQUNQST15CkNPTkZJR19BQ1BJPXkKQ09ORklHX0FDUElfTEVHQUNZX1RBQkxFU19MT09L
VVA9eQpDT05GSUdfQVJDSF9NSUdIVF9IQVZFX0FDUElfUERDPXkKQ09ORklHX0FDUElfU1lTVEVN
X1BPV0VSX1NUQVRFU19TVVBQT1JUPXkKIyBDT05GSUdfQUNQSV9ERUJVR0dFUiBpcyBub3Qgc2V0
CkNPTkZJR19BQ1BJX1NQQ1JfVEFCTEU9eQpDT05GSUdfQUNQSV9MUElUPXkKQ09ORklHX0FDUElf
U0xFRVA9eQojIENPTkZJR19BQ1BJX1BST0NGU19QT1dFUiBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJ
X1JFVl9PVkVSUklERV9QT1NTSUJMRT15CkNPTkZJR19BQ1BJX0VDX0RFQlVHRlM9bQpDT05GSUdf
QUNQSV9BQz15CkNPTkZJR19BQ1BJX0JBVFRFUlk9eQpDT05GSUdfQUNQSV9CVVRUT049eQpDT05G
SUdfQUNQSV9WSURFTz1tCkNPTkZJR19BQ1BJX0ZBTj15CiMgQ09ORklHX0FDUElfVEFEIGlzIG5v
dCBzZXQKQ09ORklHX0FDUElfRE9DSz15CkNPTkZJR19BQ1BJX0NQVV9GUkVRX1BTUz15CkNPTkZJ
R19BQ1BJX1BST0NFU1NPUl9DU1RBVEU9eQpDT05GSUdfQUNQSV9QUk9DRVNTT1JfSURMRT15CkNP
TkZJR19BQ1BJX0NQUENfTElCPXkKQ09ORklHX0FDUElfUFJPQ0VTU09SPXkKQ09ORklHX0FDUElf
SVBNST1tCkNPTkZJR19BQ1BJX0hPVFBMVUdfQ1BVPXkKQ09ORklHX0FDUElfUFJPQ0VTU09SX0FH
R1JFR0FUT1I9bQpDT05GSUdfQUNQSV9USEVSTUFMPXkKQ09ORklHX0FSQ0hfSEFTX0FDUElfVEFC
TEVfVVBHUkFERT15CkNPTkZJR19BQ1BJX1RBQkxFX1VQR1JBREU9eQojIENPTkZJR19BQ1BJX0RF
QlVHIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfUENJX1NMT1Q9eQpDT05GSUdfQUNQSV9DT05UQUlO
RVI9eQpDT05GSUdfQUNQSV9IT1RQTFVHX01FTU9SWT15CkNPTkZJR19BQ1BJX0hPVFBMVUdfSU9B
UElDPXkKQ09ORklHX0FDUElfU0JTPW0KQ09ORklHX0FDUElfSEVEPXkKQ09ORklHX0FDUElfQ1VT
VE9NX01FVEhPRD1tCkNPTkZJR19BQ1BJX0JHUlQ9eQpDT05GSUdfQUNQSV9ORklUPW0KIyBDT05G
SUdfTkZJVF9TRUNVUklUWV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJX05VTUE9eQojIENP
TkZJR19BQ1BJX0hNQVQgaXMgbm90IHNldApDT05GSUdfSEFWRV9BQ1BJX0FQRUk9eQpDT05GSUdf
SEFWRV9BQ1BJX0FQRUlfTk1JPXkKQ09ORklHX0FDUElfQVBFST15CkNPTkZJR19BQ1BJX0FQRUlf
R0hFUz15CkNPTkZJR19BQ1BJX0FQRUlfUENJRUFFUj15CkNPTkZJR19BQ1BJX0FQRUlfTUVNT1JZ
X0ZBSUxVUkU9eQpDT05GSUdfQUNQSV9BUEVJX0VJTko9bQpDT05GSUdfQUNQSV9BUEVJX0VSU1Rf
REVCVUc9eQojIENPTkZJR19EUFRGX1BPV0VSIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfV0FUQ0hE
T0c9eQpDT05GSUdfQUNQSV9FWFRMT0c9bQpDT05GSUdfQUNQSV9BRFhMPXkKIyBDT05GSUdfUE1J
Q19PUFJFR0lPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0FDUElfQ09ORklHRlMgaXMgbm90IHNldApD
T05GSUdfWDg2X1BNX1RJTUVSPXkKQ09ORklHX1NGST15CgojCiMgQ1BVIEZyZXF1ZW5jeSBzY2Fs
aW5nCiMKQ09ORklHX0NQVV9GUkVRPXkKQ09ORklHX0NQVV9GUkVRX0dPVl9BVFRSX1NFVD15CkNP
TkZJR19DUFVfRlJFUV9HT1ZfQ09NTU9OPXkKIyBDT05GSUdfQ1BVX0ZSRVFfU1RBVCBpcyBub3Qg
c2V0CiMgQ09ORklHX0NQVV9GUkVRX0RFRkFVTFRfR09WX1BFUkZPUk1BTkNFIGlzIG5vdCBzZXQK
IyBDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfUE9XRVJTQVZFIGlzIG5vdCBzZXQKIyBDT05G
SUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfVVNFUlNQQUNFIGlzIG5vdCBzZXQKQ09ORklHX0NQVV9G
UkVRX0RFRkFVTFRfR09WX09OREVNQU5EPXkKIyBDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1Zf
Q09OU0VSVkFUSVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfU0NI
RURVVElMIGlzIG5vdCBzZXQKQ09ORklHX0NQVV9GUkVRX0dPVl9QRVJGT1JNQU5DRT15CkNPTkZJ
R19DUFVfRlJFUV9HT1ZfUE9XRVJTQVZFPXkKQ09ORklHX0NQVV9GUkVRX0dPVl9VU0VSU1BBQ0U9
eQpDT05GSUdfQ1BVX0ZSRVFfR09WX09OREVNQU5EPXkKQ09ORklHX0NQVV9GUkVRX0dPVl9DT05T
RVJWQVRJVkU9eQpDT05GSUdfQ1BVX0ZSRVFfR09WX1NDSEVEVVRJTD15CgojCiMgQ1BVIGZyZXF1
ZW5jeSBzY2FsaW5nIGRyaXZlcnMKIwpDT05GSUdfWDg2X0lOVEVMX1BTVEFURT15CkNPTkZJR19Y
ODZfUENDX0NQVUZSRVE9bQpDT05GSUdfWDg2X0FDUElfQ1BVRlJFUT1tCkNPTkZJR19YODZfQUNQ
SV9DUFVGUkVRX0NQQj15CkNPTkZJR19YODZfUE9XRVJOT1dfSzg9bQpDT05GSUdfWDg2X0FNRF9G
UkVRX1NFTlNJVElWSVRZPW0KIyBDT05GSUdfWDg2X1NQRUVEU1RFUF9DRU5UUklOTyBpcyBub3Qg
c2V0CkNPTkZJR19YODZfUDRfQ0xPQ0tNT0Q9bQoKIwojIHNoYXJlZCBvcHRpb25zCiMKQ09ORklH
X1g4Nl9TUEVFRFNURVBfTElCPW0KIyBlbmQgb2YgQ1BVIEZyZXF1ZW5jeSBzY2FsaW5nCgojCiMg
Q1BVIElkbGUKIwpDT05GSUdfQ1BVX0lETEU9eQojIENPTkZJR19DUFVfSURMRV9HT1ZfTEFEREVS
IGlzIG5vdCBzZXQKQ09ORklHX0NQVV9JRExFX0dPVl9NRU5VPXkKIyBDT05GSUdfQ1BVX0lETEVf
R09WX1RFTyBpcyBub3Qgc2V0CiMgQ09ORklHX0NQVV9JRExFX0dPVl9IQUxUUE9MTCBpcyBub3Qg
c2V0CkNPTkZJR19IQUxUUE9MTF9DUFVJRExFPXkKIyBlbmQgb2YgQ1BVIElkbGUKCkNPTkZJR19J
TlRFTF9JRExFPXkKIyBlbmQgb2YgUG93ZXIgbWFuYWdlbWVudCBhbmQgQUNQSSBvcHRpb25zCgoj
CiMgQnVzIG9wdGlvbnMgKFBDSSBldGMuKQojCkNPTkZJR19QQ0lfRElSRUNUPXkKQ09ORklHX1BD
SV9NTUNPTkZJRz15CkNPTkZJR19QQ0lfWEVOPXkKQ09ORklHX01NQ09ORl9GQU0xMEg9eQpDT05G
SUdfSVNBX0RNQV9BUEk9eQpDT05GSUdfQU1EX05CPXkKIyBDT05GSUdfWDg2X1NZU0ZCIGlzIG5v
dCBzZXQKIyBlbmQgb2YgQnVzIG9wdGlvbnMgKFBDSSBldGMuKQoKIwojIEJpbmFyeSBFbXVsYXRp
b25zCiMKQ09ORklHX0lBMzJfRU1VTEFUSU9OPXkKIyBDT05GSUdfWDg2X1gzMiBpcyBub3Qgc2V0
CkNPTkZJR19DT01QQVRfMzI9eQpDT05GSUdfQ09NUEFUPXkKQ09ORklHX0NPTVBBVF9GT1JfVTY0
X0FMSUdOTUVOVD15CkNPTkZJR19TWVNWSVBDX0NPTVBBVD15CiMgZW5kIG9mIEJpbmFyeSBFbXVs
YXRpb25zCgojCiMgRmlybXdhcmUgRHJpdmVycwojCkNPTkZJR19FREQ9bQojIENPTkZJR19FRERf
T0ZGIGlzIG5vdCBzZXQKQ09ORklHX0ZJUk1XQVJFX01FTU1BUD15CkNPTkZJR19ETUlJRD15CkNP
TkZJR19ETUlfU1lTRlM9eQpDT05GSUdfRE1JX1NDQU5fTUFDSElORV9OT05fRUZJX0ZBTExCQUNL
PXkKQ09ORklHX0lTQ1NJX0lCRlRfRklORD15CkNPTkZJR19JU0NTSV9JQkZUPW0KQ09ORklHX0ZX
X0NGR19TWVNGUz15CiMgQ09ORklHX0ZXX0NGR19TWVNGU19DTURMSU5FIGlzIG5vdCBzZXQKIyBD
T05GSUdfR09PR0xFX0ZJUk1XQVJFIGlzIG5vdCBzZXQKCiMKIyBFRkkgKEV4dGVuc2libGUgRmly
bXdhcmUgSW50ZXJmYWNlKSBTdXBwb3J0CiMKQ09ORklHX0VGSV9WQVJTPXkKQ09ORklHX0VGSV9F
U1JUPXkKQ09ORklHX0VGSV9WQVJTX1BTVE9SRT15CkNPTkZJR19FRklfVkFSU19QU1RPUkVfREVG
QVVMVF9ESVNBQkxFPXkKQ09ORklHX0VGSV9SVU5USU1FX01BUD15CiMgQ09ORklHX0VGSV9GQUtF
X01FTU1BUCBpcyBub3Qgc2V0CkNPTkZJR19FRklfUlVOVElNRV9XUkFQUEVSUz15CkNPTkZJR19F
RklfR0VORVJJQ19TVFVCX0lOSVRSRF9DTURMSU5FX0xPQURFUj15CiMgQ09ORklHX0VGSV9CT09U
TE9BREVSX0NPTlRST0wgaXMgbm90IHNldAojIENPTkZJR19FRklfQ0FQU1VMRV9MT0FERVIgaXMg
bm90IHNldAojIENPTkZJR19FRklfVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19BUFBMRV9QUk9QRVJU
SUVTPXkKIyBDT05GSUdfUkVTRVRfQVRUQUNLX01JVElHQVRJT04gaXMgbm90IHNldAojIENPTkZJ
R19FRklfUkNJMl9UQUJMRSBpcyBub3Qgc2V0CiMgQ09ORklHX0VGSV9ESVNBQkxFX1BDSV9ETUEg
aXMgbm90IHNldAojIGVuZCBvZiBFRkkgKEV4dGVuc2libGUgRmlybXdhcmUgSW50ZXJmYWNlKSBT
dXBwb3J0CgpDT05GSUdfVUVGSV9DUEVSPXkKQ09ORklHX1VFRklfQ1BFUl9YODY9eQpDT05GSUdf
RUZJX0RFVl9QQVRIX1BBUlNFUj15CkNPTkZJR19FRklfRUFSTFlDT049eQoKIwojIFRlZ3JhIGZp
cm13YXJlIGRyaXZlcgojCiMgZW5kIG9mIFRlZ3JhIGZpcm13YXJlIGRyaXZlcgojIGVuZCBvZiBG
aXJtd2FyZSBEcml2ZXJzCgpDT05GSUdfSEFWRV9LVk09eQpDT05GSUdfSEFWRV9LVk1fSVJRQ0hJ
UD15CkNPTkZJR19IQVZFX0tWTV9JUlFGRD15CkNPTkZJR19IQVZFX0tWTV9JUlFfUk9VVElORz15
CkNPTkZJR19IQVZFX0tWTV9FVkVOVEZEPXkKQ09ORklHX0tWTV9NTUlPPXkKQ09ORklHX0tWTV9B
U1lOQ19QRj15CkNPTkZJR19IQVZFX0tWTV9NU0k9eQpDT05GSUdfSEFWRV9LVk1fQ1BVX1JFTEFY
X0lOVEVSQ0VQVD15CkNPTkZJR19LVk1fVkZJTz15CkNPTkZJR19LVk1fR0VORVJJQ19ESVJUWUxP
R19SRUFEX1BST1RFQ1Q9eQpDT05GSUdfS1ZNX0NPTVBBVD15CkNPTkZJR19IQVZFX0tWTV9JUlFf
QllQQVNTPXkKQ09ORklHX0hBVkVfS1ZNX05PX1BPTEw9eQpDT05GSUdfVklSVFVBTElaQVRJT049
eQpDT05GSUdfS1ZNPW0KQ09ORklHX0tWTV9JTlRFTD1tCkNPTkZJR19LVk1fQU1EPW0KQ09ORklH
X0tWTV9BTURfU0VWPXkKQ09ORklHX0tWTV9NTVVfQVVESVQ9eQpDT05GSUdfQVNfQVZYNTEyPXkK
Q09ORklHX0FTX1NIQTFfTkk9eQpDT05GSUdfQVNfU0hBMjU2X05JPXkKCiMKIyBHZW5lcmFsIGFy
Y2hpdGVjdHVyZS1kZXBlbmRlbnQgb3B0aW9ucwojCkNPTkZJR19DUkFTSF9DT1JFPXkKQ09ORklH
X0tFWEVDX0NPUkU9eQpDT05GSUdfSE9UUExVR19TTVQ9eQpDT05GSUdfT1BST0ZJTEU9bQpDT05G
SUdfT1BST0ZJTEVfRVZFTlRfTVVMVElQTEVYPXkKQ09ORklHX0hBVkVfT1BST0ZJTEU9eQpDT05G
SUdfT1BST0ZJTEVfTk1JX1RJTUVSPXkKQ09ORklHX0tQUk9CRVM9eQpDT05GSUdfSlVNUF9MQUJF
TD15CiMgQ09ORklHX1NUQVRJQ19LRVlTX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX09QVFBS
T0JFUz15CkNPTkZJR19LUFJPQkVTX09OX0ZUUkFDRT15CkNPTkZJR19VUFJPQkVTPXkKQ09ORklH
X0hBVkVfRUZGSUNJRU5UX1VOQUxJR05FRF9BQ0NFU1M9eQpDT05GSUdfQVJDSF9VU0VfQlVJTFRJ
Tl9CU1dBUD15CkNPTkZJR19LUkVUUFJPQkVTPXkKQ09ORklHX1VTRVJfUkVUVVJOX05PVElGSUVS
PXkKQ09ORklHX0hBVkVfSU9SRU1BUF9QUk9UPXkKQ09ORklHX0hBVkVfS1BST0JFUz15CkNPTkZJ
R19IQVZFX0tSRVRQUk9CRVM9eQpDT05GSUdfSEFWRV9PUFRQUk9CRVM9eQpDT05GSUdfSEFWRV9L
UFJPQkVTX09OX0ZUUkFDRT15CkNPTkZJR19IQVZFX0ZVTkNUSU9OX0VSUk9SX0lOSkVDVElPTj15
CkNPTkZJR19IQVZFX05NST15CkNPTkZJR19IQVZFX0FSQ0hfVFJBQ0VIT09LPXkKQ09ORklHX0hB
VkVfRE1BX0NPTlRJR1VPVVM9eQpDT05GSUdfR0VORVJJQ19TTVBfSURMRV9USFJFQUQ9eQpDT05G
SUdfQVJDSF9IQVNfRk9SVElGWV9TT1VSQ0U9eQpDT05GSUdfQVJDSF9IQVNfU0VUX01FTU9SWT15
CkNPTkZJR19BUkNIX0hBU19TRVRfRElSRUNUX01BUD15CkNPTkZJR19IQVZFX0FSQ0hfVEhSRUFE
X1NUUlVDVF9XSElURUxJU1Q9eQpDT05GSUdfQVJDSF9XQU5UU19EWU5BTUlDX1RBU0tfU1RSVUNU
PXkKQ09ORklHX0hBVkVfQVNNX01PRFZFUlNJT05TPXkKQ09ORklHX0hBVkVfUkVHU19BTkRfU1RB
Q0tfQUNDRVNTX0FQST15CkNPTkZJR19IQVZFX1JTRVE9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9B
UkdfQUNDRVNTX0FQST15CkNPTkZJR19IQVZFX0NMSz15CkNPTkZJR19IQVZFX0hXX0JSRUFLUE9J
TlQ9eQpDT05GSUdfSEFWRV9NSVhFRF9CUkVBS1BPSU5UU19SRUdTPXkKQ09ORklHX0hBVkVfVVNF
Ul9SRVRVUk5fTk9USUZJRVI9eQpDT05GSUdfSEFWRV9QRVJGX0VWRU5UU19OTUk9eQpDT05GSUdf
SEFWRV9IQVJETE9DS1VQX0RFVEVDVE9SX1BFUkY9eQpDT05GSUdfSEFWRV9QRVJGX1JFR1M9eQpD
T05GSUdfSEFWRV9QRVJGX1VTRVJfU1RBQ0tfRFVNUD15CkNPTkZJR19IQVZFX0FSQ0hfSlVNUF9M
QUJFTD15CkNPTkZJR19IQVZFX0FSQ0hfSlVNUF9MQUJFTF9SRUxBVElWRT15CkNPTkZJR19NTVVf
R0FUSEVSX1RBQkxFX0ZSRUU9eQpDT05GSUdfTU1VX0dBVEhFUl9SQ1VfVEFCTEVfRlJFRT15CkNP
TkZJR19BUkNIX0hBVkVfTk1JX1NBRkVfQ01QWENIRz15CkNPTkZJR19IQVZFX0FMSUdORURfU1RS
VUNUX1BBR0U9eQpDT05GSUdfSEFWRV9DTVBYQ0hHX0xPQ0FMPXkKQ09ORklHX0hBVkVfQ01QWENI
R19ET1VCTEU9eQpDT05GSUdfQVJDSF9XQU5UX0NPTVBBVF9JUENfUEFSU0VfVkVSU0lPTj15CkNP
TkZJR19BUkNIX1dBTlRfT0xEX0NPTVBBVF9JUEM9eQpDT05GSUdfSEFWRV9BUkNIX1NFQ0NPTVBf
RklMVEVSPXkKQ09ORklHX1NFQ0NPTVBfRklMVEVSPXkKQ09ORklHX0hBVkVfQVJDSF9TVEFDS0xF
QUs9eQpDT05GSUdfSEFWRV9TVEFDS1BST1RFQ1RPUj15CkNPTkZJR19DQ19IQVNfU1RBQ0tQUk9U
RUNUT1JfTk9ORT15CkNPTkZJR19TVEFDS1BST1RFQ1RPUj15CkNPTkZJR19TVEFDS1BST1RFQ1RP
Ul9TVFJPTkc9eQpDT05GSUdfSEFWRV9BUkNIX1dJVEhJTl9TVEFDS19GUkFNRVM9eQpDT05GSUdf
SEFWRV9DT05URVhUX1RSQUNLSU5HPXkKQ09ORklHX0hBVkVfVklSVF9DUFVfQUNDT1VOVElOR19H
RU49eQpDT05GSUdfSEFWRV9JUlFfVElNRV9BQ0NPVU5USU5HPXkKQ09ORklHX0hBVkVfTU9WRV9Q
TUQ9eQpDT05GSUdfSEFWRV9BUkNIX1RSQU5TUEFSRU5UX0hVR0VQQUdFPXkKQ09ORklHX0hBVkVf
QVJDSF9UUkFOU1BBUkVOVF9IVUdFUEFHRV9QVUQ9eQpDT05GSUdfSEFWRV9BUkNIX0hVR0VfVk1B
UD15CkNPTkZJR19BUkNIX1dBTlRfSFVHRV9QTURfU0hBUkU9eQpDT05GSUdfSEFWRV9BUkNIX1NP
RlRfRElSVFk9eQpDT05GSUdfSEFWRV9NT0RfQVJDSF9TUEVDSUZJQz15CkNPTkZJR19NT0RVTEVT
X1VTRV9FTEZfUkVMQT15CkNPTkZJR19IQVZFX0lSUV9FWElUX09OX0lSUV9TVEFDSz15CkNPTkZJ
R19BUkNIX0hBU19FTEZfUkFORE9NSVpFPXkKQ09ORklHX0hBVkVfQVJDSF9NTUFQX1JORF9CSVRT
PXkKQ09ORklHX0hBVkVfRVhJVF9USFJFQUQ9eQpDT05GSUdfQVJDSF9NTUFQX1JORF9CSVRTPTI4
CkNPTkZJR19IQVZFX0FSQ0hfTU1BUF9STkRfQ09NUEFUX0JJVFM9eQpDT05GSUdfQVJDSF9NTUFQ
X1JORF9DT01QQVRfQklUUz04CkNPTkZJR19IQVZFX0FSQ0hfQ09NUEFUX01NQVBfQkFTRVM9eQpD
T05GSUdfSEFWRV9DT1BZX1RIUkVBRF9UTFM9eQpDT05GSUdfSEFWRV9TVEFDS19WQUxJREFUSU9O
PXkKQ09ORklHX0hBVkVfUkVMSUFCTEVfU1RBQ0tUUkFDRT15CkNPTkZJR19PTERfU0lHU1VTUEVO
RDM9eQpDT05GSUdfQ09NUEFUX09MRF9TSUdBQ1RJT049eQpDT05GSUdfQ09NUEFUXzMyQklUX1RJ
TUU9eQpDT05GSUdfSEFWRV9BUkNIX1ZNQVBfU1RBQ0s9eQpDT05GSUdfVk1BUF9TVEFDSz15CkNP
TkZJR19BUkNIX0hBU19TVFJJQ1RfS0VSTkVMX1JXWD15CkNPTkZJR19TVFJJQ1RfS0VSTkVMX1JX
WD15CkNPTkZJR19BUkNIX0hBU19TVFJJQ1RfTU9EVUxFX1JXWD15CkNPTkZJR19TVFJJQ1RfTU9E
VUxFX1JXWD15CkNPTkZJR19IQVZFX0FSQ0hfUFJFTDMyX1JFTE9DQVRJT05TPXkKQ09ORklHX0FS
Q0hfVVNFX01FTVJFTUFQX1BST1Q9eQojIENPTkZJR19MT0NLX0VWRU5UX0NPVU5UUyBpcyBub3Qg
c2V0CkNPTkZJR19BUkNIX0hBU19NRU1fRU5DUllQVD15CgojCiMgR0NPVi1iYXNlZCBrZXJuZWwg
cHJvZmlsaW5nCiMKIyBDT05GSUdfR0NPVl9LRVJORUwgaXMgbm90IHNldApDT05GSUdfQVJDSF9I
QVNfR0NPVl9QUk9GSUxFX0FMTD15CiMgZW5kIG9mIEdDT1YtYmFzZWQga2VybmVsIHByb2ZpbGlu
ZwoKQ09ORklHX0hBVkVfR0NDX1BMVUdJTlM9eQojIGVuZCBvZiBHZW5lcmFsIGFyY2hpdGVjdHVy
ZS1kZXBlbmRlbnQgb3B0aW9ucwoKQ09ORklHX1JUX01VVEVYRVM9eQpDT05GSUdfQkFTRV9TTUFM
TD0wCkNPTkZJR19NT0RVTEVfU0lHX0ZPUk1BVD15CkNPTkZJR19NT0RVTEVTPXkKQ09ORklHX01P
RFVMRV9GT1JDRV9MT0FEPXkKQ09ORklHX01PRFVMRV9VTkxPQUQ9eQojIENPTkZJR19NT0RVTEVf
Rk9SQ0VfVU5MT0FEIGlzIG5vdCBzZXQKIyBDT05GSUdfTU9EVkVSU0lPTlMgaXMgbm90IHNldAoj
IENPTkZJR19NT0RVTEVfU1JDVkVSU0lPTl9BTEwgaXMgbm90IHNldApDT05GSUdfTU9EVUxFX1NJ
Rz15CiMgQ09ORklHX01PRFVMRV9TSUdfRk9SQ0UgaXMgbm90IHNldApDT05GSUdfTU9EVUxFX1NJ
R19BTEw9eQojIENPTkZJR19NT0RVTEVfU0lHX1NIQTEgaXMgbm90IHNldAojIENPTkZJR19NT0RV
TEVfU0lHX1NIQTIyNCBpcyBub3Qgc2V0CkNPTkZJR19NT0RVTEVfU0lHX1NIQTI1Nj15CiMgQ09O
RklHX01PRFVMRV9TSUdfU0hBMzg0IGlzIG5vdCBzZXQKIyBDT05GSUdfTU9EVUxFX1NJR19TSEE1
MTIgaXMgbm90IHNldApDT05GSUdfTU9EVUxFX1NJR19IQVNIPSJzaGEyNTYiCiMgQ09ORklHX01P
RFVMRV9DT01QUkVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX01PRFVMRV9BTExPV19NSVNTSU5HX05B
TUVTUEFDRV9JTVBPUlRTIGlzIG5vdCBzZXQKIyBDT05GSUdfVU5VU0VEX1NZTUJPTFMgaXMgbm90
IHNldAojIENPTkZJR19UUklNX1VOVVNFRF9LU1lNUyBpcyBub3Qgc2V0CkNPTkZJR19NT0RVTEVT
X1RSRUVfTE9PS1VQPXkKQ09ORklHX0JMT0NLPXkKQ09ORklHX0JMS19TQ1NJX1JFUVVFU1Q9eQpD
T05GSUdfQkxLX0NHUk9VUF9SV1NUQVQ9eQpDT05GSUdfQkxLX0RFVl9CU0c9eQpDT05GSUdfQkxL
X0RFVl9CU0dMSUI9eQpDT05GSUdfQkxLX0RFVl9JTlRFR1JJVFk9eQpDT05GSUdfQkxLX0RFVl9J
TlRFR1JJVFlfVDEwPW0KQ09ORklHX0JMS19ERVZfWk9ORUQ9eQpDT05GSUdfQkxLX0RFVl9USFJP
VFRMSU5HPXkKIyBDT05GSUdfQkxLX0RFVl9USFJPVFRMSU5HX0xPVyBpcyBub3Qgc2V0CiMgQ09O
RklHX0JMS19DTURMSU5FX1BBUlNFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0JMS19XQlQgaXMgbm90
IHNldAojIENPTkZJR19CTEtfQ0dST1VQX0lPTEFURU5DWSBpcyBub3Qgc2V0CiMgQ09ORklHX0JM
S19DR1JPVVBfSU9DT1NUIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERUJVR19GUz15CkNPTkZJR19C
TEtfREVCVUdfRlNfWk9ORUQ9eQojIENPTkZJR19CTEtfU0VEX09QQUwgaXMgbm90IHNldAoKIwoj
IFBhcnRpdGlvbiBUeXBlcwojCkNPTkZJR19QQVJUSVRJT05fQURWQU5DRUQ9eQojIENPTkZJR19B
Q09STl9QQVJUSVRJT04gaXMgbm90IHNldAojIENPTkZJR19BSVhfUEFSVElUSU9OIGlzIG5vdCBz
ZXQKQ09ORklHX09TRl9QQVJUSVRJT049eQpDT05GSUdfQU1JR0FfUEFSVElUSU9OPXkKIyBDT05G
SUdfQVRBUklfUEFSVElUSU9OIGlzIG5vdCBzZXQKQ09ORklHX01BQ19QQVJUSVRJT049eQpDT05G
SUdfTVNET1NfUEFSVElUSU9OPXkKQ09ORklHX0JTRF9ESVNLTEFCRUw9eQpDT05GSUdfTUlOSVhf
U1VCUEFSVElUSU9OPXkKQ09ORklHX1NPTEFSSVNfWDg2X1BBUlRJVElPTj15CkNPTkZJR19VTklY
V0FSRV9ESVNLTEFCRUw9eQojIENPTkZJR19MRE1fUEFSVElUSU9OIGlzIG5vdCBzZXQKQ09ORklH
X1NHSV9QQVJUSVRJT049eQojIENPTkZJR19VTFRSSVhfUEFSVElUSU9OIGlzIG5vdCBzZXQKQ09O
RklHX1NVTl9QQVJUSVRJT049eQpDT05GSUdfS0FSTUFfUEFSVElUSU9OPXkKQ09ORklHX0VGSV9Q
QVJUSVRJT049eQojIENPTkZJR19TWVNWNjhfUEFSVElUSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdf
Q01ETElORV9QQVJUSVRJT04gaXMgbm90IHNldAojIGVuZCBvZiBQYXJ0aXRpb24gVHlwZXMKCkNP
TkZJR19CTE9DS19DT01QQVQ9eQpDT05GSUdfQkxLX01RX1BDST15CkNPTkZJR19CTEtfTVFfVklS
VElPPXkKQ09ORklHX0JMS19NUV9SRE1BPXkKQ09ORklHX0JMS19QTT15CgojCiMgSU8gU2NoZWR1
bGVycwojCkNPTkZJR19NUV9JT1NDSEVEX0RFQURMSU5FPXkKQ09ORklHX01RX0lPU0NIRURfS1lC
RVI9eQojIENPTkZJR19JT1NDSEVEX0JGUSBpcyBub3Qgc2V0CiMgZW5kIG9mIElPIFNjaGVkdWxl
cnMKCkNPTkZJR19QUkVFTVBUX05PVElGSUVSUz15CkNPTkZJR19QQURBVEE9eQpDT05GSUdfQVNO
MT15CkNPTkZJR19JTkxJTkVfU1BJTl9VTkxPQ0tfSVJRPXkKQ09ORklHX0lOTElORV9SRUFEX1VO
TE9DSz15CkNPTkZJR19JTkxJTkVfUkVBRF9VTkxPQ0tfSVJRPXkKQ09ORklHX0lOTElORV9XUklU
RV9VTkxPQ0s9eQpDT05GSUdfSU5MSU5FX1dSSVRFX1VOTE9DS19JUlE9eQpDT05GSUdfQVJDSF9T
VVBQT1JUU19BVE9NSUNfUk1XPXkKQ09ORklHX01VVEVYX1NQSU5fT05fT1dORVI9eQpDT05GSUdf
UldTRU1fU1BJTl9PTl9PV05FUj15CkNPTkZJR19MT0NLX1NQSU5fT05fT1dORVI9eQpDT05GSUdf
QVJDSF9VU0VfUVVFVUVEX1NQSU5MT0NLUz15CkNPTkZJR19RVUVVRURfU1BJTkxPQ0tTPXkKQ09O
RklHX0FSQ0hfVVNFX1FVRVVFRF9SV0xPQ0tTPXkKQ09ORklHX1FVRVVFRF9SV0xPQ0tTPXkKQ09O
RklHX0FSQ0hfSEFTX05PTl9PVkVSTEFQUElOR19BRERSRVNTX1NQQUNFPXkKQ09ORklHX0FSQ0hf
SEFTX1NZTkNfQ09SRV9CRUZPUkVfVVNFUk1PREU9eQpDT05GSUdfQVJDSF9IQVNfU1lTQ0FMTF9X
UkFQUEVSPXkKQ09ORklHX0ZSRUVaRVI9eQoKIwojIEV4ZWN1dGFibGUgZmlsZSBmb3JtYXRzCiMK
Q09ORklHX0JJTkZNVF9FTEY9eQpDT05GSUdfQ09NUEFUX0JJTkZNVF9FTEY9eQpDT05GSUdfRUxG
Q09SRT15CkNPTkZJR19DT1JFX0RVTVBfREVGQVVMVF9FTEZfSEVBREVSUz15CkNPTkZJR19CSU5G
TVRfU0NSSVBUPXkKQ09ORklHX0JJTkZNVF9NSVNDPW0KQ09ORklHX0NPUkVEVU1QPXkKIyBlbmQg
b2YgRXhlY3V0YWJsZSBmaWxlIGZvcm1hdHMKCiMKIyBNZW1vcnkgTWFuYWdlbWVudCBvcHRpb25z
CiMKQ09ORklHX1NFTEVDVF9NRU1PUllfTU9ERUw9eQpDT05GSUdfU1BBUlNFTUVNX01BTlVBTD15
CkNPTkZJR19TUEFSU0VNRU09eQpDT05GSUdfTkVFRF9NVUxUSVBMRV9OT0RFUz15CkNPTkZJR19I
QVZFX01FTU9SWV9QUkVTRU5UPXkKQ09ORklHX1NQQVJTRU1FTV9FWFRSRU1FPXkKQ09ORklHX1NQ
QVJTRU1FTV9WTUVNTUFQX0VOQUJMRT15CkNPTkZJR19TUEFSU0VNRU1fVk1FTU1BUD15CkNPTkZJ
R19IQVZFX01FTUJMT0NLX05PREVfTUFQPXkKQ09ORklHX0hBVkVfRkFTVF9HVVA9eQpDT05GSUdf
TlVNQV9LRUVQX01FTUlORk89eQpDT05GSUdfTUVNT1JZX0lTT0xBVElPTj15CkNPTkZJR19IQVZF
X0JPT1RNRU1fSU5GT19OT0RFPXkKQ09ORklHX01FTU9SWV9IT1RQTFVHPXkKQ09ORklHX01FTU9S
WV9IT1RQTFVHX1NQQVJTRT15CiMgQ09ORklHX01FTU9SWV9IT1RQTFVHX0RFRkFVTFRfT05MSU5F
IGlzIG5vdCBzZXQKQ09ORklHX01FTU9SWV9IT1RSRU1PVkU9eQpDT05GSUdfU1BMSVRfUFRMT0NL
X0NQVVM9NApDT05GSUdfTUVNT1JZX0JBTExPT049eQpDT05GSUdfQkFMTE9PTl9DT01QQUNUSU9O
PXkKQ09ORklHX0NPTVBBQ1RJT049eQpDT05GSUdfUEFHRV9SRVBPUlRJTkc9eQpDT05GSUdfTUlH
UkFUSU9OPXkKQ09ORklHX0NPTlRJR19BTExPQz15CkNPTkZJR19QSFlTX0FERFJfVF82NEJJVD15
CkNPTkZJR19CT1VOQ0U9eQpDT05GSUdfVklSVF9UT19CVVM9eQpDT05GSUdfTU1VX05PVElGSUVS
PXkKQ09ORklHX0tTTT15CkNPTkZJR19ERUZBVUxUX01NQVBfTUlOX0FERFI9NDA5NgpDT05GSUdf
QVJDSF9TVVBQT1JUU19NRU1PUllfRkFJTFVSRT15CkNPTkZJR19NRU1PUllfRkFJTFVSRT15CkNP
TkZJR19IV1BPSVNPTl9JTkpFQ1Q9bQpDT05GSUdfVFJBTlNQQVJFTlRfSFVHRVBBR0U9eQpDT05G
SUdfVFJBTlNQQVJFTlRfSFVHRVBBR0VfQUxXQVlTPXkKIyBDT05GSUdfVFJBTlNQQVJFTlRfSFVH
RVBBR0VfTUFEVklTRSBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX1dBTlRTX1RIUF9TV0FQPXkKQ09O
RklHX1RIUF9TV0FQPXkKQ09ORklHX0NMRUFOQ0FDSEU9eQpDT05GSUdfRlJPTlRTV0FQPXkKQ09O
RklHX0NNQT15CiMgQ09ORklHX0NNQV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX0NNQV9ERUJV
R0ZTIGlzIG5vdCBzZXQKQ09ORklHX0NNQV9BUkVBUz03CkNPTkZJR19NRU1fU09GVF9ESVJUWT15
CkNPTkZJR19aU1dBUD15CiMgQ09ORklHX1pTV0FQX0NPTVBSRVNTT1JfREVGQVVMVF9ERUZMQVRF
IGlzIG5vdCBzZXQKQ09ORklHX1pTV0FQX0NPTVBSRVNTT1JfREVGQVVMVF9MWk89eQojIENPTkZJ
R19aU1dBUF9DT01QUkVTU09SX0RFRkFVTFRfODQyIGlzIG5vdCBzZXQKIyBDT05GSUdfWlNXQVBf
Q09NUFJFU1NPUl9ERUZBVUxUX0xaNCBpcyBub3Qgc2V0CiMgQ09ORklHX1pTV0FQX0NPTVBSRVNT
T1JfREVGQVVMVF9MWjRIQyBpcyBub3Qgc2V0CiMgQ09ORklHX1pTV0FQX0NPTVBSRVNTT1JfREVG
QVVMVF9aU1REIGlzIG5vdCBzZXQKQ09ORklHX1pTV0FQX0NPTVBSRVNTT1JfREVGQVVMVD0ibHpv
IgpDT05GSUdfWlNXQVBfWlBPT0xfREVGQVVMVF9aQlVEPXkKIyBDT05GSUdfWlNXQVBfWlBPT0xf
REVGQVVMVF9aM0ZPTEQgaXMgbm90IHNldAojIENPTkZJR19aU1dBUF9aUE9PTF9ERUZBVUxUX1pT
TUFMTE9DIGlzIG5vdCBzZXQKQ09ORklHX1pTV0FQX1pQT09MX0RFRkFVTFQ9InpidWQiCiMgQ09O
RklHX1pTV0FQX0RFRkFVTFRfT04gaXMgbm90IHNldApDT05GSUdfWlBPT0w9eQpDT05GSUdfWkJV
RD15CiMgQ09ORklHX1ozRk9MRCBpcyBub3Qgc2V0CkNPTkZJR19aU01BTExPQz15CiMgQ09ORklH
X1pTTUFMTE9DX1BHVEFCTEVfTUFQUElORyBpcyBub3Qgc2V0CiMgQ09ORklHX1pTTUFMTE9DX1NU
QVQgaXMgbm90IHNldApDT05GSUdfR0VORVJJQ19FQVJMWV9JT1JFTUFQPXkKQ09ORklHX0RFRkVS
UkVEX1NUUlVDVF9QQUdFX0lOSVQ9eQpDT05GSUdfSURMRV9QQUdFX1RSQUNLSU5HPXkKQ09ORklH
X0FSQ0hfSEFTX1BURV9ERVZNQVA9eQpDT05GSUdfWk9ORV9ERVZJQ0U9eQpDT05GSUdfREVWX1BB
R0VNQVBfT1BTPXkKIyBDT05GSUdfREVWSUNFX1BSSVZBVEUgaXMgbm90IHNldApDT05GSUdfRlJB
TUVfVkVDVE9SPXkKQ09ORklHX0FSQ0hfVVNFU19ISUdIX1ZNQV9GTEFHUz15CkNPTkZJR19BUkNI
X0hBU19QS0VZUz15CiMgQ09ORklHX1BFUkNQVV9TVEFUUyBpcyBub3Qgc2V0CiMgQ09ORklHX0dV
UF9CRU5DSE1BUksgaXMgbm90IHNldAojIENPTkZJR19SRUFEX09OTFlfVEhQX0ZPUl9GUyBpcyBu
b3Qgc2V0CkNPTkZJR19BUkNIX0hBU19QVEVfU1BFQ0lBTD15CkNPTkZJR19NQVBQSU5HX0RJUlRZ
X0hFTFBFUlM9eQojIGVuZCBvZiBNZW1vcnkgTWFuYWdlbWVudCBvcHRpb25zCgpDT05GSUdfTkVU
PXkKQ09ORklHX0NPTVBBVF9ORVRMSU5LX01FU1NBR0VTPXkKQ09ORklHX05FVF9JTkdSRVNTPXkK
Q09ORklHX05FVF9FR1JFU1M9eQpDT05GSUdfTkVUX1JFRElSRUNUPXkKQ09ORklHX1NLQl9FWFRF
TlNJT05TPXkKCiMKIyBOZXR3b3JraW5nIG9wdGlvbnMKIwpDT05GSUdfUEFDS0VUPXkKQ09ORklH
X1BBQ0tFVF9ESUFHPW0KQ09ORklHX1VOSVg9eQpDT05GSUdfVU5JWF9TQ009eQpDT05GSUdfVU5J
WF9ESUFHPW0KIyBDT05GSUdfVExTIGlzIG5vdCBzZXQKQ09ORklHX1hGUk09eQpDT05GSUdfWEZS
TV9BTEdPPXkKQ09ORklHX1hGUk1fVVNFUj15CiMgQ09ORklHX1hGUk1fSU5URVJGQUNFIGlzIG5v
dCBzZXQKQ09ORklHX1hGUk1fU1VCX1BPTElDWT15CkNPTkZJR19YRlJNX01JR1JBVEU9eQpDT05G
SUdfWEZSTV9TVEFUSVNUSUNTPXkKQ09ORklHX1hGUk1fSVBDT01QPW0KQ09ORklHX05FVF9LRVk9
bQpDT05GSUdfTkVUX0tFWV9NSUdSQVRFPXkKIyBDT05GSUdfU01DIGlzIG5vdCBzZXQKIyBDT05G
SUdfWERQX1NPQ0tFVFMgaXMgbm90IHNldApDT05GSUdfSU5FVD15CkNPTkZJR19JUF9NVUxUSUNB
U1Q9eQpDT05GSUdfSVBfQURWQU5DRURfUk9VVEVSPXkKQ09ORklHX0lQX0ZJQl9UUklFX1NUQVRT
PXkKQ09ORklHX0lQX01VTFRJUExFX1RBQkxFUz15CkNPTkZJR19JUF9ST1VURV9NVUxUSVBBVEg9
eQpDT05GSUdfSVBfUk9VVEVfVkVSQk9TRT15CkNPTkZJR19JUF9ST1VURV9DTEFTU0lEPXkKQ09O
RklHX0lQX1BOUD15CkNPTkZJR19JUF9QTlBfREhDUD15CiMgQ09ORklHX0lQX1BOUF9CT09UUCBp
cyBub3Qgc2V0CiMgQ09ORklHX0lQX1BOUF9SQVJQIGlzIG5vdCBzZXQKQ09ORklHX05FVF9JUElQ
PW0KQ09ORklHX05FVF9JUEdSRV9ERU1VWD1tCkNPTkZJR19ORVRfSVBfVFVOTkVMPW0KQ09ORklH
X05FVF9JUEdSRT1tCkNPTkZJR19ORVRfSVBHUkVfQlJPQURDQVNUPXkKQ09ORklHX0lQX01ST1VU
RV9DT01NT049eQpDT05GSUdfSVBfTVJPVVRFPXkKQ09ORklHX0lQX01ST1VURV9NVUxUSVBMRV9U
QUJMRVM9eQpDT05GSUdfSVBfUElNU01fVjE9eQpDT05GSUdfSVBfUElNU01fVjI9eQpDT05GSUdf
U1lOX0NPT0tJRVM9eQpDT05GSUdfTkVUX0lQVlRJPW0KQ09ORklHX05FVF9VRFBfVFVOTkVMPW0K
IyBDT05GSUdfTkVUX0ZPVSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9GT1VfSVBfVFVOTkVMUyBp
cyBub3Qgc2V0CkNPTkZJR19JTkVUX0FIPW0KQ09ORklHX0lORVRfRVNQPW0KIyBDT05GSUdfSU5F
VF9FU1BfT0ZGTE9BRCBpcyBub3Qgc2V0CiMgQ09ORklHX0lORVRfRVNQSU5UQ1AgaXMgbm90IHNl
dApDT05GSUdfSU5FVF9JUENPTVA9bQpDT05GSUdfSU5FVF9YRlJNX1RVTk5FTD1tCkNPTkZJR19J
TkVUX1RVTk5FTD1tCkNPTkZJR19JTkVUX0RJQUc9bQpDT05GSUdfSU5FVF9UQ1BfRElBRz1tCkNP
TkZJR19JTkVUX1VEUF9ESUFHPW0KIyBDT05GSUdfSU5FVF9SQVdfRElBRyBpcyBub3Qgc2V0CiMg
Q09ORklHX0lORVRfRElBR19ERVNUUk9ZIGlzIG5vdCBzZXQKQ09ORklHX1RDUF9DT05HX0FEVkFO
Q0VEPXkKQ09ORklHX1RDUF9DT05HX0JJQz1tCkNPTkZJR19UQ1BfQ09OR19DVUJJQz15CkNPTkZJ
R19UQ1BfQ09OR19XRVNUV09PRD1tCkNPTkZJR19UQ1BfQ09OR19IVENQPW0KQ09ORklHX1RDUF9D
T05HX0hTVENQPW0KQ09ORklHX1RDUF9DT05HX0hZQkxBPW0KQ09ORklHX1RDUF9DT05HX1ZFR0FT
PW0KIyBDT05GSUdfVENQX0NPTkdfTlYgaXMgbm90IHNldApDT05GSUdfVENQX0NPTkdfU0NBTEFC
TEU9bQpDT05GSUdfVENQX0NPTkdfTFA9bQpDT05GSUdfVENQX0NPTkdfVkVOTz1tCkNPTkZJR19U
Q1BfQ09OR19ZRUFIPW0KQ09ORklHX1RDUF9DT05HX0lMTElOT0lTPW0KQ09ORklHX1RDUF9DT05H
X0RDVENQPW0KIyBDT05GSUdfVENQX0NPTkdfQ0RHIGlzIG5vdCBzZXQKIyBDT05GSUdfVENQX0NP
TkdfQkJSIGlzIG5vdCBzZXQKQ09ORklHX0RFRkFVTFRfQ1VCSUM9eQojIENPTkZJR19ERUZBVUxU
X1JFTk8gaXMgbm90IHNldApDT05GSUdfREVGQVVMVF9UQ1BfQ09ORz0iY3ViaWMiCkNPTkZJR19U
Q1BfTUQ1U0lHPXkKQ09ORklHX0lQVjY9eQpDT05GSUdfSVBWNl9ST1VURVJfUFJFRj15CkNPTkZJ
R19JUFY2X1JPVVRFX0lORk89eQpDT05GSUdfSVBWNl9PUFRJTUlTVElDX0RBRD15CkNPTkZJR19J
TkVUNl9BSD1tCkNPTkZJR19JTkVUNl9FU1A9bQojIENPTkZJR19JTkVUNl9FU1BfT0ZGTE9BRCBp
cyBub3Qgc2V0CkNPTkZJR19JTkVUNl9JUENPTVA9bQpDT05GSUdfSVBWNl9NSVA2PW0KIyBDT05G
SUdfSVBWNl9JTEEgaXMgbm90IHNldApDT05GSUdfSU5FVDZfWEZSTV9UVU5ORUw9bQpDT05GSUdf
SU5FVDZfVFVOTkVMPW0KQ09ORklHX0lQVjZfVlRJPW0KQ09ORklHX0lQVjZfU0lUPW0KQ09ORklH
X0lQVjZfU0lUXzZSRD15CkNPTkZJR19JUFY2X05ESVNDX05PREVUWVBFPXkKQ09ORklHX0lQVjZf
VFVOTkVMPW0KQ09ORklHX0lQVjZfR1JFPW0KQ09ORklHX0lQVjZfTVVMVElQTEVfVEFCTEVTPXkK
IyBDT05GSUdfSVBWNl9TVUJUUkVFUyBpcyBub3Qgc2V0CkNPTkZJR19JUFY2X01ST1VURT15CkNP
TkZJR19JUFY2X01ST1VURV9NVUxUSVBMRV9UQUJMRVM9eQpDT05GSUdfSVBWNl9QSU1TTV9WMj15
CiMgQ09ORklHX0lQVjZfU0VHNl9MV1RVTk5FTCBpcyBub3Qgc2V0CiMgQ09ORklHX0lQVjZfU0VH
Nl9ITUFDIGlzIG5vdCBzZXQKIyBDT05GSUdfSVBWNl9SUExfTFdUVU5ORUwgaXMgbm90IHNldApD
T05GSUdfTkVUTEFCRUw9eQojIENPTkZJR19NUFRDUCBpcyBub3Qgc2V0CkNPTkZJR19ORVRXT1JL
X1NFQ01BUks9eQpDT05GSUdfTkVUX1BUUF9DTEFTU0lGWT15CkNPTkZJR19ORVRXT1JLX1BIWV9U
SU1FU1RBTVBJTkc9eQpDT05GSUdfTkVURklMVEVSPXkKQ09ORklHX05FVEZJTFRFUl9BRFZBTkNF
RD15CkNPTkZJR19CUklER0VfTkVURklMVEVSPW0KCiMKIyBDb3JlIE5ldGZpbHRlciBDb25maWd1
cmF0aW9uCiMKQ09ORklHX05FVEZJTFRFUl9JTkdSRVNTPXkKQ09ORklHX05FVEZJTFRFUl9ORVRM
SU5LPW0KQ09ORklHX05FVEZJTFRFUl9GQU1JTFlfQlJJREdFPXkKQ09ORklHX05FVEZJTFRFUl9G
QU1JTFlfQVJQPXkKQ09ORklHX05FVEZJTFRFUl9ORVRMSU5LX0FDQ1Q9bQpDT05GSUdfTkVURklM
VEVSX05FVExJTktfUVVFVUU9bQpDT05GSUdfTkVURklMVEVSX05FVExJTktfTE9HPW0KQ09ORklH
X05FVEZJTFRFUl9ORVRMSU5LX09TRj1tCkNPTkZJR19ORl9DT05OVFJBQ0s9bQpDT05GSUdfTkZf
TE9HX0NPTU1PTj1tCiMgQ09ORklHX05GX0xPR19ORVRERVYgaXMgbm90IHNldApDT05GSUdfTkVU
RklMVEVSX0NPTk5DT1VOVD1tCkNPTkZJR19ORl9DT05OVFJBQ0tfTUFSSz15CkNPTkZJR19ORl9D
T05OVFJBQ0tfU0VDTUFSSz15CkNPTkZJR19ORl9DT05OVFJBQ0tfWk9ORVM9eQpDT05GSUdfTkZf
Q09OTlRSQUNLX1BST0NGUz15CkNPTkZJR19ORl9DT05OVFJBQ0tfRVZFTlRTPXkKQ09ORklHX05G
X0NPTk5UUkFDS19USU1FT1VUPXkKQ09ORklHX05GX0NPTk5UUkFDS19USU1FU1RBTVA9eQpDT05G
SUdfTkZfQ09OTlRSQUNLX0xBQkVMUz15CkNPTkZJR19ORl9DVF9QUk9UT19EQ0NQPXkKQ09ORklH
X05GX0NUX1BST1RPX0dSRT15CkNPTkZJR19ORl9DVF9QUk9UT19TQ1RQPXkKQ09ORklHX05GX0NU
X1BST1RPX1VEUExJVEU9eQpDT05GSUdfTkZfQ09OTlRSQUNLX0FNQU5EQT1tCkNPTkZJR19ORl9D
T05OVFJBQ0tfRlRQPW0KQ09ORklHX05GX0NPTk5UUkFDS19IMzIzPW0KQ09ORklHX05GX0NPTk5U
UkFDS19JUkM9bQpDT05GSUdfTkZfQ09OTlRSQUNLX0JST0FEQ0FTVD1tCkNPTkZJR19ORl9DT05O
VFJBQ0tfTkVUQklPU19OUz1tCkNPTkZJR19ORl9DT05OVFJBQ0tfU05NUD1tCkNPTkZJR19ORl9D
T05OVFJBQ0tfUFBUUD1tCkNPTkZJR19ORl9DT05OVFJBQ0tfU0FORT1tCkNPTkZJR19ORl9DT05O
VFJBQ0tfU0lQPW0KQ09ORklHX05GX0NPTk5UUkFDS19URlRQPW0KQ09ORklHX05GX0NUX05FVExJ
Tks9bQpDT05GSUdfTkZfQ1RfTkVUTElOS19USU1FT1VUPW0KIyBDT05GSUdfTkVURklMVEVSX05F
VExJTktfR0xVRV9DVCBpcyBub3Qgc2V0CkNPTkZJR19ORl9OQVQ9bQpDT05GSUdfTkZfTkFUX0FN
QU5EQT1tCkNPTkZJR19ORl9OQVRfRlRQPW0KQ09ORklHX05GX05BVF9JUkM9bQpDT05GSUdfTkZf
TkFUX1NJUD1tCkNPTkZJR19ORl9OQVRfVEZUUD1tCkNPTkZJR19ORl9OQVRfUkVESVJFQ1Q9eQpD
T05GSUdfTkZfTkFUX01BU1FVRVJBREU9eQpDT05GSUdfTkVURklMVEVSX1NZTlBST1hZPW0KQ09O
RklHX05GX1RBQkxFUz1tCiMgQ09ORklHX05GX1RBQkxFU19JTkVUIGlzIG5vdCBzZXQKIyBDT05G
SUdfTkZfVEFCTEVTX05FVERFViBpcyBub3Qgc2V0CiMgQ09ORklHX05GVF9OVU1HRU4gaXMgbm90
IHNldApDT05GSUdfTkZUX0NUPW0KQ09ORklHX05GVF9DT1VOVEVSPW0KIyBDT05GSUdfTkZUX0NP
Tk5MSU1JVCBpcyBub3Qgc2V0CkNPTkZJR19ORlRfTE9HPW0KQ09ORklHX05GVF9MSU1JVD1tCkNP
TkZJR19ORlRfTUFTUT1tCkNPTkZJR19ORlRfUkVESVI9bQojIENPTkZJR19ORlRfVFVOTkVMIGlz
IG5vdCBzZXQKIyBDT05GSUdfTkZUX09CSlJFRiBpcyBub3Qgc2V0CkNPTkZJR19ORlRfUVVFVUU9
bQojIENPTkZJR19ORlRfUVVPVEEgaXMgbm90IHNldApDT05GSUdfTkZUX1JFSkVDVD1tCkNPTkZJ
R19ORlRfQ09NUEFUPW0KQ09ORklHX05GVF9IQVNIPW0KIyBDT05GSUdfTkZUX1hGUk0gaXMgbm90
IHNldAojIENPTkZJR19ORlRfU09DS0VUIGlzIG5vdCBzZXQKIyBDT05GSUdfTkZUX09TRiBpcyBu
b3Qgc2V0CiMgQ09ORklHX05GVF9UUFJPWFkgaXMgbm90IHNldAojIENPTkZJR19ORlRfU1lOUFJP
WFkgaXMgbm90IHNldAojIENPTkZJR19ORl9GTE9XX1RBQkxFIGlzIG5vdCBzZXQKQ09ORklHX05F
VEZJTFRFUl9YVEFCTEVTPXkKCiMKIyBYdGFibGVzIGNvbWJpbmVkIG1vZHVsZXMKIwpDT05GSUdf
TkVURklMVEVSX1hUX01BUks9bQpDT05GSUdfTkVURklMVEVSX1hUX0NPTk5NQVJLPW0KQ09ORklH
X05FVEZJTFRFUl9YVF9TRVQ9bQoKIwojIFh0YWJsZXMgdGFyZ2V0cwojCkNPTkZJR19ORVRGSUxU
RVJfWFRfVEFSR0VUX0FVRElUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfQ0hFQ0tTVU09
bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9DTEFTU0lGWT1tCkNPTkZJR19ORVRGSUxURVJf
WFRfVEFSR0VUX0NPTk5NQVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfQ09OTlNFQ01B
Uks9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9DVD1tCkNPTkZJR19ORVRGSUxURVJfWFRf
VEFSR0VUX0RTQ1A9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9ITD1tCkNPTkZJR19ORVRG
SUxURVJfWFRfVEFSR0VUX0hNQVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfSURMRVRJ
TUVSPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfTEVEPW0KQ09ORklHX05FVEZJTFRFUl9Y
VF9UQVJHRVRfTE9HPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfTUFSSz1tCkNPTkZJR19O
RVRGSUxURVJfWFRfTkFUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfTkVUTUFQPW0KQ09O
RklHX05FVEZJTFRFUl9YVF9UQVJHRVRfTkZMT0c9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdF
VF9ORlFVRVVFPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfTk9UUkFDSz1tCkNPTkZJR19O
RVRGSUxURVJfWFRfVEFSR0VUX1JBVEVFU1Q9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9S
RURJUkVDVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX01BU1FVRVJBREU9bQpDT05GSUdf
TkVURklMVEVSX1hUX1RBUkdFVF9URUU9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UUFJP
WFk9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UUkFDRT1tCkNPTkZJR19ORVRGSUxURVJf
WFRfVEFSR0VUX1NFQ01BUks9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UQ1BNU1M9bQpD
T05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UQ1BPUFRTVFJJUD1tCgojCiMgWHRhYmxlcyBtYXRj
aGVzCiMKQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9BRERSVFlQRT1tCkNPTkZJR19ORVRGSUxU
RVJfWFRfTUFUQ0hfQlBGPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DR1JPVVA9bQpDT05G
SUdfTkVURklMVEVSX1hUX01BVENIX0NMVVNURVI9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENI
X0NPTU1FTlQ9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0NPTk5CWVRFUz1tCkNPTkZJR19O
RVRGSUxURVJfWFRfTUFUQ0hfQ09OTkxBQkVMPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9D
T05OTElNSVQ9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0NPTk5NQVJLPW0KQ09ORklHX05F
VEZJTFRFUl9YVF9NQVRDSF9DT05OVFJBQ0s9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0NQ
VT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfRENDUD1tCkNPTkZJR19ORVRGSUxURVJfWFRf
TUFUQ0hfREVWR1JPVVA9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0RTQ1A9bQpDT05GSUdf
TkVURklMVEVSX1hUX01BVENIX0VDTj1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfRVNQPW0K
Q09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9IQVNITElNSVQ9bQpDT05GSUdfTkVURklMVEVSX1hU
X01BVENIX0hFTFBFUj1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfSEw9bQojIENPTkZJR19O
RVRGSUxURVJfWFRfTUFUQ0hfSVBDT01QIGlzIG5vdCBzZXQKQ09ORklHX05FVEZJTFRFUl9YVF9N
QVRDSF9JUFJBTkdFPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9JUFZTPW0KQ09ORklHX05F
VEZJTFRFUl9YVF9NQVRDSF9MMlRQPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9MRU5HVEg9
bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0xJTUlUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9N
QVRDSF9NQUM9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX01BUks9bQpDT05GSUdfTkVURklM
VEVSX1hUX01BVENIX01VTFRJUE9SVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfTkZBQ0NU
PW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9PU0Y9bQpDT05GSUdfTkVURklMVEVSX1hUX01B
VENIX09XTkVSPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9QT0xJQ1k9bQpDT05GSUdfTkVU
RklMVEVSX1hUX01BVENIX1BIWVNERVY9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX1BLVFRZ
UEU9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX1FVT1RBPW0KQ09ORklHX05FVEZJTFRFUl9Y
VF9NQVRDSF9SQVRFRVNUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9SRUFMTT1tCkNPTkZJ
R19ORVRGSUxURVJfWFRfTUFUQ0hfUkVDRU5UPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9T
Q1RQPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9TT0NLRVQ9bQpDT05GSUdfTkVURklMVEVS
X1hUX01BVENIX1NUQVRFPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9TVEFUSVNUSUM9bQpD
T05GSUdfTkVURklMVEVSX1hUX01BVENIX1NUUklORz1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFU
Q0hfVENQTVNTPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9USU1FPW0KQ09ORklHX05FVEZJ
TFRFUl9YVF9NQVRDSF9VMzI9bQojIGVuZCBvZiBDb3JlIE5ldGZpbHRlciBDb25maWd1cmF0aW9u
CgpDT05GSUdfSVBfU0VUPW0KQ09ORklHX0lQX1NFVF9NQVg9MjU2CkNPTkZJR19JUF9TRVRfQklU
TUFQX0lQPW0KQ09ORklHX0lQX1NFVF9CSVRNQVBfSVBNQUM9bQpDT05GSUdfSVBfU0VUX0JJVE1B
UF9QT1JUPW0KQ09ORklHX0lQX1NFVF9IQVNIX0lQPW0KQ09ORklHX0lQX1NFVF9IQVNIX0lQTUFS
Sz1tCkNPTkZJR19JUF9TRVRfSEFTSF9JUFBPUlQ9bQpDT05GSUdfSVBfU0VUX0hBU0hfSVBQT1JU
SVA9bQpDT05GSUdfSVBfU0VUX0hBU0hfSVBQT1JUTkVUPW0KQ09ORklHX0lQX1NFVF9IQVNIX0lQ
TUFDPW0KQ09ORklHX0lQX1NFVF9IQVNIX01BQz1tCkNPTkZJR19JUF9TRVRfSEFTSF9ORVRQT1JU
TkVUPW0KQ09ORklHX0lQX1NFVF9IQVNIX05FVD1tCkNPTkZJR19JUF9TRVRfSEFTSF9ORVRORVQ9
bQpDT05GSUdfSVBfU0VUX0hBU0hfTkVUUE9SVD1tCkNPTkZJR19JUF9TRVRfSEFTSF9ORVRJRkFD
RT1tCkNPTkZJR19JUF9TRVRfTElTVF9TRVQ9bQpDT05GSUdfSVBfVlM9bQpDT05GSUdfSVBfVlNf
SVBWNj15CiMgQ09ORklHX0lQX1ZTX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0lQX1ZTX1RBQl9C
SVRTPTEyCgojCiMgSVBWUyB0cmFuc3BvcnQgcHJvdG9jb2wgbG9hZCBiYWxhbmNpbmcgc3VwcG9y
dAojCkNPTkZJR19JUF9WU19QUk9UT19UQ1A9eQpDT05GSUdfSVBfVlNfUFJPVE9fVURQPXkKQ09O
RklHX0lQX1ZTX1BST1RPX0FIX0VTUD15CkNPTkZJR19JUF9WU19QUk9UT19FU1A9eQpDT05GSUdf
SVBfVlNfUFJPVE9fQUg9eQpDT05GSUdfSVBfVlNfUFJPVE9fU0NUUD15CgojCiMgSVBWUyBzY2hl
ZHVsZXIKIwpDT05GSUdfSVBfVlNfUlI9bQpDT05GSUdfSVBfVlNfV1JSPW0KQ09ORklHX0lQX1ZT
X0xDPW0KQ09ORklHX0lQX1ZTX1dMQz1tCiMgQ09ORklHX0lQX1ZTX0ZPIGlzIG5vdCBzZXQKIyBD
T05GSUdfSVBfVlNfT1ZGIGlzIG5vdCBzZXQKQ09ORklHX0lQX1ZTX0xCTEM9bQpDT05GSUdfSVBf
VlNfTEJMQ1I9bQpDT05GSUdfSVBfVlNfREg9bQpDT05GSUdfSVBfVlNfU0g9bQojIENPTkZJR19J
UF9WU19NSCBpcyBub3Qgc2V0CkNPTkZJR19JUF9WU19TRUQ9bQpDT05GSUdfSVBfVlNfTlE9bQoK
IwojIElQVlMgU0ggc2NoZWR1bGVyCiMKQ09ORklHX0lQX1ZTX1NIX1RBQl9CSVRTPTgKCiMKIyBJ
UFZTIE1IIHNjaGVkdWxlcgojCkNPTkZJR19JUF9WU19NSF9UQUJfSU5ERVg9MTIKCiMKIyBJUFZT
IGFwcGxpY2F0aW9uIGhlbHBlcgojCkNPTkZJR19JUF9WU19GVFA9bQpDT05GSUdfSVBfVlNfTkZD
VD15CkNPTkZJR19JUF9WU19QRV9TSVA9bQoKIwojIElQOiBOZXRmaWx0ZXIgQ29uZmlndXJhdGlv
bgojCkNPTkZJR19ORl9ERUZSQUdfSVBWND1tCkNPTkZJR19ORl9TT0NLRVRfSVBWND1tCkNPTkZJ
R19ORl9UUFJPWFlfSVBWND1tCiMgQ09ORklHX05GX1RBQkxFU19JUFY0IGlzIG5vdCBzZXQKIyBD
T05GSUdfTkZfVEFCTEVTX0FSUCBpcyBub3Qgc2V0CkNPTkZJR19ORl9EVVBfSVBWND1tCiMgQ09O
RklHX05GX0xPR19BUlAgaXMgbm90IHNldApDT05GSUdfTkZfTE9HX0lQVjQ9bQpDT05GSUdfTkZf
UkVKRUNUX0lQVjQ9bQpDT05GSUdfTkZfTkFUX1NOTVBfQkFTSUM9bQpDT05GSUdfTkZfTkFUX1BQ
VFA9bQpDT05GSUdfTkZfTkFUX0gzMjM9bQpDT05GSUdfSVBfTkZfSVBUQUJMRVM9bQpDT05GSUdf
SVBfTkZfTUFUQ0hfQUg9bQpDT05GSUdfSVBfTkZfTUFUQ0hfRUNOPW0KQ09ORklHX0lQX05GX01B
VENIX1JQRklMVEVSPW0KQ09ORklHX0lQX05GX01BVENIX1RUTD1tCkNPTkZJR19JUF9ORl9GSUxU
RVI9bQpDT05GSUdfSVBfTkZfVEFSR0VUX1JFSkVDVD1tCkNPTkZJR19JUF9ORl9UQVJHRVRfU1lO
UFJPWFk9bQpDT05GSUdfSVBfTkZfTkFUPW0KQ09ORklHX0lQX05GX1RBUkdFVF9NQVNRVUVSQURF
PW0KQ09ORklHX0lQX05GX1RBUkdFVF9ORVRNQVA9bQpDT05GSUdfSVBfTkZfVEFSR0VUX1JFRElS
RUNUPW0KQ09ORklHX0lQX05GX01BTkdMRT1tCkNPTkZJR19JUF9ORl9UQVJHRVRfQ0xVU1RFUklQ
PW0KQ09ORklHX0lQX05GX1RBUkdFVF9FQ049bQpDT05GSUdfSVBfTkZfVEFSR0VUX1RUTD1tCkNP
TkZJR19JUF9ORl9SQVc9bQpDT05GSUdfSVBfTkZfU0VDVVJJVFk9bQpDT05GSUdfSVBfTkZfQVJQ
VEFCTEVTPW0KQ09ORklHX0lQX05GX0FSUEZJTFRFUj1tCkNPTkZJR19JUF9ORl9BUlBfTUFOR0xF
PW0KIyBlbmQgb2YgSVA6IE5ldGZpbHRlciBDb25maWd1cmF0aW9uCgojCiMgSVB2NjogTmV0Zmls
dGVyIENvbmZpZ3VyYXRpb24KIwpDT05GSUdfTkZfU09DS0VUX0lQVjY9bQpDT05GSUdfTkZfVFBS
T1hZX0lQVjY9bQojIENPTkZJR19ORl9UQUJMRVNfSVBWNiBpcyBub3Qgc2V0CkNPTkZJR19ORl9E
VVBfSVBWNj1tCkNPTkZJR19ORl9SRUpFQ1RfSVBWNj1tCkNPTkZJR19ORl9MT0dfSVBWNj1tCkNP
TkZJR19JUDZfTkZfSVBUQUJMRVM9bQpDT05GSUdfSVA2X05GX01BVENIX0FIPW0KQ09ORklHX0lQ
Nl9ORl9NQVRDSF9FVUk2ND1tCkNPTkZJR19JUDZfTkZfTUFUQ0hfRlJBRz1tCkNPTkZJR19JUDZf
TkZfTUFUQ0hfT1BUUz1tCkNPTkZJR19JUDZfTkZfTUFUQ0hfSEw9bQpDT05GSUdfSVA2X05GX01B
VENIX0lQVjZIRUFERVI9bQpDT05GSUdfSVA2X05GX01BVENIX01IPW0KQ09ORklHX0lQNl9ORl9N
QVRDSF9SUEZJTFRFUj1tCkNPTkZJR19JUDZfTkZfTUFUQ0hfUlQ9bQojIENPTkZJR19JUDZfTkZf
TUFUQ0hfU1JIIGlzIG5vdCBzZXQKQ09ORklHX0lQNl9ORl9UQVJHRVRfSEw9bQpDT05GSUdfSVA2
X05GX0ZJTFRFUj1tCkNPTkZJR19JUDZfTkZfVEFSR0VUX1JFSkVDVD1tCkNPTkZJR19JUDZfTkZf
VEFSR0VUX1NZTlBST1hZPW0KQ09ORklHX0lQNl9ORl9NQU5HTEU9bQpDT05GSUdfSVA2X05GX1JB
Vz1tCkNPTkZJR19JUDZfTkZfU0VDVVJJVFk9bQpDT05GSUdfSVA2X05GX05BVD1tCkNPTkZJR19J
UDZfTkZfVEFSR0VUX01BU1FVRVJBREU9bQpDT05GSUdfSVA2X05GX1RBUkdFVF9OUFQ9bQojIGVu
ZCBvZiBJUHY2OiBOZXRmaWx0ZXIgQ29uZmlndXJhdGlvbgoKQ09ORklHX05GX0RFRlJBR19JUFY2
PW0KIyBDT05GSUdfTkZfVEFCTEVTX0JSSURHRSBpcyBub3Qgc2V0CiMgQ09ORklHX05GX0NPTk5U
UkFDS19CUklER0UgaXMgbm90IHNldApDT05GSUdfQlJJREdFX05GX0VCVEFCTEVTPW0KQ09ORklH
X0JSSURHRV9FQlRfQlJPVVRFPW0KQ09ORklHX0JSSURHRV9FQlRfVF9GSUxURVI9bQpDT05GSUdf
QlJJREdFX0VCVF9UX05BVD1tCkNPTkZJR19CUklER0VfRUJUXzgwMl8zPW0KQ09ORklHX0JSSURH
RV9FQlRfQU1PTkc9bQpDT05GSUdfQlJJREdFX0VCVF9BUlA9bQpDT05GSUdfQlJJREdFX0VCVF9J
UD1tCkNPTkZJR19CUklER0VfRUJUX0lQNj1tCkNPTkZJR19CUklER0VfRUJUX0xJTUlUPW0KQ09O
RklHX0JSSURHRV9FQlRfTUFSSz1tCkNPTkZJR19CUklER0VfRUJUX1BLVFRZUEU9bQpDT05GSUdf
QlJJREdFX0VCVF9TVFA9bQpDT05GSUdfQlJJREdFX0VCVF9WTEFOPW0KQ09ORklHX0JSSURHRV9F
QlRfQVJQUkVQTFk9bQpDT05GSUdfQlJJREdFX0VCVF9ETkFUPW0KQ09ORklHX0JSSURHRV9FQlRf
TUFSS19UPW0KQ09ORklHX0JSSURHRV9FQlRfUkVESVJFQ1Q9bQpDT05GSUdfQlJJREdFX0VCVF9T
TkFUPW0KQ09ORklHX0JSSURHRV9FQlRfTE9HPW0KQ09ORklHX0JSSURHRV9FQlRfTkZMT0c9bQoj
IENPTkZJR19CUEZJTFRFUiBpcyBub3Qgc2V0CkNPTkZJR19JUF9EQ0NQPW0KQ09ORklHX0lORVRf
RENDUF9ESUFHPW0KCiMKIyBEQ0NQIENDSURzIENvbmZpZ3VyYXRpb24KIwojIENPTkZJR19JUF9E
Q0NQX0NDSUQyX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0lQX0RDQ1BfQ0NJRDM9eQojIENPTkZJ
R19JUF9EQ0NQX0NDSUQzX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0lQX0RDQ1BfVEZSQ19MSUI9
eQojIGVuZCBvZiBEQ0NQIENDSURzIENvbmZpZ3VyYXRpb24KCiMKIyBEQ0NQIEtlcm5lbCBIYWNr
aW5nCiMKIyBDT05GSUdfSVBfRENDUF9ERUJVRyBpcyBub3Qgc2V0CiMgZW5kIG9mIERDQ1AgS2Vy
bmVsIEhhY2tpbmcKCkNPTkZJR19JUF9TQ1RQPW0KIyBDT05GSUdfU0NUUF9EQkdfT0JKQ05UIGlz
IG5vdCBzZXQKIyBDT05GSUdfU0NUUF9ERUZBVUxUX0NPT0tJRV9ITUFDX01ENSBpcyBub3Qgc2V0
CkNPTkZJR19TQ1RQX0RFRkFVTFRfQ09PS0lFX0hNQUNfU0hBMT15CiMgQ09ORklHX1NDVFBfREVG
QVVMVF9DT09LSUVfSE1BQ19OT05FIGlzIG5vdCBzZXQKQ09ORklHX1NDVFBfQ09PS0lFX0hNQUNf
TUQ1PXkKQ09ORklHX1NDVFBfQ09PS0lFX0hNQUNfU0hBMT15CkNPTkZJR19JTkVUX1NDVFBfRElB
Rz1tCiMgQ09ORklHX1JEUyBpcyBub3Qgc2V0CiMgQ09ORklHX1RJUEMgaXMgbm90IHNldApDT05G
SUdfQVRNPW0KQ09ORklHX0FUTV9DTElQPW0KIyBDT05GSUdfQVRNX0NMSVBfTk9fSUNNUCBpcyBu
b3Qgc2V0CkNPTkZJR19BVE1fTEFORT1tCiMgQ09ORklHX0FUTV9NUE9BIGlzIG5vdCBzZXQKQ09O
RklHX0FUTV9CUjI2ODQ9bQojIENPTkZJR19BVE1fQlIyNjg0X0lQRklMVEVSIGlzIG5vdCBzZXQK
Q09ORklHX0wyVFA9bQpDT05GSUdfTDJUUF9ERUJVR0ZTPW0KQ09ORklHX0wyVFBfVjM9eQpDT05G
SUdfTDJUUF9JUD1tCkNPTkZJR19MMlRQX0VUSD1tCkNPTkZJR19TVFA9bQpDT05GSUdfR0FSUD1t
CkNPTkZJR19NUlA9bQpDT05GSUdfQlJJREdFPW0KQ09ORklHX0JSSURHRV9JR01QX1NOT09QSU5H
PXkKQ09ORklHX0JSSURHRV9WTEFOX0ZJTFRFUklORz15CkNPTkZJR19IQVZFX05FVF9EU0E9eQoj
IENPTkZJR19ORVRfRFNBIGlzIG5vdCBzZXQKQ09ORklHX1ZMQU5fODAyMVE9bQpDT05GSUdfVkxB
Tl84MDIxUV9HVlJQPXkKQ09ORklHX1ZMQU5fODAyMVFfTVZSUD15CiMgQ09ORklHX0RFQ05FVCBp
cyBub3Qgc2V0CkNPTkZJR19MTEM9bQojIENPTkZJR19MTEMyIGlzIG5vdCBzZXQKIyBDT05GSUdf
QVRBTEsgaXMgbm90IHNldAojIENPTkZJR19YMjUgaXMgbm90IHNldAojIENPTkZJR19MQVBCIGlz
IG5vdCBzZXQKIyBDT05GSUdfUEhPTkVUIGlzIG5vdCBzZXQKQ09ORklHXzZMT1dQQU49bQojIENP
TkZJR182TE9XUEFOX0RFQlVHRlMgaXMgbm90IHNldApDT05GSUdfNkxPV1BBTl9OSEM9bQpDT05G
SUdfNkxPV1BBTl9OSENfREVTVD1tCkNPTkZJR182TE9XUEFOX05IQ19GUkFHTUVOVD1tCkNPTkZJ
R182TE9XUEFOX05IQ19IT1A9bQpDT05GSUdfNkxPV1BBTl9OSENfSVBWNj1tCkNPTkZJR182TE9X
UEFOX05IQ19NT0JJTElUWT1tCkNPTkZJR182TE9XUEFOX05IQ19ST1VUSU5HPW0KQ09ORklHXzZM
T1dQQU5fTkhDX1VEUD1tCiMgQ09ORklHXzZMT1dQQU5fR0hDX0VYVF9IRFJfSE9QIGlzIG5vdCBz
ZXQKIyBDT05GSUdfNkxPV1BBTl9HSENfVURQIGlzIG5vdCBzZXQKIyBDT05GSUdfNkxPV1BBTl9H
SENfSUNNUFY2IGlzIG5vdCBzZXQKIyBDT05GSUdfNkxPV1BBTl9HSENfRVhUX0hEUl9ERVNUIGlz
IG5vdCBzZXQKIyBDT05GSUdfNkxPV1BBTl9HSENfRVhUX0hEUl9GUkFHIGlzIG5vdCBzZXQKIyBD
T05GSUdfNkxPV1BBTl9HSENfRVhUX0hEUl9ST1VURSBpcyBub3Qgc2V0CkNPTkZJR19JRUVFODAy
MTU0PW0KIyBDT05GSUdfSUVFRTgwMjE1NF9OTDgwMjE1NF9FWFBFUklNRU5UQUwgaXMgbm90IHNl
dApDT05GSUdfSUVFRTgwMjE1NF9TT0NLRVQ9bQpDT05GSUdfSUVFRTgwMjE1NF82TE9XUEFOPW0K
Q09ORklHX01BQzgwMjE1ND1tCkNPTkZJR19ORVRfU0NIRUQ9eQoKIwojIFF1ZXVlaW5nL1NjaGVk
dWxpbmcKIwpDT05GSUdfTkVUX1NDSF9DQlE9bQpDT05GSUdfTkVUX1NDSF9IVEI9bQpDT05GSUdf
TkVUX1NDSF9IRlNDPW0KQ09ORklHX05FVF9TQ0hfQVRNPW0KQ09ORklHX05FVF9TQ0hfUFJJTz1t
CkNPTkZJR19ORVRfU0NIX01VTFRJUT1tCkNPTkZJR19ORVRfU0NIX1JFRD1tCkNPTkZJR19ORVRf
U0NIX1NGQj1tCkNPTkZJR19ORVRfU0NIX1NGUT1tCkNPTkZJR19ORVRfU0NIX1RFUUw9bQpDT05G
SUdfTkVUX1NDSF9UQkY9bQojIENPTkZJR19ORVRfU0NIX0NCUyBpcyBub3Qgc2V0CiMgQ09ORklH
X05FVF9TQ0hfRVRGIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1NDSF9UQVBSSU8gaXMgbm90IHNl
dApDT05GSUdfTkVUX1NDSF9HUkVEPW0KQ09ORklHX05FVF9TQ0hfRFNNQVJLPW0KQ09ORklHX05F
VF9TQ0hfTkVURU09bQpDT05GSUdfTkVUX1NDSF9EUlI9bQpDT05GSUdfTkVUX1NDSF9NUVBSSU89
bQojIENPTkZJR19ORVRfU0NIX1NLQlBSSU8gaXMgbm90IHNldApDT05GSUdfTkVUX1NDSF9DSE9L
RT1tCkNPTkZJR19ORVRfU0NIX1FGUT1tCkNPTkZJR19ORVRfU0NIX0NPREVMPW0KQ09ORklHX05F
VF9TQ0hfRlFfQ09ERUw9bQojIENPTkZJR19ORVRfU0NIX0NBS0UgaXMgbm90IHNldApDT05GSUdf
TkVUX1NDSF9GUT1tCiMgQ09ORklHX05FVF9TQ0hfSEhGIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVU
X1NDSF9QSUUgaXMgbm90IHNldApDT05GSUdfTkVUX1NDSF9JTkdSRVNTPW0KQ09ORklHX05FVF9T
Q0hfUExVRz1tCiMgQ09ORklHX05FVF9TQ0hfRVRTIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ND
SF9ERUZBVUxUIGlzIG5vdCBzZXQKCiMKIyBDbGFzc2lmaWNhdGlvbgojCkNPTkZJR19ORVRfQ0xT
PXkKQ09ORklHX05FVF9DTFNfQkFTSUM9bQpDT05GSUdfTkVUX0NMU19UQ0lOREVYPW0KQ09ORklH
X05FVF9DTFNfUk9VVEU0PW0KQ09ORklHX05FVF9DTFNfRlc9bQpDT05GSUdfTkVUX0NMU19VMzI9
bQpDT05GSUdfQ0xTX1UzMl9QRVJGPXkKQ09ORklHX0NMU19VMzJfTUFSSz15CkNPTkZJR19ORVRf
Q0xTX1JTVlA9bQpDT05GSUdfTkVUX0NMU19SU1ZQNj1tCkNPTkZJR19ORVRfQ0xTX0ZMT1c9bQpD
T05GSUdfTkVUX0NMU19DR1JPVVA9eQpDT05GSUdfTkVUX0NMU19CUEY9bQpDT05GSUdfTkVUX0NM
U19GTE9XRVI9bQpDT05GSUdfTkVUX0NMU19NQVRDSEFMTD1tCkNPTkZJR19ORVRfRU1BVENIPXkK
Q09ORklHX05FVF9FTUFUQ0hfU1RBQ0s9MzIKQ09ORklHX05FVF9FTUFUQ0hfQ01QPW0KQ09ORklH
X05FVF9FTUFUQ0hfTkJZVEU9bQpDT05GSUdfTkVUX0VNQVRDSF9VMzI9bQpDT05GSUdfTkVUX0VN
QVRDSF9NRVRBPW0KQ09ORklHX05FVF9FTUFUQ0hfVEVYVD1tCiMgQ09ORklHX05FVF9FTUFUQ0hf
Q0FOSUQgaXMgbm90IHNldApDT05GSUdfTkVUX0VNQVRDSF9JUFNFVD1tCiMgQ09ORklHX05FVF9F
TUFUQ0hfSVBUIGlzIG5vdCBzZXQKQ09ORklHX05FVF9DTFNfQUNUPXkKQ09ORklHX05FVF9BQ1Rf
UE9MSUNFPW0KQ09ORklHX05FVF9BQ1RfR0FDVD1tCkNPTkZJR19HQUNUX1BST0I9eQpDT05GSUdf
TkVUX0FDVF9NSVJSRUQ9bQpDT05GSUdfTkVUX0FDVF9TQU1QTEU9bQpDT05GSUdfTkVUX0FDVF9J
UFQ9bQpDT05GSUdfTkVUX0FDVF9OQVQ9bQpDT05GSUdfTkVUX0FDVF9QRURJVD1tCkNPTkZJR19O
RVRfQUNUX1NJTVA9bQpDT05GSUdfTkVUX0FDVF9TS0JFRElUPW0KQ09ORklHX05FVF9BQ1RfQ1NV
TT1tCiMgQ09ORklHX05FVF9BQ1RfTVBMUyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfQUNUX1ZMQU49
bQojIENPTkZJR19ORVRfQUNUX0JQRiBpcyBub3Qgc2V0CkNPTkZJR19ORVRfQUNUX0NPTk5NQVJL
PW0KIyBDT05GSUdfTkVUX0FDVF9DVElORk8gaXMgbm90IHNldApDT05GSUdfTkVUX0FDVF9TS0JN
T0Q9bQojIENPTkZJR19ORVRfQUNUX0lGRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfQUNUX1RVTk5F
TF9LRVk9bQojIENPTkZJR19ORVRfVENfU0tCX0VYVCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NI
X0ZJRk89eQpDT05GSUdfRENCPXkKQ09ORklHX0ROU19SRVNPTFZFUj1tCiMgQ09ORklHX0JBVE1B
Tl9BRFYgaXMgbm90IHNldApDT05GSUdfT1BFTlZTV0lUQ0g9bQpDT05GSUdfT1BFTlZTV0lUQ0hf
R1JFPW0KQ09ORklHX09QRU5WU1dJVENIX1ZYTEFOPW0KQ09ORklHX09QRU5WU1dJVENIX0dFTkVW
RT1tCkNPTkZJR19WU09DS0VUUz1tCkNPTkZJR19WU09DS0VUU19ESUFHPW0KQ09ORklHX1ZTT0NL
RVRTX0xPT1BCQUNLPW0KQ09ORklHX1ZNV0FSRV9WTUNJX1ZTT0NLRVRTPW0KQ09ORklHX1ZJUlRJ
T19WU09DS0VUUz1tCkNPTkZJR19WSVJUSU9fVlNPQ0tFVFNfQ09NTU9OPW0KQ09ORklHX0hZUEVS
Vl9WU09DS0VUUz1tCkNPTkZJR19ORVRMSU5LX0RJQUc9bQpDT05GSUdfTVBMUz15CkNPTkZJR19O
RVRfTVBMU19HU089eQojIENPTkZJR19NUExTX1JPVVRJTkcgaXMgbm90IHNldApDT05GSUdfTkVU
X05TSD1tCiMgQ09ORklHX0hTUiBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU1dJVENIREVWPXkKIyBD
T05GSUdfTkVUX0wzX01BU1RFUl9ERVYgaXMgbm90IHNldAojIENPTkZJR19ORVRfTkNTSSBpcyBu
b3Qgc2V0CkNPTkZJR19SUFM9eQpDT05GSUdfUkZTX0FDQ0VMPXkKQ09ORklHX1hQUz15CiMgQ09O
RklHX0NHUk9VUF9ORVRfUFJJTyBpcyBub3Qgc2V0CkNPTkZJR19DR1JPVVBfTkVUX0NMQVNTSUQ9
eQpDT05GSUdfTkVUX1JYX0JVU1lfUE9MTD15CkNPTkZJR19CUUw9eQpDT05GSUdfQlBGX0pJVD15
CkNPTkZJR19ORVRfRkxPV19MSU1JVD15CgojCiMgTmV0d29yayB0ZXN0aW5nCiMKQ09ORklHX05F
VF9QS1RHRU49bQpDT05GSUdfTkVUX0RST1BfTU9OSVRPUj15CiMgZW5kIG9mIE5ldHdvcmsgdGVz
dGluZwojIGVuZCBvZiBOZXR3b3JraW5nIG9wdGlvbnMKCiMgQ09ORklHX0hBTVJBRElPIGlzIG5v
dCBzZXQKQ09ORklHX0NBTj1tCkNPTkZJR19DQU5fUkFXPW0KQ09ORklHX0NBTl9CQ009bQpDT05G
SUdfQ0FOX0dXPW0KIyBDT05GSUdfQ0FOX0oxOTM5IGlzIG5vdCBzZXQKCiMKIyBDQU4gRGV2aWNl
IERyaXZlcnMKIwpDT05GSUdfQ0FOX1ZDQU49bQojIENPTkZJR19DQU5fVlhDQU4gaXMgbm90IHNl
dApDT05GSUdfQ0FOX1NMQ0FOPW0KQ09ORklHX0NBTl9ERVY9bQpDT05GSUdfQ0FOX0NBTENfQklU
VElNSU5HPXkKIyBDT05GSUdfQ0FOX0tWQVNFUl9QQ0lFRkQgaXMgbm90IHNldApDT05GSUdfQ0FO
X0NfQ0FOPW0KQ09ORklHX0NBTl9DX0NBTl9QTEFURk9STT1tCkNPTkZJR19DQU5fQ19DQU5fUENJ
PW0KQ09ORklHX0NBTl9DQzc3MD1tCiMgQ09ORklHX0NBTl9DQzc3MF9JU0EgaXMgbm90IHNldApD
T05GSUdfQ0FOX0NDNzcwX1BMQVRGT1JNPW0KIyBDT05GSUdfQ0FOX0lGSV9DQU5GRCBpcyBub3Qg
c2V0CiMgQ09ORklHX0NBTl9NX0NBTiBpcyBub3Qgc2V0CiMgQ09ORklHX0NBTl9QRUFLX1BDSUVG
RCBpcyBub3Qgc2V0CkNPTkZJR19DQU5fU0pBMTAwMD1tCkNPTkZJR19DQU5fRU1TX1BDST1tCiMg
Q09ORklHX0NBTl9GODE2MDEgaXMgbm90IHNldApDT05GSUdfQ0FOX0tWQVNFUl9QQ0k9bQpDT05G
SUdfQ0FOX1BFQUtfUENJPW0KQ09ORklHX0NBTl9QRUFLX1BDSUVDPXkKQ09ORklHX0NBTl9QTFhf
UENJPW0KIyBDT05GSUdfQ0FOX1NKQTEwMDBfSVNBIGlzIG5vdCBzZXQKQ09ORklHX0NBTl9TSkEx
MDAwX1BMQVRGT1JNPW0KQ09ORklHX0NBTl9TT0ZUSU5HPW0KCiMKIyBDQU4gU1BJIGludGVyZmFj
ZXMKIwojIENPTkZJR19DQU5fSEkzMTFYIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX01DUDI1MVgg
aXMgbm90IHNldAojIGVuZCBvZiBDQU4gU1BJIGludGVyZmFjZXMKCiMKIyBDQU4gVVNCIGludGVy
ZmFjZXMKIwpDT05GSUdfQ0FOXzhERVZfVVNCPW0KQ09ORklHX0NBTl9FTVNfVVNCPW0KQ09ORklH
X0NBTl9FU0RfVVNCMj1tCiMgQ09ORklHX0NBTl9HU19VU0IgaXMgbm90IHNldApDT05GSUdfQ0FO
X0tWQVNFUl9VU0I9bQojIENPTkZJR19DQU5fTUNCQV9VU0IgaXMgbm90IHNldApDT05GSUdfQ0FO
X1BFQUtfVVNCPW0KIyBDT05GSUdfQ0FOX1VDQU4gaXMgbm90IHNldAojIGVuZCBvZiBDQU4gVVNC
IGludGVyZmFjZXMKCiMgQ09ORklHX0NBTl9ERUJVR19ERVZJQ0VTIGlzIG5vdCBzZXQKIyBlbmQg
b2YgQ0FOIERldmljZSBEcml2ZXJzCgpDT05GSUdfQlQ9bQpDT05GSUdfQlRfQlJFRFI9eQpDT05G
SUdfQlRfUkZDT01NPW0KQ09ORklHX0JUX1JGQ09NTV9UVFk9eQpDT05GSUdfQlRfQk5FUD1tCkNP
TkZJR19CVF9CTkVQX01DX0ZJTFRFUj15CkNPTkZJR19CVF9CTkVQX1BST1RPX0ZJTFRFUj15CkNP
TkZJR19CVF9DTVRQPW0KQ09ORklHX0JUX0hJRFA9bQpDT05GSUdfQlRfSFM9eQpDT05GSUdfQlRf
TEU9eQojIENPTkZJR19CVF82TE9XUEFOIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRfTEVEUyBpcyBu
b3Qgc2V0CiMgQ09ORklHX0JUX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX0JUX0RFQlVHRlM9
eQoKIwojIEJsdWV0b290aCBkZXZpY2UgZHJpdmVycwojCkNPTkZJR19CVF9JTlRFTD1tCkNPTkZJ
R19CVF9CQ009bQpDT05GSUdfQlRfUlRMPW0KQ09ORklHX0JUX0hDSUJUVVNCPW0KIyBDT05GSUdf
QlRfSENJQlRVU0JfQVVUT1NVU1BFTkQgaXMgbm90IHNldApDT05GSUdfQlRfSENJQlRVU0JfQkNN
PXkKIyBDT05GSUdfQlRfSENJQlRVU0JfTVRLIGlzIG5vdCBzZXQKQ09ORklHX0JUX0hDSUJUVVNC
X1JUTD15CkNPTkZJR19CVF9IQ0lCVFNESU89bQpDT05GSUdfQlRfSENJVUFSVD1tCkNPTkZJR19C
VF9IQ0lVQVJUX0g0PXkKQ09ORklHX0JUX0hDSVVBUlRfQkNTUD15CkNPTkZJR19CVF9IQ0lVQVJU
X0FUSDNLPXkKIyBDT05GSUdfQlRfSENJVUFSVF9JTlRFTCBpcyBub3Qgc2V0CiMgQ09ORklHX0JU
X0hDSVVBUlRfQUc2WFggaXMgbm90IHNldApDT05GSUdfQlRfSENJQkNNMjAzWD1tCkNPTkZJR19C
VF9IQ0lCUEExMFg9bQpDT05GSUdfQlRfSENJQkZVU0I9bQpDT05GSUdfQlRfSENJVkhDST1tCkNP
TkZJR19CVF9NUlZMPW0KQ09ORklHX0JUX01SVkxfU0RJTz1tCkNPTkZJR19CVF9BVEgzSz1tCiMg
Q09ORklHX0JUX01US1NESU8gaXMgbm90IHNldAojIGVuZCBvZiBCbHVldG9vdGggZGV2aWNlIGRy
aXZlcnMKCiMgQ09ORklHX0FGX1JYUlBDIGlzIG5vdCBzZXQKIyBDT05GSUdfQUZfS0NNIGlzIG5v
dCBzZXQKQ09ORklHX0ZJQl9SVUxFUz15CkNPTkZJR19XSVJFTEVTUz15CkNPTkZJR19XSVJFTEVT
U19FWFQ9eQpDT05GSUdfV0VYVF9DT1JFPXkKQ09ORklHX1dFWFRfUFJPQz15CkNPTkZJR19XRVhU
X1BSSVY9eQpDT05GSUdfQ0ZHODAyMTE9bQojIENPTkZJR19OTDgwMjExX1RFU1RNT0RFIGlzIG5v
dCBzZXQKIyBDT05GSUdfQ0ZHODAyMTFfREVWRUxPUEVSX1dBUk5JTkdTIGlzIG5vdCBzZXQKQ09O
RklHX0NGRzgwMjExX1JFUVVJUkVfU0lHTkVEX1JFR0RCPXkKQ09ORklHX0NGRzgwMjExX1VTRV9L
RVJORUxfUkVHREJfS0VZUz15CkNPTkZJR19DRkc4MDIxMV9ERUZBVUxUX1BTPXkKIyBDT05GSUdf
Q0ZHODAyMTFfREVCVUdGUyBpcyBub3Qgc2V0CkNPTkZJR19DRkc4MDIxMV9DUkRBX1NVUFBPUlQ9
eQpDT05GSUdfQ0ZHODAyMTFfV0VYVD15CkNPTkZJR19MSUI4MDIxMT1tCiMgQ09ORklHX0xJQjgw
MjExX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX01BQzgwMjExPW0KQ09ORklHX01BQzgwMjExX0hB
U19SQz15CkNPTkZJR19NQUM4MDIxMV9SQ19NSU5TVFJFTD15CkNPTkZJR19NQUM4MDIxMV9SQ19E
RUZBVUxUX01JTlNUUkVMPXkKQ09ORklHX01BQzgwMjExX1JDX0RFRkFVTFQ9Im1pbnN0cmVsX2h0
IgpDT05GSUdfTUFDODAyMTFfTUVTSD15CkNPTkZJR19NQUM4MDIxMV9MRURTPXkKQ09ORklHX01B
QzgwMjExX0RFQlVHRlM9eQojIENPTkZJR19NQUM4MDIxMV9NRVNTQUdFX1RSQUNJTkcgaXMgbm90
IHNldAojIENPTkZJR19NQUM4MDIxMV9ERUJVR19NRU5VIGlzIG5vdCBzZXQKQ09ORklHX01BQzgw
MjExX1NUQV9IQVNIX01BWF9TSVpFPTAKIyBDT05GSUdfV0lNQVggaXMgbm90IHNldApDT05GSUdf
UkZLSUxMPW0KQ09ORklHX1JGS0lMTF9MRURTPXkKQ09ORklHX1JGS0lMTF9JTlBVVD15CiMgQ09O
RklHX1JGS0lMTF9HUElPIGlzIG5vdCBzZXQKQ09ORklHX05FVF85UD15CkNPTkZJR19ORVRfOVBf
VklSVElPPXkKIyBDT05GSUdfTkVUXzlQX1hFTiBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF85UF9S
RE1BIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUXzlQX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdf
Q0FJRiBpcyBub3Qgc2V0CkNPTkZJR19DRVBIX0xJQj1tCiMgQ09ORklHX0NFUEhfTElCX1BSRVRU
WURFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0NFUEhfTElCX1VTRV9ETlNfUkVTT0xWRVI9eQojIENP
TkZJR19ORkMgaXMgbm90IHNldApDT05GSUdfUFNBTVBMRT1tCiMgQ09ORklHX05FVF9JRkUgaXMg
bm90IHNldApDT05GSUdfTFdUVU5ORUw9eQpDT05GSUdfTFdUVU5ORUxfQlBGPXkKQ09ORklHX0RT
VF9DQUNIRT15CkNPTkZJR19HUk9fQ0VMTFM9eQpDT05GSUdfTkVUX0RFVkxJTks9eQpDT05GSUdf
UEFHRV9QT09MPXkKQ09ORklHX0ZBSUxPVkVSPW0KQ09ORklHX0VUSFRPT0xfTkVUTElOSz15CkNP
TkZJR19IQVZFX0VCUEZfSklUPXkKCiMKIyBEZXZpY2UgRHJpdmVycwojCkNPTkZJR19IQVZFX0VJ
U0E9eQojIENPTkZJR19FSVNBIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfUENJPXkKQ09ORklHX1BD
ST15CkNPTkZJR19QQ0lfRE9NQUlOUz15CkNPTkZJR19QQ0lFUE9SVEJVUz15CkNPTkZJR19IT1RQ
TFVHX1BDSV9QQ0lFPXkKQ09ORklHX1BDSUVBRVI9eQpDT05GSUdfUENJRUFFUl9JTkpFQ1Q9bQpD
T05GSUdfUENJRV9FQ1JDPXkKQ09ORklHX1BDSUVBU1BNPXkKQ09ORklHX1BDSUVBU1BNX0RFRkFV
TFQ9eQojIENPTkZJR19QQ0lFQVNQTV9QT1dFUlNBVkUgaXMgbm90IHNldAojIENPTkZJR19QQ0lF
QVNQTV9QT1dFUl9TVVBFUlNBVkUgaXMgbm90IHNldAojIENPTkZJR19QQ0lFQVNQTV9QRVJGT1JN
QU5DRSBpcyBub3Qgc2V0CkNPTkZJR19QQ0lFX1BNRT15CiMgQ09ORklHX1BDSUVfRFBDIGlzIG5v
dCBzZXQKIyBDT05GSUdfUENJRV9QVE0gaXMgbm90IHNldAojIENPTkZJR19QQ0lFX0JXIGlzIG5v
dCBzZXQKQ09ORklHX1BDSV9NU0k9eQpDT05GSUdfUENJX01TSV9JUlFfRE9NQUlOPXkKQ09ORklH
X1BDSV9RVUlSS1M9eQojIENPTkZJR19QQ0lfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19QQ0lf
UkVBTExPQ19FTkFCTEVfQVVUTyBpcyBub3Qgc2V0CkNPTkZJR19QQ0lfU1RVQj15CiMgQ09ORklH
X1BDSV9QRl9TVFVCIGlzIG5vdCBzZXQKIyBDT05GSUdfWEVOX1BDSURFVl9GUk9OVEVORCBpcyBu
b3Qgc2V0CkNPTkZJR19QQ0lfQVRTPXkKQ09ORklHX1BDSV9MT0NLTEVTU19DT05GSUc9eQpDT05G
SUdfUENJX0lPVj15CkNPTkZJR19QQ0lfUFJJPXkKQ09ORklHX1BDSV9QQVNJRD15CiMgQ09ORklH
X1BDSV9QMlBETUEgaXMgbm90IHNldApDT05GSUdfUENJX0xBQkVMPXkKQ09ORklHX1BDSV9IWVBF
UlY9bQpDT05GSUdfSE9UUExVR19QQ0k9eQpDT05GSUdfSE9UUExVR19QQ0lfQUNQST15CkNPTkZJ
R19IT1RQTFVHX1BDSV9BQ1BJX0lCTT1tCiMgQ09ORklHX0hPVFBMVUdfUENJX0NQQ0kgaXMgbm90
IHNldApDT05GSUdfSE9UUExVR19QQ0lfU0hQQz15CgojCiMgUENJIGNvbnRyb2xsZXIgZHJpdmVy
cwojCkNPTkZJR19WTUQ9eQpDT05GSUdfUENJX0hZUEVSVl9JTlRFUkZBQ0U9bQoKIwojIERlc2ln
bldhcmUgUENJIENvcmUgU3VwcG9ydAojCiMgQ09ORklHX1BDSUVfRFdfUExBVF9IT1NUIGlzIG5v
dCBzZXQKIyBDT05GSUdfUENJX01FU09OIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGVzaWduV2FyZSBQ
Q0kgQ29yZSBTdXBwb3J0CgojCiMgTW9iaXZlaWwgUENJZSBDb3JlIFN1cHBvcnQKIwojIGVuZCBv
ZiBNb2JpdmVpbCBQQ0llIENvcmUgU3VwcG9ydAoKIwojIENhZGVuY2UgUENJZSBjb250cm9sbGVy
cyBzdXBwb3J0CiMKIyBlbmQgb2YgQ2FkZW5jZSBQQ0llIGNvbnRyb2xsZXJzIHN1cHBvcnQKIyBl
bmQgb2YgUENJIGNvbnRyb2xsZXIgZHJpdmVycwoKIwojIFBDSSBFbmRwb2ludAojCiMgQ09ORklH
X1BDSV9FTkRQT0lOVCBpcyBub3Qgc2V0CiMgZW5kIG9mIFBDSSBFbmRwb2ludAoKIwojIFBDSSBz
d2l0Y2ggY29udHJvbGxlciBkcml2ZXJzCiMKIyBDT05GSUdfUENJX1NXX1NXSVRDSFRFQyBpcyBu
b3Qgc2V0CiMgZW5kIG9mIFBDSSBzd2l0Y2ggY29udHJvbGxlciBkcml2ZXJzCgpDT05GSUdfUEND
QVJEPXkKIyBDT05GSUdfUENNQ0lBIGlzIG5vdCBzZXQKQ09ORklHX0NBUkRCVVM9eQoKIwojIFBD
LWNhcmQgYnJpZGdlcwojCkNPTkZJR19ZRU5UQT1tCkNPTkZJR19ZRU5UQV9PMj15CkNPTkZJR19Z
RU5UQV9SSUNPSD15CkNPTkZJR19ZRU5UQV9UST15CkNPTkZJR19ZRU5UQV9FTkVfVFVORT15CkNP
TkZJR19ZRU5UQV9UT1NISUJBPXkKIyBDT05GSUdfUkFQSURJTyBpcyBub3Qgc2V0CgojCiMgR2Vu
ZXJpYyBEcml2ZXIgT3B0aW9ucwojCkNPTkZJR19VRVZFTlRfSEVMUEVSPXkKQ09ORklHX1VFVkVO
VF9IRUxQRVJfUEFUSD0iIgpDT05GSUdfREVWVE1QRlM9eQpDT05GSUdfREVWVE1QRlNfTU9VTlQ9
eQpDT05GSUdfU1RBTkRBTE9ORT15CkNPTkZJR19QUkVWRU5UX0ZJUk1XQVJFX0JVSUxEPXkKCiMK
IyBGaXJtd2FyZSBsb2FkZXIKIwpDT05GSUdfRldfTE9BREVSPXkKQ09ORklHX0ZXX0xPQURFUl9Q
QUdFRF9CVUY9eQpDT05GSUdfRVhUUkFfRklSTVdBUkU9IiIKQ09ORklHX0ZXX0xPQURFUl9VU0VS
X0hFTFBFUj15CiMgQ09ORklHX0ZXX0xPQURFUl9VU0VSX0hFTFBFUl9GQUxMQkFDSyBpcyBub3Qg
c2V0CiMgQ09ORklHX0ZXX0xPQURFUl9DT01QUkVTUyBpcyBub3Qgc2V0CkNPTkZJR19GV19DQUNI
RT15CiMgZW5kIG9mIEZpcm13YXJlIGxvYWRlcgoKQ09ORklHX1dBTlRfREVWX0NPUkVEVU1QPXkK
Q09ORklHX0FMTE9XX0RFVl9DT1JFRFVNUD15CkNPTkZJR19ERVZfQ09SRURVTVA9eQojIENPTkZJ
R19ERUJVR19EUklWRVIgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19ERVZSRVMgaXMgbm90IHNl
dAojIENPTkZJR19ERUJVR19URVNUX0RSSVZFUl9SRU1PVkUgaXMgbm90IHNldAojIENPTkZJR19Q
TV9RT1NfS1VOSVRfVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfQVNZTkNfRFJJVkVSX1BS
T0JFIGlzIG5vdCBzZXQKIyBDT05GSUdfS1VOSVRfRFJJVkVSX1BFX1RFU1QgaXMgbm90IHNldApD
T05GSUdfU1lTX0hZUEVSVklTT1I9eQpDT05GSUdfR0VORVJJQ19DUFVfQVVUT1BST0JFPXkKQ09O
RklHX0dFTkVSSUNfQ1BVX1ZVTE5FUkFCSUxJVElFUz15CkNPTkZJR19SRUdNQVA9eQpDT05GSUdf
UkVHTUFQX0kyQz1tCkNPTkZJR19SRUdNQVBfU1BJPW0KQ09ORklHX1JFR01BUF9JUlE9eQpDT05G
SUdfRE1BX1NIQVJFRF9CVUZGRVI9eQojIENPTkZJR19ETUFfRkVOQ0VfVFJBQ0UgaXMgbm90IHNl
dAojIGVuZCBvZiBHZW5lcmljIERyaXZlciBPcHRpb25zCgojCiMgQnVzIGRldmljZXMKIwojIENP
TkZJR19NSElfQlVTIGlzIG5vdCBzZXQKIyBlbmQgb2YgQnVzIGRldmljZXMKCkNPTkZJR19DT05O
RUNUT1I9eQpDT05GSUdfUFJPQ19FVkVOVFM9eQojIENPTkZJR19HTlNTIGlzIG5vdCBzZXQKQ09O
RklHX01URD1tCiMgQ09ORklHX01URF9URVNUUyBpcyBub3Qgc2V0CgojCiMgUGFydGl0aW9uIHBh
cnNlcnMKIwojIENPTkZJR19NVERfQVI3X1BBUlRTIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX0NN
RExJTkVfUEFSVFMgaXMgbm90IHNldAojIENPTkZJR19NVERfUkVEQk9PVF9QQVJUUyBpcyBub3Qg
c2V0CiMgZW5kIG9mIFBhcnRpdGlvbiBwYXJzZXJzCgojCiMgVXNlciBNb2R1bGVzIEFuZCBUcmFu
c2xhdGlvbiBMYXllcnMKIwpDT05GSUdfTVREX0JMS0RFVlM9bQpDT05GSUdfTVREX0JMT0NLPW0K
IyBDT05GSUdfTVREX0JMT0NLX1JPIGlzIG5vdCBzZXQKIyBDT05GSUdfRlRMIGlzIG5vdCBzZXQK
IyBDT05GSUdfTkZUTCBpcyBub3Qgc2V0CiMgQ09ORklHX0lORlRMIGlzIG5vdCBzZXQKIyBDT05G
SUdfUkZEX0ZUTCBpcyBub3Qgc2V0CiMgQ09ORklHX1NTRkRDIGlzIG5vdCBzZXQKIyBDT05GSUdf
U01fRlRMIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX09PUFMgaXMgbm90IHNldAojIENPTkZJR19N
VERfU1dBUCBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9QQVJUSVRJT05FRF9NQVNURVIgaXMgbm90
IHNldAoKIwojIFJBTS9ST00vRmxhc2ggY2hpcCBkcml2ZXJzCiMKIyBDT05GSUdfTVREX0NGSSBp
cyBub3Qgc2V0CiMgQ09ORklHX01URF9KRURFQ1BST0JFIGlzIG5vdCBzZXQKQ09ORklHX01URF9N
QVBfQkFOS19XSURUSF8xPXkKQ09ORklHX01URF9NQVBfQkFOS19XSURUSF8yPXkKQ09ORklHX01U
RF9NQVBfQkFOS19XSURUSF80PXkKQ09ORklHX01URF9DRklfSTE9eQpDT05GSUdfTVREX0NGSV9J
Mj15CiMgQ09ORklHX01URF9SQU0gaXMgbm90IHNldAojIENPTkZJR19NVERfUk9NIGlzIG5vdCBz
ZXQKIyBDT05GSUdfTVREX0FCU0VOVCBpcyBub3Qgc2V0CiMgZW5kIG9mIFJBTS9ST00vRmxhc2gg
Y2hpcCBkcml2ZXJzCgojCiMgTWFwcGluZyBkcml2ZXJzIGZvciBjaGlwIGFjY2VzcwojCiMgQ09O
RklHX01URF9DT01QTEVYX01BUFBJTkdTIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX0lOVEVMX1ZS
X05PUiBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9QTEFUUkFNIGlzIG5vdCBzZXQKIyBlbmQgb2Yg
TWFwcGluZyBkcml2ZXJzIGZvciBjaGlwIGFjY2VzcwoKIwojIFNlbGYtY29udGFpbmVkIE1URCBk
ZXZpY2UgZHJpdmVycwojCiMgQ09ORklHX01URF9QTUM1NTEgaXMgbm90IHNldAojIENPTkZJR19N
VERfREFUQUZMQVNIIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX01DSFAyM0syNTYgaXMgbm90IHNl
dAojIENPTkZJR19NVERfU1NUMjVMIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1NMUkFNIGlzIG5v
dCBzZXQKIyBDT05GSUdfTVREX1BIUkFNIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX01URFJBTSBp
cyBub3Qgc2V0CiMgQ09ORklHX01URF9CTE9DSzJNVEQgaXMgbm90IHNldAoKIwojIERpc2stT24t
Q2hpcCBEZXZpY2UgRHJpdmVycwojCiMgQ09ORklHX01URF9ET0NHMyBpcyBub3Qgc2V0CiMgZW5k
IG9mIFNlbGYtY29udGFpbmVkIE1URCBkZXZpY2UgZHJpdmVycwoKIyBDT05GSUdfTVREX09ORU5B
TkQgaXMgbm90IHNldAojIENPTkZJR19NVERfUkFXX05BTkQgaXMgbm90IHNldAojIENPTkZJR19N
VERfU1BJX05BTkQgaXMgbm90IHNldAoKIwojIExQRERSICYgTFBERFIyIFBDTSBtZW1vcnkgZHJp
dmVycwojCiMgQ09ORklHX01URF9MUEREUiBpcyBub3Qgc2V0CiMgZW5kIG9mIExQRERSICYgTFBE
RFIyIFBDTSBtZW1vcnkgZHJpdmVycwoKIyBDT05GSUdfTVREX1NQSV9OT1IgaXMgbm90IHNldApD
T05GSUdfTVREX1VCST1tCkNPTkZJR19NVERfVUJJX1dMX1RIUkVTSE9MRD00MDk2CkNPTkZJR19N
VERfVUJJX0JFQl9MSU1JVD0yMAojIENPTkZJR19NVERfVUJJX0ZBU1RNQVAgaXMgbm90IHNldAoj
IENPTkZJR19NVERfVUJJX0dMVUVCSSBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9VQklfQkxPQ0sg
aXMgbm90IHNldAojIENPTkZJR19NVERfSFlQRVJCVVMgaXMgbm90IHNldAojIENPTkZJR19PRiBp
cyBub3Qgc2V0CkNPTkZJR19BUkNIX01JR0hUX0hBVkVfUENfUEFSUE9SVD15CkNPTkZJR19QQVJQ
T1JUPW0KQ09ORklHX1BBUlBPUlRfUEM9bQpDT05GSUdfUEFSUE9SVF9TRVJJQUw9bQojIENPTkZJ
R19QQVJQT1JUX1BDX0ZJRk8gaXMgbm90IHNldAojIENPTkZJR19QQVJQT1JUX1BDX1NVUEVSSU8g
aXMgbm90IHNldAojIENPTkZJR19QQVJQT1JUX0FYODg3OTYgaXMgbm90IHNldApDT05GSUdfUEFS
UE9SVF8xMjg0PXkKQ09ORklHX1BBUlBPUlRfTk9UX1BDPXkKQ09ORklHX1BOUD15CiMgQ09ORklH
X1BOUF9ERUJVR19NRVNTQUdFUyBpcyBub3Qgc2V0CgojCiMgUHJvdG9jb2xzCiMKQ09ORklHX1BO
UEFDUEk9eQpDT05GSUdfQkxLX0RFVj15CkNPTkZJR19CTEtfREVWX05VTExfQkxLPW0KQ09ORklH
X0JMS19ERVZfTlVMTF9CTEtfRkFVTFRfSU5KRUNUSU9OPXkKQ09ORklHX0JMS19ERVZfRkQ9bQpD
T05GSUdfQ0RST009bQojIENPTkZJR19QQVJJREUgaXMgbm90IHNldApDT05GSUdfQkxLX0RFVl9Q
Q0lFU1NEX01USVAzMlhYPW0KIyBDT05GSUdfWlJBTSBpcyBub3Qgc2V0CiMgQ09ORklHX0JMS19E
RVZfVU1FTSBpcyBub3Qgc2V0CkNPTkZJR19CTEtfREVWX0xPT1A9bQpDT05GSUdfQkxLX0RFVl9M
T09QX01JTl9DT1VOVD0wCiMgQ09ORklHX0JMS19ERVZfQ1JZUFRPTE9PUCBpcyBub3Qgc2V0CiMg
Q09ORklHX0JMS19ERVZfRFJCRCBpcyBub3Qgc2V0CkNPTkZJR19CTEtfREVWX05CRD1tCiMgQ09O
RklHX0JMS19ERVZfU0tEIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfU1g4PW0KQ09ORklHX0JM
S19ERVZfUkFNPW0KQ09ORklHX0JMS19ERVZfUkFNX0NPVU5UPTE2CkNPTkZJR19CTEtfREVWX1JB
TV9TSVpFPTE2Mzg0CkNPTkZJR19DRFJPTV9QS1RDRFZEPW0KQ09ORklHX0NEUk9NX1BLVENEVkRf
QlVGRkVSUz04CiMgQ09ORklHX0NEUk9NX1BLVENEVkRfV0NBQ0hFIGlzIG5vdCBzZXQKQ09ORklH
X0FUQV9PVkVSX0VUSD1tCkNPTkZJR19YRU5fQkxLREVWX0ZST05URU5EPW0KQ09ORklHX1ZJUlRJ
T19CTEs9eQpDT05GSUdfQkxLX0RFVl9SQkQ9bQojIENPTkZJR19CTEtfREVWX1JTWFggaXMgbm90
IHNldAoKIwojIE5WTUUgU3VwcG9ydAojCkNPTkZJR19OVk1FX0NPUkU9bQpDT05GSUdfQkxLX0RF
Vl9OVk1FPW0KQ09ORklHX05WTUVfTVVMVElQQVRIPXkKIyBDT05GSUdfTlZNRV9IV01PTiBpcyBu
b3Qgc2V0CkNPTkZJR19OVk1FX0ZBQlJJQ1M9bQojIENPTkZJR19OVk1FX1JETUEgaXMgbm90IHNl
dApDT05GSUdfTlZNRV9GQz1tCiMgQ09ORklHX05WTUVfVENQIGlzIG5vdCBzZXQKQ09ORklHX05W
TUVfVEFSR0VUPW0KQ09ORklHX05WTUVfVEFSR0VUX0xPT1A9bQojIENPTkZJR19OVk1FX1RBUkdF
VF9SRE1BIGlzIG5vdCBzZXQKQ09ORklHX05WTUVfVEFSR0VUX0ZDPW0KQ09ORklHX05WTUVfVEFS
R0VUX0ZDTE9PUD1tCiMgQ09ORklHX05WTUVfVEFSR0VUX1RDUCBpcyBub3Qgc2V0CiMgZW5kIG9m
IE5WTUUgU3VwcG9ydAoKIwojIE1pc2MgZGV2aWNlcwojCkNPTkZJR19TRU5TT1JTX0xJUzNMVjAy
RD1tCiMgQ09ORklHX0FENTI1WF9EUE9UIGlzIG5vdCBzZXQKIyBDT05GSUdfRFVNTVlfSVJRIGlz
IG5vdCBzZXQKIyBDT05GSUdfSUJNX0FTTSBpcyBub3Qgc2V0CiMgQ09ORklHX1BIQU5UT00gaXMg
bm90IHNldApDT05GSUdfVElGTV9DT1JFPW0KQ09ORklHX1RJRk1fN1hYMT1tCiMgQ09ORklHX0lD
UzkzMlM0MDEgaXMgbm90IHNldApDT05GSUdfRU5DTE9TVVJFX1NFUlZJQ0VTPW0KQ09ORklHX1NH
SV9YUD1tCkNPTkZJR19IUF9JTE89bQpDT05GSUdfU0dJX0dSVT1tCiMgQ09ORklHX1NHSV9HUlVf
REVCVUcgaXMgbm90IHNldApDT05GSUdfQVBEUzk4MDJBTFM9bQpDT05GSUdfSVNMMjkwMDM9bQpD
T05GSUdfSVNMMjkwMjA9bQpDT05GSUdfU0VOU09SU19UU0wyNTUwPW0KQ09ORklHX1NFTlNPUlNf
QkgxNzcwPW0KQ09ORklHX1NFTlNPUlNfQVBEUzk5MFg9bQojIENPTkZJR19ITUM2MzUyIGlzIG5v
dCBzZXQKIyBDT05GSUdfRFMxNjgyIGlzIG5vdCBzZXQKQ09ORklHX1ZNV0FSRV9CQUxMT09OPW0K
IyBDT05GSUdfTEFUVElDRV9FQ1AzX0NPTkZJRyBpcyBub3Qgc2V0CiMgQ09ORklHX1NSQU0gaXMg
bm90IHNldAojIENPTkZJR19QQ0lfRU5EUE9JTlRfVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX1hJ
TElOWF9TREZFQyBpcyBub3Qgc2V0CkNPTkZJR19QVlBBTklDPXkKIyBDT05GSUdfQzJQT1JUIGlz
IG5vdCBzZXQKCiMKIyBFRVBST00gc3VwcG9ydAojCkNPTkZJR19FRVBST01fQVQyND1tCiMgQ09O
RklHX0VFUFJPTV9BVDI1IGlzIG5vdCBzZXQKQ09ORklHX0VFUFJPTV9MRUdBQ1k9bQpDT05GSUdf
RUVQUk9NX01BWDY4NzU9bQpDT05GSUdfRUVQUk9NXzkzQ1g2PW0KIyBDT05GSUdfRUVQUk9NXzkz
WFg0NiBpcyBub3Qgc2V0CiMgQ09ORklHX0VFUFJPTV9JRFRfODlIUEVTWCBpcyBub3Qgc2V0CiMg
Q09ORklHX0VFUFJPTV9FRTEwMDQgaXMgbm90IHNldAojIGVuZCBvZiBFRVBST00gc3VwcG9ydAoK
Q09ORklHX0NCNzEwX0NPUkU9bQojIENPTkZJR19DQjcxMF9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJ
R19DQjcxMF9ERUJVR19BU1NVTVBUSU9OUz15CgojCiMgVGV4YXMgSW5zdHJ1bWVudHMgc2hhcmVk
IHRyYW5zcG9ydCBsaW5lIGRpc2NpcGxpbmUKIwojIENPTkZJR19USV9TVCBpcyBub3Qgc2V0CiMg
ZW5kIG9mIFRleGFzIEluc3RydW1lbnRzIHNoYXJlZCB0cmFuc3BvcnQgbGluZSBkaXNjaXBsaW5l
CgpDT05GSUdfU0VOU09SU19MSVMzX0kyQz1tCkNPTkZJR19BTFRFUkFfU1RBUEw9bQpDT05GSUdf
SU5URUxfTUVJPW0KQ09ORklHX0lOVEVMX01FSV9NRT1tCiMgQ09ORklHX0lOVEVMX01FSV9UWEUg
aXMgbm90IHNldAojIENPTkZJR19JTlRFTF9NRUlfSERDUCBpcyBub3Qgc2V0CkNPTkZJR19WTVdB
UkVfVk1DST1tCgojCiMgSW50ZWwgTUlDICYgcmVsYXRlZCBzdXBwb3J0CiMKIyBDT05GSUdfSU5U
RUxfTUlDX0JVUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDSUZfQlVTIGlzIG5vdCBzZXQKIyBDT05G
SUdfVk9QX0JVUyBpcyBub3Qgc2V0CiMgZW5kIG9mIEludGVsIE1JQyAmIHJlbGF0ZWQgc3VwcG9y
dAoKIyBDT05GSUdfR0VOV1FFIGlzIG5vdCBzZXQKIyBDT05GSUdfRUNITyBpcyBub3Qgc2V0CiMg
Q09ORklHX01JU0NfQUxDT1JfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlTQ19SVFNYX1BDSSBp
cyBub3Qgc2V0CiMgQ09ORklHX01JU0NfUlRTWF9VU0IgaXMgbm90IHNldAojIENPTkZJR19IQUJB
TkFfQUkgaXMgbm90IHNldAojIENPTkZJR19VQUNDRSBpcyBub3Qgc2V0CiMgZW5kIG9mIE1pc2Mg
ZGV2aWNlcwoKQ09ORklHX0hBVkVfSURFPXkKIyBDT05GSUdfSURFIGlzIG5vdCBzZXQKCiMKIyBT
Q1NJIGRldmljZSBzdXBwb3J0CiMKQ09ORklHX1NDU0lfTU9EPXkKQ09ORklHX1JBSURfQVRUUlM9
bQpDT05GSUdfU0NTST15CkNPTkZJR19TQ1NJX0RNQT15CkNPTkZJR19TQ1NJX05FVExJTks9eQpD
T05GSUdfU0NTSV9QUk9DX0ZTPXkKCiMKIyBTQ1NJIHN1cHBvcnQgdHlwZSAoZGlzaywgdGFwZSwg
Q0QtUk9NKQojCkNPTkZJR19CTEtfREVWX1NEPW0KQ09ORklHX0NIUl9ERVZfU1Q9bQpDT05GSUdf
QkxLX0RFVl9TUj1tCkNPTkZJR19DSFJfREVWX1NHPW0KQ09ORklHX0NIUl9ERVZfU0NIPW0KQ09O
RklHX1NDU0lfRU5DTE9TVVJFPW0KQ09ORklHX1NDU0lfQ09OU1RBTlRTPXkKQ09ORklHX1NDU0lf
TE9HR0lORz15CkNPTkZJR19TQ1NJX1NDQU5fQVNZTkM9eQoKIwojIFNDU0kgVHJhbnNwb3J0cwoj
CkNPTkZJR19TQ1NJX1NQSV9BVFRSUz1tCkNPTkZJR19TQ1NJX0ZDX0FUVFJTPW0KQ09ORklHX1ND
U0lfSVNDU0lfQVRUUlM9bQpDT05GSUdfU0NTSV9TQVNfQVRUUlM9bQpDT05GSUdfU0NTSV9TQVNf
TElCU0FTPW0KQ09ORklHX1NDU0lfU0FTX0FUQT15CkNPTkZJR19TQ1NJX1NBU19IT1NUX1NNUD15
CkNPTkZJR19TQ1NJX1NSUF9BVFRSUz1tCiMgZW5kIG9mIFNDU0kgVHJhbnNwb3J0cwoKQ09ORklH
X1NDU0lfTE9XTEVWRUw9eQpDT05GSUdfSVNDU0lfVENQPW0KQ09ORklHX0lTQ1NJX0JPT1RfU1lT
RlM9bQpDT05GSUdfU0NTSV9DWEdCM19JU0NTST1tCkNPTkZJR19TQ1NJX0NYR0I0X0lTQ1NJPW0K
Q09ORklHX1NDU0lfQk5YMl9JU0NTST1tCkNPTkZJR19TQ1NJX0JOWDJYX0ZDT0U9bQpDT05GSUdf
QkUySVNDU0k9bQojIENPTkZJR19CTEtfREVWXzNXX1hYWFhfUkFJRCBpcyBub3Qgc2V0CkNPTkZJ
R19TQ1NJX0hQU0E9bQpDT05GSUdfU0NTSV8zV185WFhYPW0KQ09ORklHX1NDU0lfM1dfU0FTPW0K
IyBDT05GSUdfU0NTSV9BQ0FSRCBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX0FBQ1JBSUQ9bQojIENP
TkZJR19TQ1NJX0FJQzdYWFggaXMgbm90IHNldApDT05GSUdfU0NTSV9BSUM3OVhYPW0KQ09ORklH
X0FJQzc5WFhfQ01EU19QRVJfREVWSUNFPTQKQ09ORklHX0FJQzc5WFhfUkVTRVRfREVMQVlfTVM9
MTUwMDAKIyBDT05GSUdfQUlDNzlYWF9ERUJVR19FTkFCTEUgaXMgbm90IHNldApDT05GSUdfQUlD
NzlYWF9ERUJVR19NQVNLPTAKIyBDT05GSUdfQUlDNzlYWF9SRUdfUFJFVFRZX1BSSU5UIGlzIG5v
dCBzZXQKIyBDT05GSUdfU0NTSV9BSUM5NFhYIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfTVZTQVM9
bQojIENPTkZJR19TQ1NJX01WU0FTX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfTVZTQVNf
VEFTS0xFVD15CkNPTkZJR19TQ1NJX01WVU1JPW0KIyBDT05GSUdfU0NTSV9EUFRfSTJPIGlzIG5v
dCBzZXQKIyBDT05GSUdfU0NTSV9BRFZBTlNZUyBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX0FSQ01T
Uj1tCiMgQ09ORklHX1NDU0lfRVNBUzJSIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVHQVJBSURfTkVX
R0VOIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVHQVJBSURfTEVHQUNZIGlzIG5vdCBzZXQKQ09ORklH
X01FR0FSQUlEX1NBUz1tCkNPTkZJR19TQ1NJX01QVDNTQVM9bQpDT05GSUdfU0NTSV9NUFQyU0FT
X01BWF9TR0U9MTI4CkNPTkZJR19TQ1NJX01QVDNTQVNfTUFYX1NHRT0xMjgKQ09ORklHX1NDU0lf
TVBUMlNBUz1tCiMgQ09ORklHX1NDU0lfU01BUlRQUUkgaXMgbm90IHNldApDT05GSUdfU0NTSV9V
RlNIQ0Q9bQpDT05GSUdfU0NTSV9VRlNIQ0RfUENJPW0KIyBDT05GSUdfU0NTSV9VRlNfRFdDX1RD
X1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfVUZTSENEX1BMQVRGT1JNIGlzIG5vdCBzZXQK
IyBDT05GSUdfU0NTSV9VRlNfQlNHIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSFBUSU9QPW0KIyBD
T05GSUdfU0NTSV9CVVNMT0dJQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfTVlSQiBpcyBub3Qg
c2V0CiMgQ09ORklHX1NDU0lfTVlSUyBpcyBub3Qgc2V0CkNPTkZJR19WTVdBUkVfUFZTQ1NJPW0K
IyBDT05GSUdfWEVOX1NDU0lfRlJPTlRFTkQgaXMgbm90IHNldApDT05GSUdfSFlQRVJWX1NUT1JB
R0U9bQpDT05GSUdfTElCRkM9bQpDT05GSUdfTElCRkNPRT1tCkNPTkZJR19GQ09FPW0KQ09ORklH
X0ZDT0VfRk5JQz1tCiMgQ09ORklHX1NDU0lfU05JQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lf
RE1YMzE5MUQgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0ZET01BSU5fUENJIGlzIG5vdCBzZXQK
IyBDT05GSUdfU0NTSV9HRFRIIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSVNDST1tCiMgQ09ORklH
X1NDU0lfSVBTIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSU5JVElPPW0KIyBDT05GSUdfU0NTSV9J
TklBMTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9QUEEgaXMgbm90IHNldAojIENPTkZJR19T
Q1NJX0lNTSBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX1NURVg9bQojIENPTkZJR19TQ1NJX1NZTTUz
QzhYWF8yIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9JUFIgaXMgbm90IHNldAojIENPTkZJR19T
Q1NJX1FMT0dJQ18xMjgwIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfUUxBX0ZDPW0KQ09ORklHX1RD
TV9RTEEyWFhYPW0KIyBDT05GSUdfVENNX1FMQTJYWFhfREVCVUcgaXMgbm90IHNldApDT05GSUdf
U0NTSV9RTEFfSVNDU0k9bQojIENPTkZJR19RRURJIGlzIG5vdCBzZXQKIyBDT05GSUdfUUVERiBp
cyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfTFBGQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfREMz
OTV4IGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9BTTUzQzk3NCBpcyBub3Qgc2V0CiMgQ09ORklH
X1NDU0lfV0Q3MTlYIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfREVCVUc9bQpDT05GSUdfU0NTSV9Q
TUNSQUlEPW0KQ09ORklHX1NDU0lfUE04MDAxPW0KIyBDT05GSUdfU0NTSV9CRkFfRkMgaXMgbm90
IHNldApDT05GSUdfU0NTSV9WSVJUSU89bQojIENPTkZJR19TQ1NJX0NIRUxTSU9fRkNPRSBpcyBu
b3Qgc2V0CkNPTkZJR19TQ1NJX0RIPXkKQ09ORklHX1NDU0lfREhfUkRBQz15CkNPTkZJR19TQ1NJ
X0RIX0hQX1NXPXkKQ09ORklHX1NDU0lfREhfRU1DPXkKQ09ORklHX1NDU0lfREhfQUxVQT15CiMg
ZW5kIG9mIFNDU0kgZGV2aWNlIHN1cHBvcnQKCkNPTkZJR19BVEE9bQpDT05GSUdfU0FUQV9IT1NU
PXkKQ09ORklHX1BBVEFfVElNSU5HUz15CkNPTkZJR19BVEFfVkVSQk9TRV9FUlJPUj15CkNPTkZJ
R19BVEFfRk9SQ0U9eQpDT05GSUdfQVRBX0FDUEk9eQojIENPTkZJR19TQVRBX1pQT0REIGlzIG5v
dCBzZXQKQ09ORklHX1NBVEFfUE1QPXkKCiMKIyBDb250cm9sbGVycyB3aXRoIG5vbi1TRkYgbmF0
aXZlIGludGVyZmFjZQojCkNPTkZJR19TQVRBX0FIQ0k9bQpDT05GSUdfU0FUQV9NT0JJTEVfTFBN
X1BPTElDWT0wCkNPTkZJR19TQVRBX0FIQ0lfUExBVEZPUk09bQojIENPTkZJR19TQVRBX0lOSUMx
NjJYIGlzIG5vdCBzZXQKQ09ORklHX1NBVEFfQUNBUkRfQUhDST1tCkNPTkZJR19TQVRBX1NJTDI0
PW0KQ09ORklHX0FUQV9TRkY9eQoKIwojIFNGRiBjb250cm9sbGVycyB3aXRoIGN1c3RvbSBETUEg
aW50ZXJmYWNlCiMKQ09ORklHX1BEQ19BRE1BPW0KQ09ORklHX1NBVEFfUVNUT1I9bQpDT05GSUdf
U0FUQV9TWDQ9bQpDT05GSUdfQVRBX0JNRE1BPXkKCiMKIyBTQVRBIFNGRiBjb250cm9sbGVycyB3
aXRoIEJNRE1BCiMKQ09ORklHX0FUQV9QSUlYPW0KIyBDT05GSUdfU0FUQV9EV0MgaXMgbm90IHNl
dApDT05GSUdfU0FUQV9NVj1tCkNPTkZJR19TQVRBX05WPW0KQ09ORklHX1NBVEFfUFJPTUlTRT1t
CkNPTkZJR19TQVRBX1NJTD1tCkNPTkZJR19TQVRBX1NJUz1tCkNPTkZJR19TQVRBX1NWVz1tCkNP
TkZJR19TQVRBX1VMST1tCkNPTkZJR19TQVRBX1ZJQT1tCkNPTkZJR19TQVRBX1ZJVEVTU0U9bQoK
IwojIFBBVEEgU0ZGIGNvbnRyb2xsZXJzIHdpdGggQk1ETUEKIwpDT05GSUdfUEFUQV9BTEk9bQpD
T05GSUdfUEFUQV9BTUQ9bQpDT05GSUdfUEFUQV9BUlRPUD1tCkNPTkZJR19QQVRBX0FUSUlYUD1t
CkNPTkZJR19QQVRBX0FUUDg2N1g9bQpDT05GSUdfUEFUQV9DTUQ2NFg9bQojIENPTkZJR19QQVRB
X0NZUFJFU1MgaXMgbm90IHNldAojIENPTkZJR19QQVRBX0VGQVIgaXMgbm90IHNldApDT05GSUdf
UEFUQV9IUFQzNjY9bQpDT05GSUdfUEFUQV9IUFQzN1g9bQpDT05GSUdfUEFUQV9IUFQzWDJOPW0K
Q09ORklHX1BBVEFfSFBUM1gzPW0KIyBDT05GSUdfUEFUQV9IUFQzWDNfRE1BIGlzIG5vdCBzZXQK
Q09ORklHX1BBVEFfSVQ4MjEzPW0KQ09ORklHX1BBVEFfSVQ4MjFYPW0KQ09ORklHX1BBVEFfSk1J
Q1JPTj1tCkNPTkZJR19QQVRBX01BUlZFTEw9bQpDT05GSUdfUEFUQV9ORVRDRUxMPW0KQ09ORklH
X1BBVEFfTklOSkEzMj1tCiMgQ09ORklHX1BBVEFfTlM4NzQxNSBpcyBub3Qgc2V0CkNPTkZJR19Q
QVRBX09MRFBJSVg9bQojIENPTkZJR19QQVRBX09QVElETUEgaXMgbm90IHNldApDT05GSUdfUEFU
QV9QREMyMDI3WD1tCkNPTkZJR19QQVRBX1BEQ19PTEQ9bQojIENPTkZJR19QQVRBX1JBRElTWVMg
aXMgbm90IHNldApDT05GSUdfUEFUQV9SREM9bQpDT05GSUdfUEFUQV9TQ0g9bQpDT05GSUdfUEFU
QV9TRVJWRVJXT1JLUz1tCkNPTkZJR19QQVRBX1NJTDY4MD1tCkNPTkZJR19QQVRBX1NJUz1tCkNP
TkZJR19QQVRBX1RPU0hJQkE9bQojIENPTkZJR19QQVRBX1RSSUZMRVggaXMgbm90IHNldApDT05G
SUdfUEFUQV9WSUE9bQojIENPTkZJR19QQVRBX1dJTkJPTkQgaXMgbm90IHNldAoKIwojIFBJTy1v
bmx5IFNGRiBjb250cm9sbGVycwojCiMgQ09ORklHX1BBVEFfQ01ENjQwX1BDSSBpcyBub3Qgc2V0
CiMgQ09ORklHX1BBVEFfTVBJSVggaXMgbm90IHNldAojIENPTkZJR19QQVRBX05TODc0MTAgaXMg
bm90IHNldAojIENPTkZJR19QQVRBX09QVEkgaXMgbm90IHNldAojIENPTkZJR19QQVRBX1JaMTAw
MCBpcyBub3Qgc2V0CgojCiMgR2VuZXJpYyBmYWxsYmFjayAvIGxlZ2FjeSBkcml2ZXJzCiMKQ09O
RklHX1BBVEFfQUNQST1tCkNPTkZJR19BVEFfR0VORVJJQz1tCiMgQ09ORklHX1BBVEFfTEVHQUNZ
IGlzIG5vdCBzZXQKQ09ORklHX01EPXkKQ09ORklHX0JMS19ERVZfTUQ9eQpDT05GSUdfTURfQVVU
T0RFVEVDVD15CkNPTkZJR19NRF9MSU5FQVI9bQpDT05GSUdfTURfUkFJRDA9bQpDT05GSUdfTURf
UkFJRDE9bQpDT05GSUdfTURfUkFJRDEwPW0KQ09ORklHX01EX1JBSUQ0NTY9bQpDT05GSUdfTURf
TVVMVElQQVRIPW0KQ09ORklHX01EX0ZBVUxUWT1tCiMgQ09ORklHX01EX0NMVVNURVIgaXMgbm90
IHNldAojIENPTkZJR19CQ0FDSEUgaXMgbm90IHNldApDT05GSUdfQkxLX0RFVl9ETV9CVUlMVElO
PXkKQ09ORklHX0JMS19ERVZfRE09bQpDT05GSUdfRE1fREVCVUc9eQpDT05GSUdfRE1fQlVGSU89
bQojIENPTkZJR19ETV9ERUJVR19CTE9DS19NQU5BR0VSX0xPQ0tJTkcgaXMgbm90IHNldApDT05G
SUdfRE1fQklPX1BSSVNPTj1tCkNPTkZJR19ETV9QRVJTSVNURU5UX0RBVEE9bQojIENPTkZJR19E
TV9VTlNUUklQRUQgaXMgbm90IHNldApDT05GSUdfRE1fQ1JZUFQ9bQpDT05GSUdfRE1fU05BUFNI
T1Q9bQpDT05GSUdfRE1fVEhJTl9QUk9WSVNJT05JTkc9bQpDT05GSUdfRE1fQ0FDSEU9bQpDT05G
SUdfRE1fQ0FDSEVfU01RPW0KIyBDT05GSUdfRE1fV1JJVEVDQUNIRSBpcyBub3Qgc2V0CkNPTkZJ
R19ETV9FUkE9bQojIENPTkZJR19ETV9DTE9ORSBpcyBub3Qgc2V0CkNPTkZJR19ETV9NSVJST1I9
bQpDT05GSUdfRE1fTE9HX1VTRVJTUEFDRT1tCkNPTkZJR19ETV9SQUlEPW0KQ09ORklHX0RNX1pF
Uk89bQpDT05GSUdfRE1fTVVMVElQQVRIPW0KQ09ORklHX0RNX01VTFRJUEFUSF9RTD1tCkNPTkZJ
R19ETV9NVUxUSVBBVEhfU1Q9bQpDT05GSUdfRE1fREVMQVk9bQojIENPTkZJR19ETV9EVVNUIGlz
IG5vdCBzZXQKQ09ORklHX0RNX1VFVkVOVD15CkNPTkZJR19ETV9GTEFLRVk9bQpDT05GSUdfRE1f
VkVSSVRZPW0KIyBDT05GSUdfRE1fVkVSSVRZX1ZFUklGWV9ST09USEFTSF9TSUcgaXMgbm90IHNl
dAojIENPTkZJR19ETV9WRVJJVFlfRkVDIGlzIG5vdCBzZXQKQ09ORklHX0RNX1NXSVRDSD1tCkNP
TkZJR19ETV9MT0dfV1JJVEVTPW0KIyBDT05GSUdfRE1fSU5URUdSSVRZIGlzIG5vdCBzZXQKIyBD
T05GSUdfRE1fWk9ORUQgaXMgbm90IHNldApDT05GSUdfVEFSR0VUX0NPUkU9bQpDT05GSUdfVENN
X0lCTE9DSz1tCkNPTkZJR19UQ01fRklMRUlPPW0KQ09ORklHX1RDTV9QU0NTST1tCkNPTkZJR19U
Q01fVVNFUjI9bQpDT05GSUdfTE9PUEJBQ0tfVEFSR0VUPW0KQ09ORklHX1RDTV9GQz1tCkNPTkZJ
R19JU0NTSV9UQVJHRVQ9bQpDT05GSUdfSVNDU0lfVEFSR0VUX0NYR0I0PW0KIyBDT05GSUdfU0JQ
X1RBUkdFVCBpcyBub3Qgc2V0CkNPTkZJR19GVVNJT049eQpDT05GSUdfRlVTSU9OX1NQST1tCiMg
Q09ORklHX0ZVU0lPTl9GQyBpcyBub3Qgc2V0CkNPTkZJR19GVVNJT05fU0FTPW0KQ09ORklHX0ZV
U0lPTl9NQVhfU0dFPTEyOApDT05GSUdfRlVTSU9OX0NUTD1tCkNPTkZJR19GVVNJT05fTE9HR0lO
Rz15CgojCiMgSUVFRSAxMzk0IChGaXJlV2lyZSkgc3VwcG9ydAojCkNPTkZJR19GSVJFV0lSRT1t
CkNPTkZJR19GSVJFV0lSRV9PSENJPW0KQ09ORklHX0ZJUkVXSVJFX1NCUDI9bQpDT05GSUdfRklS
RVdJUkVfTkVUPW0KIyBDT05GSUdfRklSRVdJUkVfTk9TWSBpcyBub3Qgc2V0CiMgZW5kIG9mIElF
RUUgMTM5NCAoRmlyZVdpcmUpIHN1cHBvcnQKCkNPTkZJR19NQUNJTlRPU0hfRFJJVkVSUz15CkNP
TkZJR19NQUNfRU1VTU9VU0VCVE49eQpDT05GSUdfTkVUREVWSUNFUz15CkNPTkZJR19NSUk9eQpD
T05GSUdfTkVUX0NPUkU9eQpDT05GSUdfQk9ORElORz1tCkNPTkZJR19EVU1NWT1tCiMgQ09ORklH
X1dJUkVHVUFSRCBpcyBub3Qgc2V0CiMgQ09ORklHX0VRVUFMSVpFUiBpcyBub3Qgc2V0CkNPTkZJ
R19ORVRfRkM9eQpDT05GSUdfSUZCPW0KQ09ORklHX05FVF9URUFNPW0KQ09ORklHX05FVF9URUFN
X01PREVfQlJPQURDQVNUPW0KQ09ORklHX05FVF9URUFNX01PREVfUk9VTkRST0JJTj1tCkNPTkZJ
R19ORVRfVEVBTV9NT0RFX1JBTkRPTT1tCkNPTkZJR19ORVRfVEVBTV9NT0RFX0FDVElWRUJBQ0tV
UD1tCkNPTkZJR19ORVRfVEVBTV9NT0RFX0xPQURCQUxBTkNFPW0KQ09ORklHX01BQ1ZMQU49bQpD
T05GSUdfTUFDVlRBUD1tCiMgQ09ORklHX0lQVkxBTiBpcyBub3Qgc2V0CkNPTkZJR19WWExBTj1t
CkNPTkZJR19HRU5FVkU9bQojIENPTkZJR19CQVJFVURQIGlzIG5vdCBzZXQKIyBDT05GSUdfR1RQ
IGlzIG5vdCBzZXQKQ09ORklHX01BQ1NFQz1tCkNPTkZJR19ORVRDT05TT0xFPW0KQ09ORklHX05F
VENPTlNPTEVfRFlOQU1JQz15CkNPTkZJR19ORVRQT0xMPXkKQ09ORklHX05FVF9QT0xMX0NPTlRS
T0xMRVI9eQpDT05GSUdfTlRCX05FVERFVj1tCkNPTkZJR19UVU49bQpDT05GSUdfVEFQPW0KIyBD
T05GSUdfVFVOX1ZORVRfQ1JPU1NfTEUgaXMgbm90IHNldApDT05GSUdfVkVUSD1tCkNPTkZJR19W
SVJUSU9fTkVUPW0KQ09ORklHX05MTU9OPW0KQ09ORklHX1ZTT0NLTU9OPW0KIyBDT05GSUdfQVJD
TkVUIGlzIG5vdCBzZXQKIyBDT05GSUdfQVRNX0RSSVZFUlMgaXMgbm90IHNldAoKIwojIERpc3Ry
aWJ1dGVkIFN3aXRjaCBBcmNoaXRlY3R1cmUgZHJpdmVycwojCiMgZW5kIG9mIERpc3RyaWJ1dGVk
IFN3aXRjaCBBcmNoaXRlY3R1cmUgZHJpdmVycwoKQ09ORklHX0VUSEVSTkVUPXkKQ09ORklHX01E
SU89eQojIENPTkZJR19ORVRfVkVORE9SXzNDT00gaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVO
RE9SX0FEQVBURUMgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9BR0VSRT15CiMgQ09ORklH
X0VUMTMxWCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX0FMQUNSSVRFQ0g9eQojIENPTkZJ
R19TTElDT1NTIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9BTFRFT04gaXMgbm90IHNl
dAojIENPTkZJR19BTFRFUkFfVFNFIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfQU1BWk9O
PXkKQ09ORklHX0VOQV9FVEhFUk5FVD1tCkNPTkZJR19ORVRfVkVORE9SX0FNRD15CkNPTkZJR19B
TUQ4MTExX0VUSD1tCkNPTkZJR19QQ05FVDMyPW0KQ09ORklHX0FNRF9YR0JFPW0KIyBDT05GSUdf
QU1EX1hHQkVfRENCIGlzIG5vdCBzZXQKQ09ORklHX0FNRF9YR0JFX0hBVkVfRUNDPXkKQ09ORklH
X05FVF9WRU5ET1JfQVFVQU5USUE9eQpDT05GSUdfQVFUSU9OPW0KQ09ORklHX05FVF9WRU5ET1Jf
QVJDPXkKQ09ORklHX05FVF9WRU5ET1JfQVRIRVJPUz15CkNPTkZJR19BVEwyPW0KQ09ORklHX0FU
TDE9bQpDT05GSUdfQVRMMUU9bQpDT05GSUdfQVRMMUM9bQpDT05GSUdfQUxYPW0KQ09ORklHX05F
VF9WRU5ET1JfQVVST1JBPXkKIyBDT05GSUdfQVVST1JBX05CODgwMCBpcyBub3Qgc2V0CkNPTkZJ
R19ORVRfVkVORE9SX0JST0FEQ09NPXkKQ09ORklHX0I0ND1tCkNPTkZJR19CNDRfUENJX0FVVE9T
RUxFQ1Q9eQpDT05GSUdfQjQ0X1BDSUNPUkVfQVVUT1NFTEVDVD15CkNPTkZJR19CNDRfUENJPXkK
IyBDT05GSUdfQkNNR0VORVQgaXMgbm90IHNldApDT05GSUdfQk5YMj1tCkNPTkZJR19DTklDPW0K
Q09ORklHX1RJR09OMz15CkNPTkZJR19USUdPTjNfSFdNT049eQpDT05GSUdfQk5YMlg9bQpDT05G
SUdfQk5YMlhfU1JJT1Y9eQojIENPTkZJR19TWVNURU1QT1JUIGlzIG5vdCBzZXQKQ09ORklHX0JO
WFQ9bQpDT05GSUdfQk5YVF9TUklPVj15CkNPTkZJR19CTlhUX0ZMT1dFUl9PRkZMT0FEPXkKQ09O
RklHX0JOWFRfRENCPXkKQ09ORklHX0JOWFRfSFdNT049eQpDT05GSUdfTkVUX1ZFTkRPUl9CUk9D
QURFPXkKQ09ORklHX0JOQT1tCkNPTkZJR19ORVRfVkVORE9SX0NBREVOQ0U9eQpDT05GSUdfTUFD
Qj1tCkNPTkZJR19NQUNCX1VTRV9IV1NUQU1QPXkKIyBDT05GSUdfTUFDQl9QQ0kgaXMgbm90IHNl
dApDT05GSUdfTkVUX1ZFTkRPUl9DQVZJVU09eQojIENPTkZJR19USFVOREVSX05JQ19QRiBpcyBu
b3Qgc2V0CiMgQ09ORklHX1RIVU5ERVJfTklDX1ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfVEhVTkRF
Ul9OSUNfQkdYIGlzIG5vdCBzZXQKIyBDT05GSUdfVEhVTkRFUl9OSUNfUkdYIGlzIG5vdCBzZXQK
Q09ORklHX0NBVklVTV9QVFA9eQpDT05GSUdfTElRVUlESU89bQpDT05GSUdfTElRVUlESU9fVkY9
bQpDT05GSUdfTkVUX1ZFTkRPUl9DSEVMU0lPPXkKIyBDT05GSUdfQ0hFTFNJT19UMSBpcyBub3Qg
c2V0CkNPTkZJR19DSEVMU0lPX1QzPW0KQ09ORklHX0NIRUxTSU9fVDQ9bQojIENPTkZJR19DSEVM
U0lPX1Q0X0RDQiBpcyBub3Qgc2V0CkNPTkZJR19DSEVMU0lPX1Q0VkY9bQpDT05GSUdfQ0hFTFNJ
T19MSUI9bQpDT05GSUdfTkVUX1ZFTkRPUl9DSVNDTz15CkNPTkZJR19FTklDPW0KQ09ORklHX05F
VF9WRU5ET1JfQ09SVElOQT15CiMgQ09ORklHX0NYX0VDQVQgaXMgbm90IHNldApDT05GSUdfRE5F
VD1tCkNPTkZJR19ORVRfVkVORE9SX0RFQz15CkNPTkZJR19ORVRfVFVMSVA9eQpDT05GSUdfREUy
MTA0WD1tCkNPTkZJR19ERTIxMDRYX0RTTD0wCkNPTkZJR19UVUxJUD15CiMgQ09ORklHX1RVTElQ
X01XSSBpcyBub3Qgc2V0CkNPTkZJR19UVUxJUF9NTUlPPXkKIyBDT05GSUdfVFVMSVBfTkFQSSBp
cyBub3Qgc2V0CkNPTkZJR19ERTRYNT1tCkNPTkZJR19XSU5CT05EXzg0MD1tCkNPTkZJR19ETTkx
MDI9bQpDT05GSUdfVUxJNTI2WD1tCkNPTkZJR19QQ01DSUFfWElSQ09NPW0KIyBDT05GSUdfTkVU
X1ZFTkRPUl9ETElOSyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX0VNVUxFWD15CkNPTkZJ
R19CRTJORVQ9bQpDT05GSUdfQkUyTkVUX0hXTU9OPXkKQ09ORklHX0JFMk5FVF9CRTI9eQpDT05G
SUdfQkUyTkVUX0JFMz15CkNPTkZJR19CRTJORVRfTEFOQ0VSPXkKQ09ORklHX0JFMk5FVF9TS1lI
QVdLPXkKQ09ORklHX05FVF9WRU5ET1JfRVpDSElQPXkKQ09ORklHX05FVF9WRU5ET1JfR09PR0xF
PXkKIyBDT05GSUdfR1ZFIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfSFVBV0VJPXkKIyBD
T05GSUdfSElOSUMgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX0k4MjVYWCBpcyBub3Qg
c2V0CkNPTkZJR19ORVRfVkVORE9SX0lOVEVMPXkKIyBDT05GSUdfRTEwMCBpcyBub3Qgc2V0CkNP
TkZJR19FMTAwMD15CkNPTkZJR19FMTAwMEU9eQpDT05GSUdfRTEwMDBFX0hXVFM9eQpDT05GSUdf
SUdCPXkKQ09ORklHX0lHQl9IV01PTj15CkNPTkZJR19JR0JWRj1tCiMgQ09ORklHX0lYR0IgaXMg
bm90IHNldApDT05GSUdfSVhHQkU9eQpDT05GSUdfSVhHQkVfSFdNT049eQpDT05GSUdfSVhHQkVf
RENCPXkKQ09ORklHX0lYR0JFVkY9bQpDT05GSUdfSTQwRT15CkNPTkZJR19JNDBFX0RDQj15CkNP
TkZJR19JQVZGPW0KQ09ORklHX0k0MEVWRj1tCiMgQ09ORklHX0lDRSBpcyBub3Qgc2V0CkNPTkZJ
R19GTTEwSz1tCiMgQ09ORklHX0lHQyBpcyBub3Qgc2V0CkNPTkZJR19KTUU9bQpDT05GSUdfTkVU
X1ZFTkRPUl9NQVJWRUxMPXkKQ09ORklHX01WTURJTz1tCkNPTkZJR19TS0dFPXkKIyBDT05GSUdf
U0tHRV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19TS0dFX0dFTkVTSVM9eQpDT05GSUdfU0tZMj1t
CiMgQ09ORklHX1NLWTJfREVCVUcgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9NRUxMQU5P
WD15CkNPTkZJR19NTFg0X0VOPW0KQ09ORklHX01MWDRfRU5fRENCPXkKQ09ORklHX01MWDRfQ09S
RT1tCkNPTkZJR19NTFg0X0RFQlVHPXkKQ09ORklHX01MWDRfQ09SRV9HRU4yPXkKIyBDT05GSUdf
TUxYNV9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfTUxYU1dfQ09SRSBpcyBub3Qgc2V0CiMgQ09O
RklHX01MWEZXIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9NSUNSRUwgaXMgbm90IHNl
dAojIENPTkZJR19ORVRfVkVORE9SX01JQ1JPQ0hJUCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVO
RE9SX01JQ1JPU0VNST15CiMgQ09ORklHX01TQ0NfT0NFTE9UX1NXSVRDSCBpcyBub3Qgc2V0CkNP
TkZJR19ORVRfVkVORE9SX01ZUkk9eQpDT05GSUdfTVlSSTEwR0U9bQpDT05GSUdfTVlSSTEwR0Vf
RENBPXkKIyBDT05GSUdfRkVBTE5YIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9OQVRT
RU1JIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfTkVURVJJT049eQojIENPTkZJR19TMklP
IGlzIG5vdCBzZXQKIyBDT05GSUdfVlhHRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX05F
VFJPTk9NRT15CkNPTkZJR19ORlA9bQpDT05GSUdfTkZQX0FQUF9GTE9XRVI9eQpDT05GSUdfTkZQ
X0FQUF9BQk1fTklDPXkKIyBDT05GSUdfTkZQX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX05FVF9W
RU5ET1JfTkk9eQojIENPTkZJR19OSV9YR0VfTUFOQUdFTUVOVF9FTkVUIGlzIG5vdCBzZXQKIyBD
T05GSUdfTkVUX1ZFTkRPUl9OVklESUEgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9PS0k9
eQpDT05GSUdfRVRIT0M9bQpDT05GSUdfTkVUX1ZFTkRPUl9QQUNLRVRfRU5HSU5FUz15CiMgQ09O
RklHX0hBTUFDSEkgaXMgbm90IHNldApDT05GSUdfWUVMTE9XRklOPW0KQ09ORklHX05FVF9WRU5E
T1JfUEVOU0FORE89eQojIENPTkZJR19JT05JQyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9S
X1FMT0dJQz15CkNPTkZJR19RTEEzWFhYPW0KQ09ORklHX1FMQ05JQz1tCkNPTkZJR19RTENOSUNf
U1JJT1Y9eQpDT05GSUdfUUxDTklDX0RDQj15CkNPTkZJR19RTENOSUNfSFdNT049eQpDT05GSUdf
TkVUWEVOX05JQz1tCkNPTkZJR19RRUQ9bQpDT05GSUdfUUVEX1NSSU9WPXkKQ09ORklHX1FFREU9
bQpDT05GSUdfTkVUX1ZFTkRPUl9RVUFMQ09NTT15CiMgQ09ORklHX1FDT01fRU1BQyBpcyBub3Qg
c2V0CiMgQ09ORklHX1JNTkVUIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9SREMgaXMg
bm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9SRUFMVEVLPXkKIyBDT05GSUdfQVRQIGlzIG5vdCBz
ZXQKQ09ORklHXzgxMzlDUD15CkNPTkZJR184MTM5VE9PPXkKIyBDT05GSUdfODEzOVRPT19QSU8g
aXMgbm90IHNldAojIENPTkZJR184MTM5VE9PX1RVTkVfVFdJU1RFUiBpcyBub3Qgc2V0CkNPTkZJ
R184MTM5VE9PXzgxMjk9eQojIENPTkZJR184MTM5X09MRF9SWF9SRVNFVCBpcyBub3Qgc2V0CkNP
TkZJR19SODE2OT15CkNPTkZJR19ORVRfVkVORE9SX1JFTkVTQVM9eQpDT05GSUdfTkVUX1ZFTkRP
Ul9ST0NLRVI9eQpDT05GSUdfUk9DS0VSPW0KQ09ORklHX05FVF9WRU5ET1JfU0FNU1VORz15CiMg
Q09ORklHX1NYR0JFX0VUSCBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfU0VFUSBpcyBu
b3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX1NPTEFSRkxBUkU9eQpDT05GSUdfU0ZDPW0KQ09ORklH
X1NGQ19NVEQ9eQpDT05GSUdfU0ZDX01DRElfTU9OPXkKQ09ORklHX1NGQ19TUklPVj15CkNPTkZJ
R19TRkNfTUNESV9MT0dHSU5HPXkKQ09ORklHX1NGQ19GQUxDT049bQpDT05GSUdfU0ZDX0ZBTENP
Tl9NVEQ9eQojIENPTkZJR19ORVRfVkVORE9SX1NJTEFOIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVU
X1ZFTkRPUl9TSVMgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9TTVNDPXkKQ09ORklHX0VQ
SUMxMDA9bQojIENPTkZJR19TTVNDOTExWCBpcyBub3Qgc2V0CkNPTkZJR19TTVNDOTQyMD1tCkNP
TkZJR19ORVRfVkVORE9SX1NPQ0lPTkVYVD15CiMgQ09ORklHX05FVF9WRU5ET1JfU1RNSUNSTyBp
cyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfU1VOIGlzIG5vdCBzZXQKQ09ORklHX05FVF9W
RU5ET1JfU1lOT1BTWVM9eQojIENPTkZJR19EV0NfWExHTUFDIGlzIG5vdCBzZXQKIyBDT05GSUdf
TkVUX1ZFTkRPUl9URUhVVEkgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9UST15CiMgQ09O
RklHX1RJX0NQU1dfUEhZX1NFTCBpcyBub3Qgc2V0CkNPTkZJR19UTEFOPW0KIyBDT05GSUdfTkVU
X1ZFTkRPUl9WSUEgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1dJWk5FVCBpcyBub3Qg
c2V0CkNPTkZJR19ORVRfVkVORE9SX1hJTElOWD15CiMgQ09ORklHX1hJTElOWF9BWElfRU1BQyBp
cyBub3Qgc2V0CiMgQ09ORklHX1hJTElOWF9MTF9URU1BQyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZE
REkgaXMgbm90IHNldAojIENPTkZJR19ISVBQSSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9TQjEw
MDAgaXMgbm90IHNldApDT05GSUdfTURJT19ERVZJQ0U9eQpDT05GSUdfTURJT19CVVM9eQojIENP
TkZJR19NRElPX0JDTV9VTklNQUMgaXMgbm90IHNldApDT05GSUdfTURJT19CSVRCQU5HPW0KIyBD
T05GSUdfTURJT19HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfTURJT19NU0NDX01JSU0gaXMgbm90
IHNldAojIENPTkZJR19NRElPX01WVVNCIGlzIG5vdCBzZXQKIyBDT05GSUdfTURJT19USFVOREVS
IGlzIG5vdCBzZXQKIyBDT05GSUdfTURJT19YUENTIGlzIG5vdCBzZXQKQ09ORklHX1BIWUxJTks9
bQpDT05GSUdfUEhZTElCPXkKQ09ORklHX1NXUEhZPXkKIyBDT05GSUdfTEVEX1RSSUdHRVJfUEhZ
IGlzIG5vdCBzZXQKCiMKIyBNSUkgUEhZIGRldmljZSBkcml2ZXJzCiMKIyBDT05GSUdfU0ZQIGlz
IG5vdCBzZXQKIyBDT05GSUdfQURJTl9QSFkgaXMgbm90IHNldApDT05GSUdfQU1EX1BIWT1tCiMg
Q09ORklHX0FRVUFOVElBX1BIWSBpcyBub3Qgc2V0CiMgQ09ORklHX0FYODg3OTZCX1BIWSBpcyBu
b3Qgc2V0CiMgQ09ORklHX0JDTTdYWFhfUEhZIGlzIG5vdCBzZXQKQ09ORklHX0JDTTg3WFhfUEhZ
PW0KQ09ORklHX0JDTV9ORVRfUEhZTElCPW0KQ09ORklHX0JST0FEQ09NX1BIWT1tCiMgQ09ORklH
X0JDTTg0ODgxX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19DSUNBREFfUEhZPW0KIyBDT05GSUdfQ09S
VElOQV9QSFkgaXMgbm90IHNldApDT05GSUdfREFWSUNPTV9QSFk9bQojIENPTkZJR19EUDgzODIy
X1BIWSBpcyBub3Qgc2V0CiMgQ09ORklHX0RQODNUQzgxMV9QSFkgaXMgbm90IHNldAojIENPTkZJ
R19EUDgzODQ4X1BIWSBpcyBub3Qgc2V0CiMgQ09ORklHX0RQODM4NjdfUEhZIGlzIG5vdCBzZXQK
IyBDT05GSUdfRFA4Mzg2OV9QSFkgaXMgbm90IHNldApDT05GSUdfRklYRURfUEhZPXkKQ09ORklH
X0lDUExVU19QSFk9bQojIENPTkZJR19JTlRFTF9YV0FZX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19M
U0lfRVQxMDExQ19QSFk9bQpDT05GSUdfTFhUX1BIWT1tCkNPTkZJR19NQVJWRUxMX1BIWT1tCiMg
Q09ORklHX01BUlZFTExfMTBHX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19NSUNSRUxfUEhZPW0KIyBD
T05GSUdfTUlDUk9DSElQX1BIWSBpcyBub3Qgc2V0CiMgQ09ORklHX01JQ1JPQ0hJUF9UMV9QSFkg
aXMgbm90IHNldAojIENPTkZJR19NSUNST1NFTUlfUEhZIGlzIG5vdCBzZXQKQ09ORklHX05BVElP
TkFMX1BIWT1tCiMgQ09ORklHX05YUF9USkExMVhYX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19RU0VN
SV9QSFk9bQpDT05GSUdfUkVBTFRFS19QSFk9eQojIENPTkZJR19SRU5FU0FTX1BIWSBpcyBub3Qg
c2V0CiMgQ09ORklHX1JPQ0tDSElQX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19TTVNDX1BIWT1tCkNP
TkZJR19TVEUxMFhQPW0KIyBDT05GSUdfVEVSQU5FVElDU19QSFkgaXMgbm90IHNldApDT05GSUdf
VklURVNTRV9QSFk9bQojIENPTkZJR19YSUxJTlhfR01JSTJSR01JSSBpcyBub3Qgc2V0CiMgQ09O
RklHX01JQ1JFTF9LUzg5OTVNQSBpcyBub3Qgc2V0CiMgQ09ORklHX1BMSVAgaXMgbm90IHNldApD
T05GSUdfUFBQPW0KQ09ORklHX1BQUF9CU0RDT01QPW0KQ09ORklHX1BQUF9ERUZMQVRFPW0KQ09O
RklHX1BQUF9GSUxURVI9eQpDT05GSUdfUFBQX01QUEU9bQpDT05GSUdfUFBQX01VTFRJTElOSz15
CkNPTkZJR19QUFBPQVRNPW0KQ09ORklHX1BQUE9FPW0KQ09ORklHX1BQVFA9bQpDT05GSUdfUFBQ
T0wyVFA9bQpDT05GSUdfUFBQX0FTWU5DPW0KQ09ORklHX1BQUF9TWU5DX1RUWT1tCkNPTkZJR19T
TElQPW0KQ09ORklHX1NMSEM9bQpDT05GSUdfU0xJUF9DT01QUkVTU0VEPXkKQ09ORklHX1NMSVBf
U01BUlQ9eQojIENPTkZJR19TTElQX01PREVfU0xJUDYgaXMgbm90IHNldApDT05GSUdfVVNCX05F
VF9EUklWRVJTPXkKQ09ORklHX1VTQl9DQVRDPXkKQ09ORklHX1VTQl9LQVdFVEg9eQpDT05GSUdf
VVNCX1BFR0FTVVM9eQpDT05GSUdfVVNCX1JUTDgxNTA9eQpDT05GSUdfVVNCX1JUTDgxNTI9bQoj
IENPTkZJR19VU0JfTEFONzhYWCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfVVNCTkVUPXkKQ09ORklH
X1VTQl9ORVRfQVg4ODE3WD15CkNPTkZJR19VU0JfTkVUX0FYODgxNzlfMTc4QT1tCkNPTkZJR19V
U0JfTkVUX0NEQ0VUSEVSPXkKQ09ORklHX1VTQl9ORVRfQ0RDX0VFTT15CkNPTkZJR19VU0JfTkVU
X0NEQ19OQ009bQpDT05GSUdfVVNCX05FVF9IVUFXRUlfQ0RDX05DTT1tCkNPTkZJR19VU0JfTkVU
X0NEQ19NQklNPW0KQ09ORklHX1VTQl9ORVRfRE05NjAxPXkKIyBDT05GSUdfVVNCX05FVF9TUjk3
MDAgaXMgbm90IHNldAojIENPTkZJR19VU0JfTkVUX1NSOTgwMCBpcyBub3Qgc2V0CkNPTkZJR19V
U0JfTkVUX1NNU0M3NVhYPXkKQ09ORklHX1VTQl9ORVRfU01TQzk1WFg9eQpDT05GSUdfVVNCX05F
VF9HTDYyMEE9eQpDT05GSUdfVVNCX05FVF9ORVQxMDgwPXkKQ09ORklHX1VTQl9ORVRfUExVU0I9
eQpDT05GSUdfVVNCX05FVF9NQ1M3ODMwPXkKQ09ORklHX1VTQl9ORVRfUk5ESVNfSE9TVD15CkNP
TkZJR19VU0JfTkVUX0NEQ19TVUJTRVRfRU5BQkxFPXkKQ09ORklHX1VTQl9ORVRfQ0RDX1NVQlNF
VD15CkNPTkZJR19VU0JfQUxJX001NjMyPXkKQ09ORklHX1VTQl9BTjI3MjA9eQpDT05GSUdfVVNC
X0JFTEtJTj15CkNPTkZJR19VU0JfQVJNTElOVVg9eQpDT05GSUdfVVNCX0VQU09OMjg4OD15CkNP
TkZJR19VU0JfS0MyMTkwPXkKQ09ORklHX1VTQl9ORVRfWkFVUlVTPXkKQ09ORklHX1VTQl9ORVRf
Q1g4MjMxMF9FVEg9bQpDT05GSUdfVVNCX05FVF9LQUxNSUE9bQpDT05GSUdfVVNCX05FVF9RTUlf
V1dBTj1tCkNPTkZJR19VU0JfSFNPPW0KQ09ORklHX1VTQl9ORVRfSU5UNTFYMT15CkNPTkZJR19V
U0JfSVBIRVRIPXkKQ09ORklHX1VTQl9TSUVSUkFfTkVUPXkKQ09ORklHX1VTQl9WTDYwMD1tCiMg
Q09ORklHX1VTQl9ORVRfQ0g5MjAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX05FVF9BUUMxMTEg
aXMgbm90IHNldApDT05GSUdfV0xBTj15CkNPTkZJR19XTEFOX1ZFTkRPUl9BRE1URUs9eQojIENP
TkZJR19BRE04MjExIGlzIG5vdCBzZXQKQ09ORklHX0FUSF9DT01NT049bQpDT05GSUdfV0xBTl9W
RU5ET1JfQVRIPXkKIyBDT05GSUdfQVRIX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfQVRINUsg
aXMgbm90IHNldAojIENPTkZJR19BVEg1S19QQ0kgaXMgbm90IHNldApDT05GSUdfQVRIOUtfSFc9
bQpDT05GSUdfQVRIOUtfQ09NTU9OPW0KQ09ORklHX0FUSDlLX0JUQ09FWF9TVVBQT1JUPXkKIyBD
T05GSUdfQVRIOUsgaXMgbm90IHNldApDT05GSUdfQVRIOUtfSFRDPW0KIyBDT05GSUdfQVRIOUtf
SFRDX0RFQlVHRlMgaXMgbm90IHNldAojIENPTkZJR19DQVJMOTE3MCBpcyBub3Qgc2V0CiMgQ09O
RklHX0FUSDZLTCBpcyBub3Qgc2V0CiMgQ09ORklHX0FSNTUyMyBpcyBub3Qgc2V0CiMgQ09ORklH
X1dJTDYyMTAgaXMgbm90IHNldAojIENPTkZJR19BVEgxMEsgaXMgbm90IHNldAojIENPTkZJR19X
Q04zNlhYIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX0FUTUVMPXkKIyBDT05GSUdfQVRN
RUwgaXMgbm90IHNldAojIENPTkZJR19BVDc2QzUwWF9VU0IgaXMgbm90IHNldApDT05GSUdfV0xB
Tl9WRU5ET1JfQlJPQURDT009eQojIENPTkZJR19CNDMgaXMgbm90IHNldAojIENPTkZJR19CNDNM
RUdBQ1kgaXMgbm90IHNldAojIENPTkZJR19CUkNNU01BQyBpcyBub3Qgc2V0CiMgQ09ORklHX0JS
Q01GTUFDIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX0NJU0NPPXkKIyBDT05GSUdfQUlS
TyBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9JTlRFTD15CiMgQ09ORklHX0lQVzIxMDAg
aXMgbm90IHNldAojIENPTkZJR19JUFcyMjAwIGlzIG5vdCBzZXQKQ09ORklHX0lXTEVHQUNZPW0K
Q09ORklHX0lXTDQ5NjU9bQpDT05GSUdfSVdMMzk0NT1tCgojCiMgaXdsMzk0NSAvIGl3bDQ5NjUg
RGVidWdnaW5nIE9wdGlvbnMKIwpDT05GSUdfSVdMRUdBQ1lfREVCVUc9eQpDT05GSUdfSVdMRUdB
Q1lfREVCVUdGUz15CiMgZW5kIG9mIGl3bDM5NDUgLyBpd2w0OTY1IERlYnVnZ2luZyBPcHRpb25z
CgpDT05GSUdfSVdMV0lGST1tCkNPTkZJR19JV0xXSUZJX0xFRFM9eQpDT05GSUdfSVdMRFZNPW0K
Q09ORklHX0lXTE1WTT1tCkNPTkZJR19JV0xXSUZJX09QTU9ERV9NT0RVTEFSPXkKIyBDT05GSUdf
SVdMV0lGSV9CQ0FTVF9GSUxURVJJTkcgaXMgbm90IHNldAoKIwojIERlYnVnZ2luZyBPcHRpb25z
CiMKIyBDT05GSUdfSVdMV0lGSV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19JV0xXSUZJX0RFQlVH
RlM9eQojIENPTkZJR19JV0xXSUZJX0RFVklDRV9UUkFDSU5HIGlzIG5vdCBzZXQKIyBlbmQgb2Yg
RGVidWdnaW5nIE9wdGlvbnMKCkNPTkZJR19XTEFOX1ZFTkRPUl9JTlRFUlNJTD15CiMgQ09ORklH
X0hPU1RBUCBpcyBub3Qgc2V0CiMgQ09ORklHX0hFUk1FUyBpcyBub3Qgc2V0CiMgQ09ORklHX1A1
NF9DT01NT04gaXMgbm90IHNldAojIENPTkZJR19QUklTTTU0IGlzIG5vdCBzZXQKQ09ORklHX1dM
QU5fVkVORE9SX01BUlZFTEw9eQojIENPTkZJR19MSUJFUlRBUyBpcyBub3Qgc2V0CiMgQ09ORklH
X0xJQkVSVEFTX1RISU5GSVJNIGlzIG5vdCBzZXQKIyBDT05GSUdfTVdJRklFWCBpcyBub3Qgc2V0
CiMgQ09ORklHX01XTDhLIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX01FRElBVEVLPXkK
IyBDT05GSUdfTVQ3NjAxVSBpcyBub3Qgc2V0CiMgQ09ORklHX01UNzZ4MFUgaXMgbm90IHNldAoj
IENPTkZJR19NVDc2eDBFIGlzIG5vdCBzZXQKIyBDT05GSUdfTVQ3NngyRSBpcyBub3Qgc2V0CiMg
Q09ORklHX01UNzZ4MlUgaXMgbm90IHNldAojIENPTkZJR19NVDc2MDNFIGlzIG5vdCBzZXQKIyBD
T05GSUdfTVQ3NjE1RSBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9SQUxJTks9eQojIENP
TkZJR19SVDJYMDAgaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfUkVBTFRFSz15CiMgQ09O
RklHX1JUTDgxODAgaXMgbm90IHNldAojIENPTkZJR19SVEw4MTg3IGlzIG5vdCBzZXQKIyBDT05G
SUdfUlRMX0NBUkRTIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRMOFhYWFUgaXMgbm90IHNldAojIENP
TkZJR19SVFc4OCBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9SU0k9eQojIENPTkZJR19S
U0lfOTFYIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1NUPXkKIyBDT05GSUdfQ1cxMjAw
IGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1RJPXkKIyBDT05GSUdfV0wxMjUxIGlzIG5v
dCBzZXQKIyBDT05GSUdfV0wxMlhYIGlzIG5vdCBzZXQKIyBDT05GSUdfV0wxOFhYIGlzIG5vdCBz
ZXQKIyBDT05GSUdfV0xDT1JFIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1pZREFTPXkK
IyBDT05GSUdfVVNCX1pEMTIwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1pEMTIxMVJXIGlzIG5vdCBz
ZXQKQ09ORklHX1dMQU5fVkVORE9SX1FVQU5URU5OQT15CiMgQ09ORklHX1FUTkZNQUNfUENJRSBp
cyBub3Qgc2V0CkNPTkZJR19NQUM4MDIxMV9IV1NJTT1tCiMgQ09ORklHX1VTQl9ORVRfUk5ESVNf
V0xBTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJUlRfV0lGSSBpcyBub3Qgc2V0CgojCiMgRW5hYmxl
IFdpTUFYIChOZXR3b3JraW5nIG9wdGlvbnMpIHRvIHNlZSB0aGUgV2lNQVggZHJpdmVycwojCkNP
TkZJR19XQU49eQojIENPTkZJR19MQU5NRURJQSBpcyBub3Qgc2V0CkNPTkZJR19IRExDPW0KQ09O
RklHX0hETENfUkFXPW0KIyBDT05GSUdfSERMQ19SQVdfRVRIIGlzIG5vdCBzZXQKQ09ORklHX0hE
TENfQ0lTQ089bQpDT05GSUdfSERMQ19GUj1tCkNPTkZJR19IRExDX1BQUD1tCgojCiMgWC4yNS9M
QVBCIHN1cHBvcnQgaXMgZGlzYWJsZWQKIwojIENPTkZJR19QQ0kyMDBTWU4gaXMgbm90IHNldAoj
IENPTkZJR19XQU5YTCBpcyBub3Qgc2V0CiMgQ09ORklHX1BDMzAwVE9PIGlzIG5vdCBzZXQKIyBD
T05GSUdfRkFSU1lOQyBpcyBub3Qgc2V0CkNPTkZJR19ETENJPW0KQ09ORklHX0RMQ0lfTUFYPTgK
IyBDT05GSUdfU0JOSSBpcyBub3Qgc2V0CkNPTkZJR19JRUVFODAyMTU0X0RSSVZFUlM9bQpDT05G
SUdfSUVFRTgwMjE1NF9GQUtFTEI9bQojIENPTkZJR19JRUVFODAyMTU0X0FUODZSRjIzMCBpcyBu
b3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfTVJGMjRKNDAgaXMgbm90IHNldAojIENPTkZJR19J
RUVFODAyMTU0X0NDMjUyMCBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfQVRVU0IgaXMg
bm90IHNldAojIENPTkZJR19JRUVFODAyMTU0X0FERjcyNDIgaXMgbm90IHNldAojIENPTkZJR19J
RUVFODAyMTU0X0NBODIxMCBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfTUNSMjBBIGlz
IG5vdCBzZXQKIyBDT05GSUdfSUVFRTgwMjE1NF9IV1NJTSBpcyBub3Qgc2V0CkNPTkZJR19YRU5f
TkVUREVWX0ZST05URU5EPW0KQ09ORklHX1ZNWE5FVDM9bQpDT05GSUdfRlVKSVRTVV9FUz1tCkNP
TkZJR19IWVBFUlZfTkVUPW0KQ09ORklHX05FVERFVlNJTT1tCkNPTkZJR19ORVRfRkFJTE9WRVI9
bQpDT05GSUdfSVNETj15CkNPTkZJR19JU0ROX0NBUEk9eQpDT05GSUdfQ0FQSV9UUkFDRT15CkNP
TkZJR19JU0ROX0NBUElfTUlERExFV0FSRT15CkNPTkZJR19NSVNETj1tCkNPTkZJR19NSVNETl9E
U1A9bQpDT05GSUdfTUlTRE5fTDFPSVA9bQoKIwojIG1JU0ROIGhhcmR3YXJlIGRyaXZlcnMKIwpD
T05GSUdfTUlTRE5fSEZDUENJPW0KQ09ORklHX01JU0ROX0hGQ01VTFRJPW0KQ09ORklHX01JU0RO
X0hGQ1VTQj1tCkNPTkZJR19NSVNETl9BVk1GUklUWj1tCkNPTkZJR19NSVNETl9TUEVFREZBWD1t
CkNPTkZJR19NSVNETl9JTkZJTkVPTj1tCkNPTkZJR19NSVNETl9XNjY5Mj1tCkNPTkZJR19NSVNE
Tl9ORVRKRVQ9bQpDT05GSUdfTUlTRE5fSERMQz1tCkNPTkZJR19NSVNETl9JUEFDPW0KQ09ORklH
X01JU0ROX0lTQVI9bQpDT05GSUdfTlZNPXkKIyBDT05GSUdfTlZNX1BCTEsgaXMgbm90IHNldAoK
IwojIElucHV0IGRldmljZSBzdXBwb3J0CiMKQ09ORklHX0lOUFVUPXkKQ09ORklHX0lOUFVUX0xF
RFM9eQpDT05GSUdfSU5QVVRfRkZfTUVNTEVTUz15CkNPTkZJR19JTlBVVF9QT0xMREVWPW0KQ09O
RklHX0lOUFVUX1NQQVJTRUtNQVA9bQojIENPTkZJR19JTlBVVF9NQVRSSVhLTUFQIGlzIG5vdCBz
ZXQKCiMKIyBVc2VybGFuZCBpbnRlcmZhY2VzCiMKQ09ORklHX0lOUFVUX01PVVNFREVWPXkKIyBD
T05GSUdfSU5QVVRfTU9VU0VERVZfUFNBVVggaXMgbm90IHNldApDT05GSUdfSU5QVVRfTU9VU0VE
RVZfU0NSRUVOX1g9MTAyNApDT05GSUdfSU5QVVRfTU9VU0VERVZfU0NSRUVOX1k9NzY4CkNPTkZJ
R19JTlBVVF9KT1lERVY9bQpDT05GSUdfSU5QVVRfRVZERVY9eQojIENPTkZJR19JTlBVVF9FVkJV
RyBpcyBub3Qgc2V0CgojCiMgSW5wdXQgRGV2aWNlIERyaXZlcnMKIwpDT05GSUdfSU5QVVRfS0VZ
Qk9BUkQ9eQojIENPTkZJR19LRVlCT0FSRF9BREMgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FS
RF9BRFA1NTg4IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfQURQNTU4OSBpcyBub3Qgc2V0
CiMgQ09ORklHX0tFWUJPQVJEX0FQUExFU1BJIGlzIG5vdCBzZXQKQ09ORklHX0tFWUJPQVJEX0FU
S0JEPXkKIyBDT05GSUdfS0VZQk9BUkRfUVQxMDUwIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9B
UkRfUVQxMDcwIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfUVQyMTYwIGlzIG5vdCBzZXQK
IyBDT05GSUdfS0VZQk9BUkRfRExJTktfRElSNjg1IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9B
UkRfTEtLQkQgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9HUElPIGlzIG5vdCBzZXQKIyBD
T05GSUdfS0VZQk9BUkRfR1BJT19QT0xMRUQgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9U
Q0E2NDE2IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfVENBODQxOCBpcyBub3Qgc2V0CiMg
Q09ORklHX0tFWUJPQVJEX01BVFJJWCBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX0xNODMy
MyBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX0xNODMzMyBpcyBub3Qgc2V0CiMgQ09ORklH
X0tFWUJPQVJEX01BWDczNTkgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9NQ1MgaXMgbm90
IHNldAojIENPTkZJR19LRVlCT0FSRF9NUFIxMjEgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FS
RF9ORVdUT04gaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9PUEVOQ09SRVMgaXMgbm90IHNl
dAojIENPTkZJR19LRVlCT0FSRF9TQU1TVU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRf
U1RPV0FXQVkgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9TVU5LQkQgaXMgbm90IHNldAoj
IENPTkZJR19LRVlCT0FSRF9UTTJfVE9VQ0hLRVkgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FS
RF9YVEtCRCBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9NT1VTRT15CkNPTkZJR19NT1VTRV9QUzI9
eQpDT05GSUdfTU9VU0VfUFMyX0FMUFM9eQpDT05GSUdfTU9VU0VfUFMyX0JZRD15CkNPTkZJR19N
T1VTRV9QUzJfTE9HSVBTMlBQPXkKQ09ORklHX01PVVNFX1BTMl9TWU5BUFRJQ1M9eQpDT05GSUdf
TU9VU0VfUFMyX1NZTkFQVElDU19TTUJVUz15CkNPTkZJR19NT1VTRV9QUzJfQ1lQUkVTUz15CkNP
TkZJR19NT1VTRV9QUzJfTElGRUJPT0s9eQpDT05GSUdfTU9VU0VfUFMyX1RSQUNLUE9JTlQ9eQpD
T05GSUdfTU9VU0VfUFMyX0VMQU5URUNIPXkKQ09ORklHX01PVVNFX1BTMl9FTEFOVEVDSF9TTUJV
Uz15CkNPTkZJR19NT1VTRV9QUzJfU0VOVEVMSUM9eQojIENPTkZJR19NT1VTRV9QUzJfVE9VQ0hL
SVQgaXMgbm90IHNldApDT05GSUdfTU9VU0VfUFMyX0ZPQ0FMVEVDSD15CkNPTkZJR19NT1VTRV9Q
UzJfVk1NT1VTRT15CkNPTkZJR19NT1VTRV9QUzJfU01CVVM9eQpDT05GSUdfTU9VU0VfU0VSSUFM
PW0KQ09ORklHX01PVVNFX0FQUExFVE9VQ0g9bQpDT05GSUdfTU9VU0VfQkNNNTk3ND1tCkNPTkZJ
R19NT1VTRV9DWUFQQT1tCiMgQ09ORklHX01PVVNFX0VMQU5fSTJDIGlzIG5vdCBzZXQKQ09ORklH
X01PVVNFX1ZTWFhYQUE9bQojIENPTkZJR19NT1VTRV9HUElPIGlzIG5vdCBzZXQKQ09ORklHX01P
VVNFX1NZTkFQVElDU19JMkM9bQpDT05GSUdfTU9VU0VfU1lOQVBUSUNTX1VTQj1tCiMgQ09ORklH
X0lOUFVUX0pPWVNUSUNLIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX1RBQkxFVD15CkNPTkZJR19U
QUJMRVRfVVNCX0FDRUNBRD1tCkNPTkZJR19UQUJMRVRfVVNCX0FJUFRFSz1tCkNPTkZJR19UQUJM
RVRfVVNCX0dUQ089bQojIENPTkZJR19UQUJMRVRfVVNCX0hBTldBTkcgaXMgbm90IHNldApDT05G
SUdfVEFCTEVUX1VTQl9LQlRBQj1tCiMgQ09ORklHX1RBQkxFVF9VU0JfUEVHQVNVUyBpcyBub3Qg
c2V0CiMgQ09ORklHX1RBQkxFVF9TRVJJQUxfV0FDT000IGlzIG5vdCBzZXQKQ09ORklHX0lOUFVU
X1RPVUNIU0NSRUVOPXkKQ09ORklHX1RPVUNIU0NSRUVOX1BST1BFUlRJRVM9eQojIENPTkZJR19U
T1VDSFNDUkVFTl9BRFM3ODQ2IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQUQ3ODc3
IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQUQ3ODc5IGlzIG5vdCBzZXQKIyBDT05G
SUdfVE9VQ0hTQ1JFRU5fQURDIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQVRNRUxf
TVhUIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQVVPX1BJWENJUiBpcyBub3Qgc2V0
CiMgQ09ORklHX1RPVUNIU0NSRUVOX0JVMjEwMTMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFND
UkVFTl9CVTIxMDI5IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQ0hJUE9ORV9JQ044
NTA1IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQ1k4Q1RNRzExMCBpcyBub3Qgc2V0
CiMgQ09ORklHX1RPVUNIU0NSRUVOX0NZVFRTUF9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9V
Q0hTQ1JFRU5fQ1lUVFNQNF9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRFlO
QVBSTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0hBTVBTSElSRSBpcyBub3Qgc2V0
CiMgQ09ORklHX1RPVUNIU0NSRUVOX0VFVEkgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVF
Tl9FR0FMQVhfU0VSSUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRVhDMzAwMCBp
cyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0ZVSklUU1UgaXMgbm90IHNldAojIENPTkZJ
R19UT1VDSFNDUkVFTl9HT09ESVggaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9ISURF
RVAgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9JTEkyMTBYIGlzIG5vdCBzZXQKIyBD
T05GSUdfVE9VQ0hTQ1JFRU5fUzZTWTc2MSBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO
X0dVTlpFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRUtURjIxMjcgaXMgbm90IHNl
dAojIENPTkZJR19UT1VDSFNDUkVFTl9FTEFOIGlzIG5vdCBzZXQKQ09ORklHX1RPVUNIU0NSRUVO
X0VMTz1tCkNPTkZJR19UT1VDSFNDUkVFTl9XQUNPTV9XODAwMT1tCkNPTkZJR19UT1VDSFNDUkVF
Tl9XQUNPTV9JMkM9bQojIENPTkZJR19UT1VDSFNDUkVFTl9NQVgxMTgwMSBpcyBub3Qgc2V0CiMg
Q09ORklHX1RPVUNIU0NSRUVOX01DUzUwMDAgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVF
Tl9NTVMxMTQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9NRUxGQVNfTUlQNCBpcyBu
b3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX01UT1VDSCBpcyBub3Qgc2V0CiMgQ09ORklHX1RP
VUNIU0NSRUVOX0lORVhJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX01LNzEyIGlz
IG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUEVOTU9VTlQgaXMgbm90IHNldAojIENPTkZJ
R19UT1VDSFNDUkVFTl9FRFRfRlQ1WDA2IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5f
VE9VQ0hSSUdIVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1RPVUNIV0lOIGlzIG5v
dCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUElYQ0lSIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9V
Q0hTQ1JFRU5fV0RUODdYWF9JMkMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9XTTk3
WFggaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9VU0JfQ09NUE9TSVRFIGlzIG5vdCBz
ZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVE9VQ0hJVDIxMyBpcyBub3Qgc2V0CiMgQ09ORklHX1RP
VUNIU0NSRUVOX1RTQ19TRVJJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1RTQzIw
MDQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9UU0MyMDA1IGlzIG5vdCBzZXQKIyBD
T05GSUdfVE9VQ0hTQ1JFRU5fVFNDMjAwNyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO
X1JNX1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU0lMRUFEIGlzIG5vdCBzZXQK
IyBDT05GSUdfVE9VQ0hTQ1JFRU5fU0lTX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NS
RUVOX1NUMTIzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1NUTUZUUyBpcyBub3Qg
c2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1NVUjQwIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hT
Q1JFRU5fU1VSRkFDRTNfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU1g4NjU0
IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVFBTNjUwN1ggaXMgbm90IHNldAojIENP
TkZJR19UT1VDSFNDUkVFTl9aRVQ2MjIzIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5f
WkZPUkNFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUk9ITV9CVTIxMDIzIGlzIG5v
dCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fSVFTNVhYIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVU
X01JU0M9eQojIENPTkZJR19JTlBVVF9BRDcxNFggaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9C
TUExNTAgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9FM1gwX0JVVFRPTiBpcyBub3Qgc2V0CiMg
Q09ORklHX0lOUFVUX01TTV9WSUJSQVRPUiBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9QQ1NQS1I9
bQojIENPTkZJR19JTlBVVF9NTUE4NDUwIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX0FQQU5FTD1t
CkNPTkZJR19JTlBVVF9HUDJBPW0KIyBDT05GSUdfSU5QVVRfR1BJT19CRUVQRVIgaXMgbm90IHNl
dAojIENPTkZJR19JTlBVVF9HUElPX0RFQ09ERVIgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9H
UElPX1ZJQlJBIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX0FUTEFTX0JUTlM9bQpDT05GSUdfSU5Q
VVRfQVRJX1JFTU9URTI9bQpDT05GSUdfSU5QVVRfS0VZU1BBTl9SRU1PVEU9bQojIENPTkZJR19J
TlBVVF9LWFRKOSBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9QT1dFUk1BVEU9bQpDT05GSUdfSU5Q
VVRfWUVBTElOSz1tCkNPTkZJR19JTlBVVF9DTTEwOT1tCkNPTkZJR19JTlBVVF9VSU5QVVQ9bQoj
IENPTkZJR19JTlBVVF9QQ0Y4NTc0IGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfUFdNX0JFRVBF
UiBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX1BXTV9WSUJSQSBpcyBub3Qgc2V0CkNPTkZJR19J
TlBVVF9HUElPX1JPVEFSWV9FTkNPREVSPW0KIyBDT05GSUdfSU5QVVRfQURYTDM0WCBpcyBub3Qg
c2V0CiMgQ09ORklHX0lOUFVUX0lNU19QQ1UgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9DTUEz
MDAwIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX1hFTl9LQkRERVZfRlJPTlRFTkQ9bQojIENPTkZJ
R19JTlBVVF9JREVBUEFEX1NMSURFQkFSIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfRFJWMjYw
WF9IQVBUSUNTIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfRFJWMjY2NV9IQVBUSUNTIGlzIG5v
dCBzZXQKIyBDT05GSUdfSU5QVVRfRFJWMjY2N19IQVBUSUNTIGlzIG5vdCBzZXQKQ09ORklHX1JN
STRfQ09SRT1tCiMgQ09ORklHX1JNSTRfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfUk1JNF9TUEkg
aXMgbm90IHNldApDT05GSUdfUk1JNF9TTUI9bQpDT05GSUdfUk1JNF9GMDM9eQpDT05GSUdfUk1J
NF9GMDNfU0VSSU89bQpDT05GSUdfUk1JNF8yRF9TRU5TT1I9eQpDT05GSUdfUk1JNF9GMTE9eQpD
T05GSUdfUk1JNF9GMTI9eQpDT05GSUdfUk1JNF9GMzA9eQojIENPTkZJR19STUk0X0YzNCBpcyBu
b3Qgc2V0CiMgQ09ORklHX1JNSTRfRjU0IGlzIG5vdCBzZXQKIyBDT05GSUdfUk1JNF9GNTUgaXMg
bm90IHNldAoKIwojIEhhcmR3YXJlIEkvTyBwb3J0cwojCkNPTkZJR19TRVJJTz15CkNPTkZJR19B
UkNIX01JR0hUX0hBVkVfUENfU0VSSU89eQpDT05GSUdfU0VSSU9fSTgwNDI9eQpDT05GSUdfU0VS
SU9fU0VSUE9SVD15CiMgQ09ORklHX1NFUklPX0NUODJDNzEwIGlzIG5vdCBzZXQKIyBDT05GSUdf
U0VSSU9fUEFSS0JEIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSU9fUENJUFMyIGlzIG5vdCBzZXQK
Q09ORklHX1NFUklPX0xJQlBTMj15CkNPTkZJR19TRVJJT19SQVc9bQpDT05GSUdfU0VSSU9fQUxU
RVJBX1BTMj1tCiMgQ09ORklHX1NFUklPX1BTMk1VTFQgaXMgbm90IHNldApDT05GSUdfU0VSSU9f
QVJDX1BTMj1tCkNPTkZJR19IWVBFUlZfS0VZQk9BUkQ9bQojIENPTkZJR19TRVJJT19HUElPX1BT
MiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTRVJJTyBpcyBub3Qgc2V0CiMgQ09ORklHX0dBTUVQT1JU
IGlzIG5vdCBzZXQKIyBlbmQgb2YgSGFyZHdhcmUgSS9PIHBvcnRzCiMgZW5kIG9mIElucHV0IGRl
dmljZSBzdXBwb3J0CgojCiMgQ2hhcmFjdGVyIGRldmljZXMKIwpDT05GSUdfVFRZPXkKQ09ORklH
X1ZUPXkKQ09ORklHX0NPTlNPTEVfVFJBTlNMQVRJT05TPXkKQ09ORklHX1ZUX0NPTlNPTEU9eQpD
T05GSUdfVlRfQ09OU09MRV9TTEVFUD15CkNPTkZJR19IV19DT05TT0xFPXkKQ09ORklHX1ZUX0hX
X0NPTlNPTEVfQklORElORz15CkNPTkZJR19VTklYOThfUFRZUz15CiMgQ09ORklHX0xFR0FDWV9Q
VFlTIGlzIG5vdCBzZXQKQ09ORklHX0xESVNDX0FVVE9MT0FEPXkKCiMKIyBTZXJpYWwgZHJpdmVy
cwojCkNPTkZJR19TRVJJQUxfRUFSTFlDT049eQpDT05GSUdfU0VSSUFMXzgyNTA9eQojIENPTkZJ
R19TRVJJQUxfODI1MF9ERVBSRUNBVEVEX09QVElPTlMgaXMgbm90IHNldApDT05GSUdfU0VSSUFM
XzgyNTBfUE5QPXkKIyBDT05GSUdfU0VSSUFMXzgyNTBfMTY1NTBBX1ZBUklBTlRTIGlzIG5vdCBz
ZXQKIyBDT05GSUdfU0VSSUFMXzgyNTBfRklOVEVLIGlzIG5vdCBzZXQKQ09ORklHX1NFUklBTF84
MjUwX0NPTlNPTEU9eQpDT05GSUdfU0VSSUFMXzgyNTBfRE1BPXkKQ09ORklHX1NFUklBTF84MjUw
X1BDST15CkNPTkZJR19TRVJJQUxfODI1MF9FWEFSPXkKQ09ORklHX1NFUklBTF84MjUwX05SX1VB
UlRTPTMyCkNPTkZJR19TRVJJQUxfODI1MF9SVU5USU1FX1VBUlRTPTQKQ09ORklHX1NFUklBTF84
MjUwX0VYVEVOREVEPXkKQ09ORklHX1NFUklBTF84MjUwX01BTllfUE9SVFM9eQpDT05GSUdfU0VS
SUFMXzgyNTBfU0hBUkVfSVJRPXkKIyBDT05GSUdfU0VSSUFMXzgyNTBfREVURUNUX0lSUSBpcyBu
b3Qgc2V0CkNPTkZJR19TRVJJQUxfODI1MF9SU0E9eQpDT05GSUdfU0VSSUFMXzgyNTBfRFdMSUI9
eQpDT05GSUdfU0VSSUFMXzgyNTBfRFc9eQojIENPTkZJR19TRVJJQUxfODI1MF9SVDI4OFggaXMg
bm90IHNldApDT05GSUdfU0VSSUFMXzgyNTBfTFBTUz15CkNPTkZJR19TRVJJQUxfODI1MF9NSUQ9
eQoKIwojIE5vbi04MjUwIHNlcmlhbCBwb3J0IHN1cHBvcnQKIwojIENPTkZJR19TRVJJQUxfTUFY
MzEwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklBTF9NQVgzMTBYIGlzIG5vdCBzZXQKIyBDT05G
SUdfU0VSSUFMX1VBUlRMSVRFIGlzIG5vdCBzZXQKQ09ORklHX1NFUklBTF9DT1JFPXkKQ09ORklH
X1NFUklBTF9DT1JFX0NPTlNPTEU9eQpDT05GSUdfU0VSSUFMX0pTTT1tCiMgQ09ORklHX1NFUklB
TF9TQ0NOWFAgaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfU0MxNklTN1hYIGlzIG5vdCBzZXQK
IyBDT05GSUdfU0VSSUFMX0FMVEVSQV9KVEFHVUFSVCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklB
TF9BTFRFUkFfVUFSVCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklBTF9JRlg2WDYwIGlzIG5vdCBz
ZXQKQ09ORklHX1NFUklBTF9BUkM9bQpDT05GSUdfU0VSSUFMX0FSQ19OUl9QT1JUUz0xCiMgQ09O
RklHX1NFUklBTF9SUDIgaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfRlNMX0xQVUFSVCBpcyBu
b3Qgc2V0CiMgQ09ORklHX1NFUklBTF9GU0xfTElORkxFWFVBUlQgaXMgbm90IHNldAojIENPTkZJ
R19TRVJJQUxfU1BSRCBpcyBub3Qgc2V0CiMgZW5kIG9mIFNlcmlhbCBkcml2ZXJzCgpDT05GSUdf
U0VSSUFMX01DVFJMX0dQSU89eQpDT05GSUdfU0VSSUFMX05PTlNUQU5EQVJEPXkKIyBDT05GSUdf
Uk9DS0VUUE9SVCBpcyBub3Qgc2V0CkNPTkZJR19DWUNMQURFUz1tCiMgQ09ORklHX0NZWl9JTlRS
IGlzIG5vdCBzZXQKIyBDT05GSUdfTU9YQV9JTlRFTExJTyBpcyBub3Qgc2V0CiMgQ09ORklHX01P
WEFfU01BUlRJTyBpcyBub3Qgc2V0CkNPTkZJR19TWU5DTElOSz1tCkNPTkZJR19TWU5DTElOS01Q
PW0KQ09ORklHX1NZTkNMSU5LX0dUPW0KIyBDT05GSUdfSVNJIGlzIG5vdCBzZXQKQ09ORklHX05f
SERMQz1tCkNPTkZJR19OX0dTTT1tCkNPTkZJR19OT1pPTUk9bQojIENPTkZJR19OVUxMX1RUWSBp
cyBub3Qgc2V0CiMgQ09ORklHX1RSQUNFX1NJTksgaXMgbm90IHNldApDT05GSUdfSFZDX0RSSVZF
Uj15CkNPTkZJR19IVkNfSVJRPXkKQ09ORklHX0hWQ19YRU49eQpDT05GSUdfSFZDX1hFTl9GUk9O
VEVORD15CiMgQ09ORklHX1NFUklBTF9ERVZfQlVTIGlzIG5vdCBzZXQKQ09ORklHX1BSSU5URVI9
bQojIENPTkZJR19MUF9DT05TT0xFIGlzIG5vdCBzZXQKQ09ORklHX1BQREVWPW0KQ09ORklHX1ZJ
UlRJT19DT05TT0xFPXkKQ09ORklHX0lQTUlfSEFORExFUj1tCkNPTkZJR19JUE1JX0RNSV9ERUNP
REU9eQpDT05GSUdfSVBNSV9QTEFUX0RBVEE9eQojIENPTkZJR19JUE1JX1BBTklDX0VWRU5UIGlz
IG5vdCBzZXQKQ09ORklHX0lQTUlfREVWSUNFX0lOVEVSRkFDRT1tCkNPTkZJR19JUE1JX1NJPW0K
Q09ORklHX0lQTUlfU1NJRj1tCkNPTkZJR19JUE1JX1dBVENIRE9HPW0KQ09ORklHX0lQTUlfUE9X
RVJPRkY9bQpDT05GSUdfSFdfUkFORE9NPXkKQ09ORklHX0hXX1JBTkRPTV9USU1FUklPTUVNPW0K
Q09ORklHX0hXX1JBTkRPTV9JTlRFTD1tCkNPTkZJR19IV19SQU5ET01fQU1EPW0KQ09ORklHX0hX
X1JBTkRPTV9WSUE9bQpDT05GSUdfSFdfUkFORE9NX1ZJUlRJTz15CiMgQ09ORklHX0FQUExJQ09N
IGlzIG5vdCBzZXQKIyBDT05GSUdfTVdBVkUgaXMgbm90IHNldApDT05GSUdfREVWTUVNPXkKIyBD
T05GSUdfREVWS01FTSBpcyBub3Qgc2V0CkNPTkZJR19OVlJBTT15CkNPTkZJR19SQVdfRFJJVkVS
PXkKQ09ORklHX01BWF9SQVdfREVWUz04MTkyCkNPTkZJR19ERVZQT1JUPXkKQ09ORklHX0hQRVQ9
eQpDT05GSUdfSFBFVF9NTUFQPXkKIyBDT05GSUdfSFBFVF9NTUFQX0RFRkFVTFQgaXMgbm90IHNl
dApDT05GSUdfSEFOR0NIRUNLX1RJTUVSPW0KQ09ORklHX1VWX01NVElNRVI9bQpDT05GSUdfVENH
X1RQTT15CkNPTkZJR19IV19SQU5ET01fVFBNPXkKQ09ORklHX1RDR19USVNfQ09SRT15CkNPTkZJ
R19UQ0dfVElTPXkKIyBDT05GSUdfVENHX1RJU19TUEkgaXMgbm90IHNldApDT05GSUdfVENHX1RJ
U19JMkNfQVRNRUw9bQpDT05GSUdfVENHX1RJU19JMkNfSU5GSU5FT049bQpDT05GSUdfVENHX1RJ
U19JMkNfTlVWT1RPTj1tCkNPTkZJR19UQ0dfTlNDPW0KQ09ORklHX1RDR19BVE1FTD1tCkNPTkZJ
R19UQ0dfSU5GSU5FT049bQojIENPTkZJR19UQ0dfWEVOIGlzIG5vdCBzZXQKQ09ORklHX1RDR19D
UkI9eQojIENPTkZJR19UQ0dfVlRQTV9QUk9YWSBpcyBub3Qgc2V0CkNPTkZJR19UQ0dfVElTX1NU
MzNaUDI0PW0KQ09ORklHX1RDR19USVNfU1QzM1pQMjRfSTJDPW0KIyBDT05GSUdfVENHX1RJU19T
VDMzWlAyNF9TUEkgaXMgbm90IHNldApDT05GSUdfVEVMQ0xPQ0s9bQojIENPTkZJR19YSUxMWUJV
UyBpcyBub3Qgc2V0CiMgZW5kIG9mIENoYXJhY3RlciBkZXZpY2VzCgojIENPTkZJR19SQU5ET01f
VFJVU1RfQ1BVIGlzIG5vdCBzZXQKIyBDT05GSUdfUkFORE9NX1RSVVNUX0JPT1RMT0FERVIgaXMg
bm90IHNldAoKIwojIEkyQyBzdXBwb3J0CiMKQ09ORklHX0kyQz15CkNPTkZJR19BQ1BJX0kyQ19P
UFJFR0lPTj15CkNPTkZJR19JMkNfQk9BUkRJTkZPPXkKQ09ORklHX0kyQ19DT01QQVQ9eQpDT05G
SUdfSTJDX0NIQVJERVY9bQpDT05GSUdfSTJDX01VWD1tCgojCiMgTXVsdGlwbGV4ZXIgSTJDIENo
aXAgc3VwcG9ydAojCiMgQ09ORklHX0kyQ19NVVhfR1BJTyBpcyBub3Qgc2V0CiMgQ09ORklHX0ky
Q19NVVhfTFRDNDMwNiBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19NVVhfUENBOTU0MSBpcyBub3Qg
c2V0CiMgQ09ORklHX0kyQ19NVVhfUENBOTU0eCBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19NVVhf
UkVHIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX01VWF9NTFhDUExEIGlzIG5vdCBzZXQKIyBlbmQg
b2YgTXVsdGlwbGV4ZXIgSTJDIENoaXAgc3VwcG9ydAoKQ09ORklHX0kyQ19IRUxQRVJfQVVUTz15
CkNPTkZJR19JMkNfU01CVVM9eQpDT05GSUdfSTJDX0FMR09CSVQ9eQpDT05GSUdfSTJDX0FMR09Q
Q0E9bQoKIwojIEkyQyBIYXJkd2FyZSBCdXMgc3VwcG9ydAojCgojCiMgUEMgU01CdXMgaG9zdCBj
b250cm9sbGVyIGRyaXZlcnMKIwojIENPTkZJR19JMkNfQUxJMTUzNSBpcyBub3Qgc2V0CiMgQ09O
RklHX0kyQ19BTEkxNTYzIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0FMSTE1WDMgaXMgbm90IHNl
dApDT05GSUdfSTJDX0FNRDc1Nj1tCkNPTkZJR19JMkNfQU1ENzU2X1M0ODgyPW0KQ09ORklHX0ky
Q19BTUQ4MTExPW0KIyBDT05GSUdfSTJDX0FNRF9NUDIgaXMgbm90IHNldApDT05GSUdfSTJDX0k4
MDE9eQpDT05GSUdfSTJDX0lTQ0g9bQpDT05GSUdfSTJDX0lTTVQ9bQpDT05GSUdfSTJDX1BJSVg0
PW0KQ09ORklHX0kyQ19ORk9SQ0UyPW0KQ09ORklHX0kyQ19ORk9SQ0UyX1M0OTg1PW0KIyBDT05G
SUdfSTJDX05WSURJQV9HUFUgaXMgbm90IHNldAojIENPTkZJR19JMkNfU0lTNTU5NSBpcyBub3Qg
c2V0CiMgQ09ORklHX0kyQ19TSVM2MzAgaXMgbm90IHNldApDT05GSUdfSTJDX1NJUzk2WD1tCkNP
TkZJR19JMkNfVklBPW0KQ09ORklHX0kyQ19WSUFQUk89bQoKIwojIEFDUEkgZHJpdmVycwojCkNP
TkZJR19JMkNfU0NNST1tCgojCiMgSTJDIHN5c3RlbSBidXMgZHJpdmVycyAobW9zdGx5IGVtYmVk
ZGVkIC8gc3lzdGVtLW9uLWNoaXApCiMKIyBDT05GSUdfSTJDX0NCVVNfR1BJTyBpcyBub3Qgc2V0
CkNPTkZJR19JMkNfREVTSUdOV0FSRV9DT1JFPW0KQ09ORklHX0kyQ19ERVNJR05XQVJFX1BMQVRG
T1JNPW0KIyBDT05GSUdfSTJDX0RFU0lHTldBUkVfU0xBVkUgaXMgbm90IHNldAojIENPTkZJR19J
MkNfREVTSUdOV0FSRV9QQ0kgaXMgbm90IHNldAojIENPTkZJR19JMkNfREVTSUdOV0FSRV9CQVlU
UkFJTCBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19FTUVWMiBpcyBub3Qgc2V0CiMgQ09ORklHX0ky
Q19HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX09DT1JFUyBpcyBub3Qgc2V0CkNPTkZJR19J
MkNfUENBX1BMQVRGT1JNPW0KQ09ORklHX0kyQ19TSU1URUM9bQojIENPTkZJR19JMkNfWElMSU5Y
IGlzIG5vdCBzZXQKCiMKIyBFeHRlcm5hbCBJMkMvU01CdXMgYWRhcHRlciBkcml2ZXJzCiMKQ09O
RklHX0kyQ19ESU9MQU5fVTJDPW0KQ09ORklHX0kyQ19QQVJQT1JUPW0KIyBDT05GSUdfSTJDX1JP
Qk9URlVaWl9PU0lGIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1RBT1NfRVZNIGlzIG5vdCBzZXQK
Q09ORklHX0kyQ19USU5ZX1VTQj1tCkNPTkZJR19JMkNfVklQRVJCT0FSRD1tCgojCiMgT3RoZXIg
STJDL1NNQnVzIGJ1cyBkcml2ZXJzCiMKIyBDT05GSUdfSTJDX01MWENQTEQgaXMgbm90IHNldAoj
IGVuZCBvZiBJMkMgSGFyZHdhcmUgQnVzIHN1cHBvcnQKCkNPTkZJR19JMkNfU1RVQj1tCiMgQ09O
RklHX0kyQ19TTEFWRSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19ERUJVR19DT1JFIGlzIG5vdCBz
ZXQKIyBDT05GSUdfSTJDX0RFQlVHX0FMR08gaXMgbm90IHNldAojIENPTkZJR19JMkNfREVCVUdf
QlVTIGlzIG5vdCBzZXQKIyBlbmQgb2YgSTJDIHN1cHBvcnQKCiMgQ09ORklHX0kzQyBpcyBub3Qg
c2V0CkNPTkZJR19TUEk9eQojIENPTkZJR19TUElfREVCVUcgaXMgbm90IHNldApDT05GSUdfU1BJ
X01BU1RFUj15CiMgQ09ORklHX1NQSV9NRU0gaXMgbm90IHNldAoKIwojIFNQSSBNYXN0ZXIgQ29u
dHJvbGxlciBEcml2ZXJzCiMKIyBDT05GSUdfU1BJX0FMVEVSQSBpcyBub3Qgc2V0CiMgQ09ORklH
X1NQSV9BWElfU1BJX0VOR0lORSBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9CSVRCQU5HIGlzIG5v
dCBzZXQKIyBDT05GSUdfU1BJX0JVVFRFUkZMWSBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9DQURF
TkNFIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX0RFU0lHTldBUkUgaXMgbm90IHNldAojIENPTkZJ
R19TUElfTlhQX0ZMRVhTUEkgaXMgbm90IHNldAojIENPTkZJR19TUElfR1BJTyBpcyBub3Qgc2V0
CiMgQ09ORklHX1NQSV9MTTcwX0xMUCBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9PQ19USU5ZIGlz
IG5vdCBzZXQKQ09ORklHX1NQSV9QWEEyWFg9bQpDT05GSUdfU1BJX1BYQTJYWF9QQ0k9bQojIENP
TkZJR19TUElfUk9DS0NISVAgaXMgbm90IHNldAojIENPTkZJR19TUElfU0MxOElTNjAyIGlzIG5v
dCBzZXQKIyBDT05GSUdfU1BJX1NJRklWRSBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9NWElDIGlz
IG5vdCBzZXQKIyBDT05GSUdfU1BJX1hDT01NIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX1hJTElO
WCBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9aWU5RTVBfR1FTUEkgaXMgbm90IHNldAojIENPTkZJ
R19TUElfQU1EIGlzIG5vdCBzZXQKCiMKIyBTUEkgTXVsdGlwbGV4ZXIgc3VwcG9ydAojCiMgQ09O
RklHX1NQSV9NVVggaXMgbm90IHNldAoKIwojIFNQSSBQcm90b2NvbCBNYXN0ZXJzCiMKIyBDT05G
SUdfU1BJX1NQSURFViBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9MT09QQkFDS19URVNUIGlzIG5v
dCBzZXQKIyBDT05GSUdfU1BJX1RMRTYyWDAgaXMgbm90IHNldAojIENPTkZJR19TUElfU0xBVkUg
aXMgbm90IHNldAojIENPTkZJR19TUE1JIGlzIG5vdCBzZXQKIyBDT05GSUdfSFNJIGlzIG5vdCBz
ZXQKQ09ORklHX1BQUz15CiMgQ09ORklHX1BQU19ERUJVRyBpcyBub3Qgc2V0CgojCiMgUFBTIGNs
aWVudHMgc3VwcG9ydAojCiMgQ09ORklHX1BQU19DTElFTlRfS1RJTUVSIGlzIG5vdCBzZXQKQ09O
RklHX1BQU19DTElFTlRfTERJU0M9bQpDT05GSUdfUFBTX0NMSUVOVF9QQVJQT1JUPW0KQ09ORklH
X1BQU19DTElFTlRfR1BJTz1tCgojCiMgUFBTIGdlbmVyYXRvcnMgc3VwcG9ydAojCgojCiMgUFRQ
IGNsb2NrIHN1cHBvcnQKIwpDT05GSUdfUFRQXzE1ODhfQ0xPQ0s9eQpDT05GSUdfRFA4MzY0MF9Q
SFk9bQojIENPTkZJR19QVFBfMTU4OF9DTE9DS19JTkVTIGlzIG5vdCBzZXQKQ09ORklHX1BUUF8x
NTg4X0NMT0NLX0tWTT1tCiMgQ09ORklHX1BUUF8xNTg4X0NMT0NLX0lEVDgyUDMzIGlzIG5vdCBz
ZXQKIyBDT05GSUdfUFRQXzE1ODhfQ0xPQ0tfSURUQ00gaXMgbm90IHNldAojIENPTkZJR19QVFBf
MTU4OF9DTE9DS19WTVcgaXMgbm90IHNldAojIGVuZCBvZiBQVFAgY2xvY2sgc3VwcG9ydAoKQ09O
RklHX1BJTkNUUkw9eQpDT05GSUdfUElOTVVYPXkKQ09ORklHX1BJTkNPTkY9eQpDT05GSUdfR0VO
RVJJQ19QSU5DT05GPXkKIyBDT05GSUdfREVCVUdfUElOQ1RSTCBpcyBub3Qgc2V0CkNPTkZJR19Q
SU5DVFJMX0FNRD1tCiMgQ09ORklHX1BJTkNUUkxfTUNQMjNTMDggaXMgbm90IHNldAojIENPTkZJ
R19QSU5DVFJMX1NYMTUwWCBpcyBub3Qgc2V0CkNPTkZJR19QSU5DVFJMX0JBWVRSQUlMPXkKIyBD
T05GSUdfUElOQ1RSTF9DSEVSUllWSUVXIGlzIG5vdCBzZXQKIyBDT05GSUdfUElOQ1RSTF9MWU5Y
UE9JTlQgaXMgbm90IHNldApDT05GSUdfUElOQ1RSTF9JTlRFTD1tCiMgQ09ORklHX1BJTkNUUkxf
QlJPWFRPTiBpcyBub3Qgc2V0CkNPTkZJR19QSU5DVFJMX0NBTk5PTkxBS0U9bQojIENPTkZJR19Q
SU5DVFJMX0NFREFSRk9SSyBpcyBub3Qgc2V0CkNPTkZJR19QSU5DVFJMX0RFTlZFUlRPTj1tCkNP
TkZJR19QSU5DVFJMX0dFTUlOSUxBS0U9bQojIENPTkZJR19QSU5DVFJMX0lDRUxBS0UgaXMgbm90
IHNldApDT05GSUdfUElOQ1RSTF9MRVdJU0JVUkc9bQpDT05GSUdfUElOQ1RSTF9TVU5SSVNFUE9J
TlQ9bQojIENPTkZJR19QSU5DVFJMX1RJR0VSTEFLRSBpcyBub3Qgc2V0CkNPTkZJR19HUElPTElC
PXkKQ09ORklHX0dQSU9MSUJfRkFTVFBBVEhfTElNSVQ9NTEyCkNPTkZJR19HUElPX0FDUEk9eQpD
T05GSUdfR1BJT0xJQl9JUlFDSElQPXkKIyBDT05GSUdfREVCVUdfR1BJTyBpcyBub3Qgc2V0CkNP
TkZJR19HUElPX1NZU0ZTPXkKQ09ORklHX0dQSU9fR0VORVJJQz1tCgojCiMgTWVtb3J5IG1hcHBl
ZCBHUElPIGRyaXZlcnMKIwpDT05GSUdfR1BJT19BTURQVD1tCiMgQ09ORklHX0dQSU9fRFdBUEIg
aXMgbm90IHNldAojIENPTkZJR19HUElPX0VYQVIgaXMgbm90IHNldAojIENPTkZJR19HUElPX0dF
TkVSSUNfUExBVEZPUk0gaXMgbm90IHNldApDT05GSUdfR1BJT19JQ0g9bQojIENPTkZJR19HUElP
X01CODZTN1ggaXMgbm90IHNldAojIENPTkZJR19HUElPX1ZYODU1IGlzIG5vdCBzZXQKIyBDT05G
SUdfR1BJT19YSUxJTlggaXMgbm90IHNldAojIENPTkZJR19HUElPX0FNRF9GQ0ggaXMgbm90IHNl
dAojIGVuZCBvZiBNZW1vcnkgbWFwcGVkIEdQSU8gZHJpdmVycwoKIwojIFBvcnQtbWFwcGVkIEkv
TyBHUElPIGRyaXZlcnMKIwojIENPTkZJR19HUElPX0Y3MTg4WCBpcyBub3Qgc2V0CiMgQ09ORklH
X0dQSU9fSVQ4NyBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fU0NIIGlzIG5vdCBzZXQKIyBDT05G
SUdfR1BJT19TQ0gzMTFYIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19XSU5CT05EIGlzIG5vdCBz
ZXQKIyBDT05GSUdfR1BJT19XUzE2QzQ4IGlzIG5vdCBzZXQKIyBlbmQgb2YgUG9ydC1tYXBwZWQg
SS9PIEdQSU8gZHJpdmVycwoKIwojIEkyQyBHUElPIGV4cGFuZGVycwojCiMgQ09ORklHX0dQSU9f
QURQNTU4OCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fTUFYNzMwMCBpcyBub3Qgc2V0CiMgQ09O
RklHX0dQSU9fTUFYNzMyWCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fUENBOTUzWCBpcyBub3Qg
c2V0CiMgQ09ORklHX0dQSU9fUENGODU3WCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fVFBJQzI4
MTAgaXMgbm90IHNldAojIGVuZCBvZiBJMkMgR1BJTyBleHBhbmRlcnMKCiMKIyBNRkQgR1BJTyBl
eHBhbmRlcnMKIwojIGVuZCBvZiBNRkQgR1BJTyBleHBhbmRlcnMKCiMKIyBQQ0kgR1BJTyBleHBh
bmRlcnMKIwojIENPTkZJR19HUElPX0FNRDgxMTEgaXMgbm90IHNldAojIENPTkZJR19HUElPX01M
X0lPSCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fUENJX0lESU9fMTYgaXMgbm90IHNldAojIENP
TkZJR19HUElPX1BDSUVfSURJT18yNCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fUkRDMzIxWCBp
cyBub3Qgc2V0CiMgZW5kIG9mIFBDSSBHUElPIGV4cGFuZGVycwoKIwojIFNQSSBHUElPIGV4cGFu
ZGVycwojCiMgQ09ORklHX0dQSU9fTUFYMzE5MVggaXMgbm90IHNldAojIENPTkZJR19HUElPX01B
WDczMDEgaXMgbm90IHNldAojIENPTkZJR19HUElPX01DMzM4ODAgaXMgbm90IHNldAojIENPTkZJ
R19HUElPX1BJU09TUiBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fWFJBMTQwMyBpcyBub3Qgc2V0
CiMgZW5kIG9mIFNQSSBHUElPIGV4cGFuZGVycwoKIwojIFVTQiBHUElPIGV4cGFuZGVycwojCkNP
TkZJR19HUElPX1ZJUEVSQk9BUkQ9bQojIGVuZCBvZiBVU0IgR1BJTyBleHBhbmRlcnMKCiMgQ09O
RklHX0dQSU9fTU9DS1VQIGlzIG5vdCBzZXQKIyBDT05GSUdfVzEgaXMgbm90IHNldAojIENPTkZJ
R19QT1dFUl9BVlMgaXMgbm90IHNldApDT05GSUdfUE9XRVJfUkVTRVQ9eQojIENPTkZJR19QT1dF
Ul9SRVNFVF9SRVNUQVJUIGlzIG5vdCBzZXQKQ09ORklHX1BPV0VSX1NVUFBMWT15CiMgQ09ORklH
X1BPV0VSX1NVUFBMWV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19QT1dFUl9TVVBQTFlfSFdNT049
eQojIENPTkZJR19QREFfUE9XRVIgaXMgbm90IHNldAojIENPTkZJR19HRU5FUklDX0FEQ19CQVRU
RVJZIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9QT1dFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0NI
QVJHRVJfQURQNTA2MSBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllfRFMyNzgwIGlzIG5vdCBz
ZXQKIyBDT05GSUdfQkFUVEVSWV9EUzI3ODEgaXMgbm90IHNldAojIENPTkZJR19CQVRURVJZX0RT
Mjc4MiBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllfU0JTIGlzIG5vdCBzZXQKIyBDT05GSUdf
Q0hBUkdFUl9TQlMgaXMgbm90IHNldAojIENPTkZJR19NQU5BR0VSX1NCUyBpcyBub3Qgc2V0CiMg
Q09ORklHX0JBVFRFUllfQlEyN1hYWCBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllfTUFYMTcw
NDAgaXMgbm90IHNldAojIENPTkZJR19CQVRURVJZX01BWDE3MDQyIGlzIG5vdCBzZXQKIyBDT05G
SUdfQ0hBUkdFUl9NQVg4OTAzIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0hBUkdFUl9MUDg3MjcgaXMg
bm90IHNldAojIENPTkZJR19DSEFSR0VSX0dQSU8gaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VS
X0xUMzY1MSBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfQlEyNDE1WCBpcyBub3Qgc2V0CiMg
Q09ORklHX0NIQVJHRVJfQlEyNDI1NyBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfQlEyNDcz
NSBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfQlEyNTg5MCBpcyBub3Qgc2V0CkNPTkZJR19D
SEFSR0VSX1NNQjM0Nz1tCiMgQ09ORklHX0JBVFRFUllfR0FVR0VfTFRDMjk0MSBpcyBub3Qgc2V0
CiMgQ09ORklHX0NIQVJHRVJfUlQ5NDU1IGlzIG5vdCBzZXQKQ09ORklHX0hXTU9OPXkKQ09ORklH
X0hXTU9OX1ZJRD1tCiMgQ09ORklHX0hXTU9OX0RFQlVHX0NISVAgaXMgbm90IHNldAoKIwojIE5h
dGl2ZSBkcml2ZXJzCiMKQ09ORklHX1NFTlNPUlNfQUJJVFVHVVJVPW0KQ09ORklHX1NFTlNPUlNf
QUJJVFVHVVJVMz1tCiMgQ09ORklHX1NFTlNPUlNfQUQ3MzE0IGlzIG5vdCBzZXQKQ09ORklHX1NF
TlNPUlNfQUQ3NDE0PW0KQ09ORklHX1NFTlNPUlNfQUQ3NDE4PW0KQ09ORklHX1NFTlNPUlNfQURN
MTAyMT1tCkNPTkZJR19TRU5TT1JTX0FETTEwMjU9bQpDT05GSUdfU0VOU09SU19BRE0xMDI2PW0K
Q09ORklHX1NFTlNPUlNfQURNMTAyOT1tCkNPTkZJR19TRU5TT1JTX0FETTEwMzE9bQojIENPTkZJ
R19TRU5TT1JTX0FETTExNzcgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19BRE05MjQwPW0KQ09O
RklHX1NFTlNPUlNfQURUN1gxMD1tCiMgQ09ORklHX1NFTlNPUlNfQURUNzMxMCBpcyBub3Qgc2V0
CkNPTkZJR19TRU5TT1JTX0FEVDc0MTA9bQpDT05GSUdfU0VOU09SU19BRFQ3NDExPW0KQ09ORklH
X1NFTlNPUlNfQURUNzQ2Mj1tCkNPTkZJR19TRU5TT1JTX0FEVDc0NzA9bQpDT05GSUdfU0VOU09S
U19BRFQ3NDc1PW0KIyBDT05GSUdfU0VOU09SU19BUzM3MCBpcyBub3Qgc2V0CkNPTkZJR19TRU5T
T1JTX0FTQzc2MjE9bQojIENPTkZJR19TRU5TT1JTX0FYSV9GQU5fQ09OVFJPTCBpcyBub3Qgc2V0
CkNPTkZJR19TRU5TT1JTX0s4VEVNUD1tCkNPTkZJR19TRU5TT1JTX0sxMFRFTVA9bQpDT05GSUdf
U0VOU09SU19GQU0xNUhfUE9XRVI9bQojIENPTkZJR19TRU5TT1JTX0FNRF9FTkVSR1kgaXMgbm90
IHNldApDT05GSUdfU0VOU09SU19BUFBMRVNNQz1tCkNPTkZJR19TRU5TT1JTX0FTQjEwMD1tCiMg
Q09ORklHX1NFTlNPUlNfQVNQRUVEIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQVRYUDE9bQoj
IENPTkZJR19TRU5TT1JTX0RSSVZFVEVNUCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0RTNjIw
PW0KQ09ORklHX1NFTlNPUlNfRFMxNjIxPW0KQ09ORklHX1NFTlNPUlNfREVMTF9TTU09bQpDT05G
SUdfU0VOU09SU19JNUtfQU1CPW0KQ09ORklHX1NFTlNPUlNfRjcxODA1Rj1tCkNPTkZJR19TRU5T
T1JTX0Y3MTg4MkZHPW0KQ09ORklHX1NFTlNPUlNfRjc1Mzc1Uz1tCkNPTkZJR19TRU5TT1JTX0ZT
Q0hNRD1tCiMgQ09ORklHX1NFTlNPUlNfRlRTVEVVVEFURVMgaXMgbm90IHNldApDT05GSUdfU0VO
U09SU19HTDUxOFNNPW0KQ09ORklHX1NFTlNPUlNfR0w1MjBTTT1tCkNPTkZJR19TRU5TT1JTX0c3
NjBBPW0KIyBDT05GSUdfU0VOU09SU19HNzYyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19I
SUg2MTMwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfSUJNQUVNPW0KQ09ORklHX1NFTlNPUlNf
SUJNUEVYPW0KIyBDT05GSUdfU0VOU09SU19JSU9fSFdNT04gaXMgbm90IHNldAojIENPTkZJR19T
RU5TT1JTX0k1NTAwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQ09SRVRFTVA9bQpDT05GSUdf
U0VOU09SU19JVDg3PW0KQ09ORklHX1NFTlNPUlNfSkM0Mj1tCiMgQ09ORklHX1NFTlNPUlNfUE9X
UjEyMjAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19MSU5FQUdFPW0KIyBDT05GSUdfU0VOU09S
U19MVEMyOTQ1IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MVEMyOTQ3X0kyQyBpcyBub3Qg
c2V0CiMgQ09ORklHX1NFTlNPUlNfTFRDMjk0N19TUEkgaXMgbm90IHNldAojIENPTkZJR19TRU5T
T1JTX0xUQzI5OTAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19MVEM0MTUxPW0KQ09ORklHX1NF
TlNPUlNfTFRDNDIxNT1tCiMgQ09ORklHX1NFTlNPUlNfTFRDNDIyMiBpcyBub3Qgc2V0CkNPTkZJ
R19TRU5TT1JTX0xUQzQyNDU9bQojIENPTkZJR19TRU5TT1JTX0xUQzQyNjAgaXMgbm90IHNldApD
T05GSUdfU0VOU09SU19MVEM0MjYxPW0KIyBDT05GSUdfU0VOU09SU19NQVgxMTExIGlzIG5vdCBz
ZXQKQ09ORklHX1NFTlNPUlNfTUFYMTYwNjU9bQpDT05GSUdfU0VOU09SU19NQVgxNjE5PW0KQ09O
RklHX1NFTlNPUlNfTUFYMTY2OD1tCkNPTkZJR19TRU5TT1JTX01BWDE5Nz1tCiMgQ09ORklHX1NF
TlNPUlNfTUFYMzE3MjIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX01BWDMxNzMwIGlzIG5v
dCBzZXQKIyBDT05GSUdfU0VOU09SU19NQVg2NjIxIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNf
TUFYNjYzOT1tCkNPTkZJR19TRU5TT1JTX01BWDY2NDI9bQpDT05GSUdfU0VOU09SU19NQVg2NjUw
PW0KQ09ORklHX1NFTlNPUlNfTUFYNjY5Nz1tCiMgQ09ORklHX1NFTlNPUlNfTUFYMzE3OTAgaXMg
bm90IHNldApDT05GSUdfU0VOU09SU19NQ1AzMDIxPW0KIyBDT05GSUdfU0VOU09SU19UQzY1NCBp
cyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQURDWFggaXMgbm90IHNldApDT05GSUdfU0VOU09S
U19MTTYzPW0KIyBDT05GSUdfU0VOU09SU19MTTcwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNf
TE03Mz1tCkNPTkZJR19TRU5TT1JTX0xNNzU9bQpDT05GSUdfU0VOU09SU19MTTc3PW0KQ09ORklH
X1NFTlNPUlNfTE03OD1tCkNPTkZJR19TRU5TT1JTX0xNODA9bQpDT05GSUdfU0VOU09SU19MTTgz
PW0KQ09ORklHX1NFTlNPUlNfTE04NT1tCkNPTkZJR19TRU5TT1JTX0xNODc9bQpDT05GSUdfU0VO
U09SU19MTTkwPW0KQ09ORklHX1NFTlNPUlNfTE05Mj1tCkNPTkZJR19TRU5TT1JTX0xNOTM9bQpD
T05GSUdfU0VOU09SU19MTTk1MjM0PW0KQ09ORklHX1NFTlNPUlNfTE05NTI0MT1tCkNPTkZJR19T
RU5TT1JTX0xNOTUyNDU9bQpDT05GSUdfU0VOU09SU19QQzg3MzYwPW0KQ09ORklHX1NFTlNPUlNf
UEM4NzQyNz1tCkNPTkZJR19TRU5TT1JTX05UQ19USEVSTUlTVE9SPW0KIyBDT05GSUdfU0VOU09S
U19OQ1Q2NjgzIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTkNUNjc3NT1tCiMgQ09ORklHX1NF
TlNPUlNfTkNUNzgwMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfTkNUNzkwNCBpcyBub3Qg
c2V0CiMgQ09ORklHX1NFTlNPUlNfTlBDTTdYWCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX1BD
Rjg1OTE9bQpDT05GSUdfUE1CVVM9bQpDT05GSUdfU0VOU09SU19QTUJVUz1tCkNPTkZJR19TRU5T
T1JTX0FETTEyNzU9bQojIENPTkZJR19TRU5TT1JTX0JFTF9QRkUgaXMgbm90IHNldAojIENPTkZJ
R19TRU5TT1JTX0lCTV9DRkZQUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSU5TUFVSX0lQ
U1BTIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19JUjM1MjIxIGlzIG5vdCBzZXQKIyBDT05G
SUdfU0VOU09SU19JUjM4MDY0IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19JUlBTNTQwMSBp
cyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSVNMNjgxMzcgaXMgbm90IHNldApDT05GSUdfU0VO
U09SU19MTTI1MDY2PW0KQ09ORklHX1NFTlNPUlNfTFRDMjk3OD1tCiMgQ09ORklHX1NFTlNPUlNf
TFRDMzgxNSBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDE2MDY0PW0KIyBDT05GSUdfU0VO
U09SU19NQVgxNjYwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfTUFYMjA3MzAgaXMgbm90
IHNldAojIENPTkZJR19TRU5TT1JTX01BWDIwNzUxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09S
U19NQVgzMTc4NSBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDM0NDQwPW0KQ09ORklHX1NF
TlNPUlNfTUFYODY4OD1tCiMgQ09ORklHX1NFTlNPUlNfUFhFMTYxMCBpcyBub3Qgc2V0CiMgQ09O
RklHX1NFTlNPUlNfVFBTNDA0MjIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1RQUzUzNjc5
IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfVUNEOTAwMD1tCkNPTkZJR19TRU5TT1JTX1VDRDky
MDA9bQojIENPTkZJR19TRU5TT1JTX1hEUEUxMjIgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19a
TDYxMDA9bQpDT05GSUdfU0VOU09SU19TSFQxNT1tCkNPTkZJR19TRU5TT1JTX1NIVDIxPW0KIyBD
T05GSUdfU0VOU09SU19TSFQzeCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfU0hUQzEgaXMg
bm90IHNldApDT05GSUdfU0VOU09SU19TSVM1NTk1PW0KQ09ORklHX1NFTlNPUlNfRE1FMTczNz1t
CkNPTkZJR19TRU5TT1JTX0VNQzE0MDM9bQojIENPTkZJR19TRU5TT1JTX0VNQzIxMDMgaXMgbm90
IHNldApDT05GSUdfU0VOU09SU19FTUM2VzIwMT1tCkNPTkZJR19TRU5TT1JTX1NNU0M0N00xPW0K
Q09ORklHX1NFTlNPUlNfU01TQzQ3TTE5Mj1tCkNPTkZJR19TRU5TT1JTX1NNU0M0N0IzOTc9bQpD
T05GSUdfU0VOU09SU19TQ0g1NlhYX0NPTU1PTj1tCkNPTkZJR19TRU5TT1JTX1NDSDU2Mjc9bQpD
T05GSUdfU0VOU09SU19TQ0g1NjM2PW0KIyBDT05GSUdfU0VOU09SU19TVFRTNzUxIGlzIG5vdCBz
ZXQKIyBDT05GSUdfU0VOU09SU19TTU02NjUgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0FE
QzEyOEQ4MTggaXMgbm90IHNldApDT05GSUdfU0VOU09SU19BRFM3ODI4PW0KIyBDT05GSUdfU0VO
U09SU19BRFM3ODcxIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQU1DNjgyMT1tCkNPTkZJR19T
RU5TT1JTX0lOQTIwOT1tCkNPTkZJR19TRU5TT1JTX0lOQTJYWD1tCiMgQ09ORklHX1NFTlNPUlNf
SU5BMzIyMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVEM3NCBpcyBub3Qgc2V0CkNPTkZJ
R19TRU5TT1JTX1RITUM1MD1tCkNPTkZJR19TRU5TT1JTX1RNUDEwMj1tCiMgQ09ORklHX1NFTlNP
UlNfVE1QMTAzIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19UTVAxMDggaXMgbm90IHNldApD
T05GSUdfU0VOU09SU19UTVA0MDE9bQpDT05GSUdfU0VOU09SU19UTVA0MjE9bQojIENPTkZJR19T
RU5TT1JTX1RNUDUxMyBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX1ZJQV9DUFVURU1QPW0KQ09O
RklHX1NFTlNPUlNfVklBNjg2QT1tCkNPTkZJR19TRU5TT1JTX1ZUMTIxMT1tCkNPTkZJR19TRU5T
T1JTX1ZUODIzMT1tCiMgQ09ORklHX1NFTlNPUlNfVzgzNzczRyBpcyBub3Qgc2V0CkNPTkZJR19T
RU5TT1JTX1c4Mzc4MUQ9bQpDT05GSUdfU0VOU09SU19XODM3OTFEPW0KQ09ORklHX1NFTlNPUlNf
VzgzNzkyRD1tCkNPTkZJR19TRU5TT1JTX1c4Mzc5Mz1tCkNPTkZJR19TRU5TT1JTX1c4Mzc5NT1t
CiMgQ09ORklHX1NFTlNPUlNfVzgzNzk1X0ZBTkNUUkwgaXMgbm90IHNldApDT05GSUdfU0VOU09S
U19XODNMNzg1VFM9bQpDT05GSUdfU0VOU09SU19XODNMNzg2Tkc9bQpDT05GSUdfU0VOU09SU19X
ODM2MjdIRj1tCkNPTkZJR19TRU5TT1JTX1c4MzYyN0VIRj1tCiMgQ09ORklHX1NFTlNPUlNfWEdF
TkUgaXMgbm90IHNldAoKIwojIEFDUEkgZHJpdmVycwojCkNPTkZJR19TRU5TT1JTX0FDUElfUE9X
RVI9bQpDT05GSUdfU0VOU09SU19BVEswMTEwPW0KQ09ORklHX1RIRVJNQUw9eQojIENPTkZJR19U
SEVSTUFMX1NUQVRJU1RJQ1MgaXMgbm90IHNldApDT05GSUdfVEhFUk1BTF9FTUVSR0VOQ1lfUE9X
RVJPRkZfREVMQVlfTVM9MApDT05GSUdfVEhFUk1BTF9IV01PTj15CkNPTkZJR19USEVSTUFMX1dS
SVRBQkxFX1RSSVBTPXkKQ09ORklHX1RIRVJNQUxfREVGQVVMVF9HT1ZfU1RFUF9XSVNFPXkKIyBD
T05GSUdfVEhFUk1BTF9ERUZBVUxUX0dPVl9GQUlSX1NIQVJFIGlzIG5vdCBzZXQKIyBDT05GSUdf
VEhFUk1BTF9ERUZBVUxUX0dPVl9VU0VSX1NQQUNFIGlzIG5vdCBzZXQKQ09ORklHX1RIRVJNQUxf
R09WX0ZBSVJfU0hBUkU9eQpDT05GSUdfVEhFUk1BTF9HT1ZfU1RFUF9XSVNFPXkKQ09ORklHX1RI
RVJNQUxfR09WX0JBTkdfQkFORz15CkNPTkZJR19USEVSTUFMX0dPVl9VU0VSX1NQQUNFPXkKIyBD
T05GSUdfQ0xPQ0tfVEhFUk1BTCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFVkZSRVFfVEhFUk1BTCBp
cyBub3Qgc2V0CiMgQ09ORklHX1RIRVJNQUxfRU1VTEFUSU9OIGlzIG5vdCBzZXQKCiMKIyBJbnRl
bCB0aGVybWFsIGRyaXZlcnMKIwpDT05GSUdfSU5URUxfUE9XRVJDTEFNUD1tCkNPTkZJR19YODZf
UEtHX1RFTVBfVEhFUk1BTD1tCkNPTkZJR19JTlRFTF9TT0NfRFRTX0lPU0ZfQ09SRT1tCiMgQ09O
RklHX0lOVEVMX1NPQ19EVFNfVEhFUk1BTCBpcyBub3Qgc2V0CgojCiMgQUNQSSBJTlQzNDBYIHRo
ZXJtYWwgZHJpdmVycwojCkNPTkZJR19JTlQzNDBYX1RIRVJNQUw9bQpDT05GSUdfQUNQSV9USEVS
TUFMX1JFTD1tCiMgQ09ORklHX0lOVDM0MDZfVEhFUk1BTCBpcyBub3Qgc2V0CkNPTkZJR19QUk9D
X1RIRVJNQUxfTU1JT19SQVBMPXkKIyBlbmQgb2YgQUNQSSBJTlQzNDBYIHRoZXJtYWwgZHJpdmVy
cwoKIyBDT05GSUdfSU5URUxfUENIX1RIRVJNQUwgaXMgbm90IHNldAojIGVuZCBvZiBJbnRlbCB0
aGVybWFsIGRyaXZlcnMKCiMgQ09ORklHX0dFTkVSSUNfQURDX1RIRVJNQUwgaXMgbm90IHNldApD
T05GSUdfV0FUQ0hET0c9eQpDT05GSUdfV0FUQ0hET0dfQ09SRT15CiMgQ09ORklHX1dBVENIRE9H
X05PV0FZT1VUIGlzIG5vdCBzZXQKQ09ORklHX1dBVENIRE9HX0hBTkRMRV9CT09UX0VOQUJMRUQ9
eQpDT05GSUdfV0FUQ0hET0dfT1BFTl9USU1FT1VUPTAKQ09ORklHX1dBVENIRE9HX1NZU0ZTPXkK
CiMKIyBXYXRjaGRvZyBQcmV0aW1lb3V0IEdvdmVybm9ycwojCiMgQ09ORklHX1dBVENIRE9HX1BS
RVRJTUVPVVRfR09WIGlzIG5vdCBzZXQKCiMKIyBXYXRjaGRvZyBEZXZpY2UgRHJpdmVycwojCkNP
TkZJR19TT0ZUX1dBVENIRE9HPW0KQ09ORklHX1dEQVRfV0RUPW0KIyBDT05GSUdfWElMSU5YX1dB
VENIRE9HIGlzIG5vdCBzZXQKIyBDT05GSUdfWklJUkFWRV9XQVRDSERPRyBpcyBub3Qgc2V0CiMg
Q09ORklHX0NBREVOQ0VfV0FUQ0hET0cgaXMgbm90IHNldAojIENPTkZJR19EV19XQVRDSERPRyBp
cyBub3Qgc2V0CiMgQ09ORklHX01BWDYzWFhfV0FUQ0hET0cgaXMgbm90IHNldAojIENPTkZJR19B
Q1FVSVJFX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX0FEVkFOVEVDSF9XRFQgaXMgbm90IHNldApD
T05GSUdfQUxJTTE1MzVfV0RUPW0KQ09ORklHX0FMSU03MTAxX1dEVD1tCiMgQ09ORklHX0VCQ19D
Mzg0X1dEVCBpcyBub3Qgc2V0CkNPTkZJR19GNzE4MDhFX1dEVD1tCkNPTkZJR19TUDUxMDBfVENP
PW0KQ09ORklHX1NCQ19GSVRQQzJfV0FUQ0hET0c9bQojIENPTkZJR19FVVJPVEVDSF9XRFQgaXMg
bm90IHNldApDT05GSUdfSUI3MDBfV0RUPW0KQ09ORklHX0lCTUFTUj1tCiMgQ09ORklHX1dBRkVS
X1dEVCBpcyBub3Qgc2V0CkNPTkZJR19JNjMwMEVTQl9XRFQ9eQpDT05GSUdfSUU2WFhfV0RUPW0K
Q09ORklHX0lUQ09fV0RUPXkKQ09ORklHX0lUQ09fVkVORE9SX1NVUFBPUlQ9eQpDT05GSUdfSVQ4
NzEyRl9XRFQ9bQpDT05GSUdfSVQ4N19XRFQ9bQpDT05GSUdfSFBfV0FUQ0hET0c9bQpDT05GSUdf
SFBXRFRfTk1JX0RFQ09ESU5HPXkKIyBDT05GSUdfU0MxMjAwX1dEVCBpcyBub3Qgc2V0CiMgQ09O
RklHX1BDODc0MTNfV0RUIGlzIG5vdCBzZXQKQ09ORklHX05WX1RDTz1tCiMgQ09ORklHXzYwWFhf
V0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVNV9XRFQgaXMgbm90IHNldApDT05GSUdfU01TQ19T
Q0gzMTFYX1dEVD1tCiMgQ09ORklHX1NNU0MzN0I3ODdfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdf
VFFNWDg2X1dEVCBpcyBub3Qgc2V0CkNPTkZJR19WSUFfV0RUPW0KQ09ORklHX1c4MzYyN0hGX1dE
VD1tCkNPTkZJR19XODM4NzdGX1dEVD1tCkNPTkZJR19XODM5NzdGX1dEVD1tCkNPTkZJR19NQUNI
Wl9XRFQ9bQojIENPTkZJR19TQkNfRVBYX0MzX1dBVENIRE9HIGlzIG5vdCBzZXQKQ09ORklHX0lO
VEVMX01FSV9XRFQ9bQojIENPTkZJR19OSTkwM1hfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfTklD
NzAxOF9XRFQgaXMgbm90IHNldAojIENPTkZJR19NRU5fQTIxX1dEVCBpcyBub3Qgc2V0CkNPTkZJ
R19YRU5fV0RUPW0KCiMKIyBQQ0ktYmFzZWQgV2F0Y2hkb2cgQ2FyZHMKIwpDT05GSUdfUENJUENX
QVRDSERPRz1tCkNPTkZJR19XRFRQQ0k9bQoKIwojIFVTQi1iYXNlZCBXYXRjaGRvZyBDYXJkcwoj
CkNPTkZJR19VU0JQQ1dBVENIRE9HPW0KQ09ORklHX1NTQl9QT1NTSUJMRT15CkNPTkZJR19TU0I9
bQpDT05GSUdfU1NCX1NQUk9NPXkKQ09ORklHX1NTQl9QQ0lIT1NUX1BPU1NJQkxFPXkKQ09ORklH
X1NTQl9QQ0lIT1NUPXkKQ09ORklHX1NTQl9TRElPSE9TVF9QT1NTSUJMRT15CkNPTkZJR19TU0Jf
U0RJT0hPU1Q9eQpDT05GSUdfU1NCX0RSSVZFUl9QQ0lDT1JFX1BPU1NJQkxFPXkKQ09ORklHX1NT
Ql9EUklWRVJfUENJQ09SRT15CkNPTkZJR19TU0JfRFJJVkVSX0dQSU89eQpDT05GSUdfQkNNQV9Q
T1NTSUJMRT15CkNPTkZJR19CQ01BPW0KQ09ORklHX0JDTUFfSE9TVF9QQ0lfUE9TU0lCTEU9eQpD
T05GSUdfQkNNQV9IT1NUX1BDST15CiMgQ09ORklHX0JDTUFfSE9TVF9TT0MgaXMgbm90IHNldApD
T05GSUdfQkNNQV9EUklWRVJfUENJPXkKQ09ORklHX0JDTUFfRFJJVkVSX0dNQUNfQ01OPXkKQ09O
RklHX0JDTUFfRFJJVkVSX0dQSU89eQojIENPTkZJR19CQ01BX0RFQlVHIGlzIG5vdCBzZXQKCiMK
IyBNdWx0aWZ1bmN0aW9uIGRldmljZSBkcml2ZXJzCiMKQ09ORklHX01GRF9DT1JFPXkKIyBDT05G
SUdfTUZEX0FTMzcxMSBpcyBub3Qgc2V0CiMgQ09ORklHX1BNSUNfQURQNTUyMCBpcyBub3Qgc2V0
CiMgQ09ORklHX01GRF9BQVQyODcwX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19NRkRfQkNNNTkw
WFggaXMgbm90IHNldAojIENPTkZJR19NRkRfQkQ5NTcxTVdWIGlzIG5vdCBzZXQKIyBDT05GSUdf
TUZEX0FYUDIwWF9JMkMgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFERVJBIGlzIG5vdCBzZXQK
IyBDT05GSUdfUE1JQ19EQTkwM1ggaXMgbm90IHNldAojIENPTkZJR19NRkRfREE5MDUyX1NQSSBp
cyBub3Qgc2V0CiMgQ09ORklHX01GRF9EQTkwNTJfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE
X0RBOTA1NSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9EQTkwNjIgaXMgbm90IHNldAojIENPTkZJ
R19NRkRfREE5MDYzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RBOTE1MCBpcyBub3Qgc2V0CiMg
Q09ORklHX01GRF9ETE4yIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01DMTNYWFhfU1BJIGlzIG5v
dCBzZXQKIyBDT05GSUdfTUZEX01DMTNYWFhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfSFRDX1BB
U0lDMyBpcyBub3Qgc2V0CiMgQ09ORklHX0hUQ19JMkNQTEQgaXMgbm90IHNldAojIENPTkZJR19N
RkRfSU5URUxfUVVBUktfSTJDX0dQSU8gaXMgbm90IHNldApDT05GSUdfTFBDX0lDSD15CkNPTkZJ
R19MUENfU0NIPW0KIyBDT05GSUdfSU5URUxfU09DX1BNSUNfQ0hURENfVEkgaXMgbm90IHNldApD
T05GSUdfTUZEX0lOVEVMX0xQU1M9eQpDT05GSUdfTUZEX0lOVEVMX0xQU1NfQUNQST15CkNPTkZJ
R19NRkRfSU5URUxfTFBTU19QQ0k9eQojIENPTkZJR19NRkRfSU5URUxfUE1DX0JYVCBpcyBub3Qg
c2V0CiMgQ09ORklHX01GRF9JUVM2MlggaXMgbm90IHNldAojIENPTkZJR19NRkRfSkFOWl9DTU9E
SU8gaXMgbm90IHNldAojIENPTkZJR19NRkRfS0VNUExEIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE
Xzg4UE04MDAgaXMgbm90IHNldAojIENPTkZJR19NRkRfODhQTTgwNSBpcyBub3Qgc2V0CiMgQ09O
RklHX01GRF84OFBNODYwWCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVgxNDU3NyBpcyBub3Qg
c2V0CiMgQ09ORklHX01GRF9NQVg3NzY5MyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg3Nzg0
MyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg4OTA3IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE
X01BWDg5MjUgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFYODk5NyBpcyBub3Qgc2V0CiMgQ09O
RklHX01GRF9NQVg4OTk4IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01UNjM5NyBpcyBub3Qgc2V0
CiMgQ09ORklHX01GRF9NRU5GMjFCTUMgaXMgbm90IHNldAojIENPTkZJR19FWlhfUENBUCBpcyBu
b3Qgc2V0CkNPTkZJR19NRkRfVklQRVJCT0FSRD1tCiMgQ09ORklHX01GRF9SRVRVIGlzIG5vdCBz
ZXQKIyBDT05GSUdfTUZEX1BDRjUwNjMzIGlzIG5vdCBzZXQKIyBDT05GSUdfVUNCMTQwMF9DT1JF
IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1JEQzMyMVggaXMgbm90IHNldAojIENPTkZJR19NRkRf
UlQ1MDMzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1JDNVQ1ODMgaXMgbm90IHNldAojIENPTkZJ
R19NRkRfU0VDX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19NRkRfU0k0NzZYX0NPUkUgaXMgbm90
IHNldApDT05GSUdfTUZEX1NNNTAxPW0KQ09ORklHX01GRF9TTTUwMV9HUElPPXkKIyBDT05GSUdf
TUZEX1NLWTgxNDUyIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1NNU0MgaXMgbm90IHNldAojIENP
TkZJR19BQlg1MDBfQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9TWVNDT04gaXMgbm90IHNl
dAojIENPTkZJR19NRkRfVElfQU0zMzVYX1RTQ0FEQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9M
UDM5NDMgaXMgbm90IHNldAojIENPTkZJR19NRkRfTFA4Nzg4IGlzIG5vdCBzZXQKIyBDT05GSUdf
TUZEX1RJX0xNVSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9QQUxNQVMgaXMgbm90IHNldAojIENP
TkZJR19UUFM2MTA1WCBpcyBub3Qgc2V0CiMgQ09ORklHX1RQUzY1MDEwIGlzIG5vdCBzZXQKIyBD
T05GSUdfVFBTNjUwN1ggaXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTNjUwODYgaXMgbm90IHNl
dAojIENPTkZJR19NRkRfVFBTNjUwOTAgaXMgbm90IHNldAojIENPTkZJR19NRkRfVElfTFA4NzNY
IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RQUzY1ODZYIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE
X1RQUzY1OTEwIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RQUzY1OTEyX0kyQyBpcyBub3Qgc2V0
CiMgQ09ORklHX01GRF9UUFM2NTkxMl9TUEkgaXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTODAw
MzEgaXMgbm90IHNldAojIENPTkZJR19UV0w0MDMwX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19U
V0w2MDQwX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19NRkRfV0wxMjczX0NPUkUgaXMgbm90IHNl
dAojIENPTkZJR19NRkRfTE0zNTMzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RRTVg4NiBpcyBu
b3Qgc2V0CkNPTkZJR19NRkRfVlg4NTU9bQojIENPTkZJR19NRkRfQVJJWk9OQV9JMkMgaXMgbm90
IHNldAojIENPTkZJR19NRkRfQVJJWk9OQV9TUEkgaXMgbm90IHNldAojIENPTkZJR19NRkRfV004
NDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1dNODMxWF9JMkMgaXMgbm90IHNldAojIENPTkZJ
R19NRkRfV004MzFYX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9XTTgzNTBfSTJDIGlzIG5v
dCBzZXQKIyBDT05GSUdfTUZEX1dNODk5NCBpcyBub3Qgc2V0CiMgZW5kIG9mIE11bHRpZnVuY3Rp
b24gZGV2aWNlIGRyaXZlcnMKCiMgQ09ORklHX1JFR1VMQVRPUiBpcyBub3Qgc2V0CkNPTkZJR19S
Q19DT1JFPW0KQ09ORklHX1JDX01BUD1tCiMgQ09ORklHX0xJUkMgaXMgbm90IHNldApDT05GSUdf
UkNfREVDT0RFUlM9eQpDT05GSUdfSVJfTkVDX0RFQ09ERVI9bQpDT05GSUdfSVJfUkM1X0RFQ09E
RVI9bQpDT05GSUdfSVJfUkM2X0RFQ09ERVI9bQpDT05GSUdfSVJfSlZDX0RFQ09ERVI9bQpDT05G
SUdfSVJfU09OWV9ERUNPREVSPW0KQ09ORklHX0lSX1NBTllPX0RFQ09ERVI9bQojIENPTkZJR19J
Ul9TSEFSUF9ERUNPREVSIGlzIG5vdCBzZXQKQ09ORklHX0lSX01DRV9LQkRfREVDT0RFUj1tCiMg
Q09ORklHX0lSX1hNUF9ERUNPREVSIGlzIG5vdCBzZXQKIyBDT05GSUdfSVJfSU1PTl9ERUNPREVS
IGlzIG5vdCBzZXQKIyBDT05GSUdfSVJfUkNNTV9ERUNPREVSIGlzIG5vdCBzZXQKQ09ORklHX1JD
X0RFVklDRVM9eQpDT05GSUdfUkNfQVRJX1JFTU9URT1tCkNPTkZJR19JUl9FTkU9bQpDT05GSUdf
SVJfSU1PTj1tCiMgQ09ORklHX0lSX0lNT05fUkFXIGlzIG5vdCBzZXQKQ09ORklHX0lSX01DRVVT
Qj1tCkNPTkZJR19JUl9JVEVfQ0lSPW0KQ09ORklHX0lSX0ZJTlRFSz1tCkNPTkZJR19JUl9OVVZP
VE9OPW0KQ09ORklHX0lSX1JFRFJBVDM9bQpDT05GSUdfSVJfU1RSRUFNWkFQPW0KQ09ORklHX0lS
X1dJTkJPTkRfQ0lSPW0KIyBDT05GSUdfSVJfSUdPUlBMVUdVU0IgaXMgbm90IHNldApDT05GSUdf
SVJfSUdVQU5BPW0KQ09ORklHX0lSX1RUVVNCSVI9bQojIENPTkZJR19SQ19MT09QQkFDSyBpcyBu
b3Qgc2V0CiMgQ09ORklHX0lSX1NFUklBTCBpcyBub3Qgc2V0CiMgQ09ORklHX0lSX1NJUiBpcyBu
b3Qgc2V0CiMgQ09ORklHX1JDX1hCT1hfRFZEIGlzIG5vdCBzZXQKQ09ORklHX01FRElBX1NVUFBP
UlQ9bQoKIwojIE11bHRpbWVkaWEgY29yZSBzdXBwb3J0CiMKQ09ORklHX01FRElBX0NBTUVSQV9T
VVBQT1JUPXkKQ09ORklHX01FRElBX0FOQUxPR19UVl9TVVBQT1JUPXkKQ09ORklHX01FRElBX0RJ
R0lUQUxfVFZfU1VQUE9SVD15CkNPTkZJR19NRURJQV9SQURJT19TVVBQT1JUPXkKIyBDT05GSUdf
TUVESUFfU0RSX1NVUFBPUlQgaXMgbm90IHNldAojIENPTkZJR19NRURJQV9DRUNfU1VQUE9SVCBp
cyBub3Qgc2V0CkNPTkZJR19NRURJQV9DT05UUk9MTEVSPXkKQ09ORklHX01FRElBX0NPTlRST0xM
RVJfRFZCPXkKQ09ORklHX1ZJREVPX0RFVj1tCiMgQ09ORklHX1ZJREVPX1Y0TDJfU1VCREVWX0FQ
SSBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19WNEwyPW0KQ09ORklHX1ZJREVPX1Y0TDJfSTJDPXkK
IyBDT05GSUdfVklERU9fQURWX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fRklYRURf
TUlOT1JfUkFOR0VTIGlzIG5vdCBzZXQKQ09ORklHX1ZJREVPX1RVTkVSPW0KQ09ORklHX1ZJREVP
QlVGX0dFTj1tCkNPTkZJR19WSURFT0JVRl9ETUFfU0c9bQpDT05GSUdfVklERU9CVUZfVk1BTExP
Qz1tCkNPTkZJR19EVkJfQ09SRT1tCiMgQ09ORklHX0RWQl9NTUFQIGlzIG5vdCBzZXQKQ09ORklH
X0RWQl9ORVQ9eQpDT05GSUdfVFRQQ0lfRUVQUk9NPW0KQ09ORklHX0RWQl9NQVhfQURBUFRFUlM9
OApDT05GSUdfRFZCX0RZTkFNSUNfTUlOT1JTPXkKIyBDT05GSUdfRFZCX0RFTVVYX1NFQ1RJT05f
TE9TU19MT0cgaXMgbm90IHNldAojIENPTkZJR19EVkJfVUxFX0RFQlVHIGlzIG5vdCBzZXQKCiMK
IyBNZWRpYSBkcml2ZXJzCiMKQ09ORklHX01FRElBX1VTQl9TVVBQT1JUPXkKCiMKIyBXZWJjYW0g
ZGV2aWNlcwojCkNPTkZJR19VU0JfVklERU9fQ0xBU1M9bQpDT05GSUdfVVNCX1ZJREVPX0NMQVNT
X0lOUFVUX0VWREVWPXkKQ09ORklHX1VTQl9HU1BDQT1tCkNPTkZJR19VU0JfTTU2MDI9bQpDT05G
SUdfVVNCX1NUVjA2WFg9bQpDT05GSUdfVVNCX0dMODYwPW0KQ09ORklHX1VTQl9HU1BDQV9CRU5R
PW0KQ09ORklHX1VTQl9HU1BDQV9DT05FWD1tCkNPTkZJR19VU0JfR1NQQ0FfQ1BJQTE9bQojIENP
TkZJR19VU0JfR1NQQ0FfRFRDUzAzMyBpcyBub3Qgc2V0CkNPTkZJR19VU0JfR1NQQ0FfRVRPTVM9
bQpDT05GSUdfVVNCX0dTUENBX0ZJTkVQSVg9bQpDT05GSUdfVVNCX0dTUENBX0pFSUxJTko9bQpD
T05GSUdfVVNCX0dTUENBX0pMMjAwNUJDRD1tCiMgQ09ORklHX1VTQl9HU1BDQV9LSU5FQ1QgaXMg
bm90IHNldApDT05GSUdfVVNCX0dTUENBX0tPTklDQT1tCkNPTkZJR19VU0JfR1NQQ0FfTUFSUz1t
CkNPTkZJR19VU0JfR1NQQ0FfTVI5NzMxMEE9bQpDT05GSUdfVVNCX0dTUENBX05XODBYPW0KQ09O
RklHX1VTQl9HU1BDQV9PVjUxOT1tCkNPTkZJR19VU0JfR1NQQ0FfT1Y1MzQ9bQpDT05GSUdfVVNC
X0dTUENBX09WNTM0Xzk9bQpDT05GSUdfVVNCX0dTUENBX1BBQzIwNz1tCkNPTkZJR19VU0JfR1NQ
Q0FfUEFDNzMwMj1tCkNPTkZJR19VU0JfR1NQQ0FfUEFDNzMxMT1tCkNPTkZJR19VU0JfR1NQQ0Ff
U0U0MDE9bQpDT05GSUdfVVNCX0dTUENBX1NOOUMyMDI4PW0KQ09ORklHX1VTQl9HU1BDQV9TTjlD
MjBYPW0KQ09ORklHX1VTQl9HU1BDQV9TT05JWEI9bQpDT05GSUdfVVNCX0dTUENBX1NPTklYSj1t
CkNPTkZJR19VU0JfR1NQQ0FfU1BDQTUwMD1tCkNPTkZJR19VU0JfR1NQQ0FfU1BDQTUwMT1tCkNP
TkZJR19VU0JfR1NQQ0FfU1BDQTUwNT1tCkNPTkZJR19VU0JfR1NQQ0FfU1BDQTUwNj1tCkNPTkZJ
R19VU0JfR1NQQ0FfU1BDQTUwOD1tCkNPTkZJR19VU0JfR1NQQ0FfU1BDQTU2MT1tCkNPTkZJR19V
U0JfR1NQQ0FfU1BDQTE1Mjg9bQpDT05GSUdfVVNCX0dTUENBX1NROTA1PW0KQ09ORklHX1VTQl9H
U1BDQV9TUTkwNUM9bQpDT05GSUdfVVNCX0dTUENBX1NROTMwWD1tCkNPTkZJR19VU0JfR1NQQ0Ff
U1RLMDE0PW0KIyBDT05GSUdfVVNCX0dTUENBX1NUSzExMzUgaXMgbm90IHNldApDT05GSUdfVVNC
X0dTUENBX1NUVjA2ODA9bQpDT05GSUdfVVNCX0dTUENBX1NVTlBMVVM9bQpDT05GSUdfVVNCX0dT
UENBX1Q2MTM9bQpDT05GSUdfVVNCX0dTUENBX1RPUFJPPW0KIyBDT05GSUdfVVNCX0dTUENBX1RP
VVBURUsgaXMgbm90IHNldApDT05GSUdfVVNCX0dTUENBX1RWODUzMj1tCkNPTkZJR19VU0JfR1NQ
Q0FfVkMwMzJYPW0KQ09ORklHX1VTQl9HU1BDQV9WSUNBTT1tCkNPTkZJR19VU0JfR1NQQ0FfWElS
TElOS19DSVQ9bQpDT05GSUdfVVNCX0dTUENBX1pDM1hYPW0KQ09ORklHX1VTQl9QV0M9bQojIENP
TkZJR19VU0JfUFdDX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9QV0NfSU5QVVRfRVZERVY9
eQojIENPTkZJR19WSURFT19DUElBMiBpcyBub3Qgc2V0CkNPTkZJR19VU0JfWlIzNjRYWD1tCkNP
TkZJR19VU0JfU1RLV0VCQ0FNPW0KQ09ORklHX1VTQl9TMjI1NT1tCiMgQ09ORklHX1ZJREVPX1VT
QlRWIGlzIG5vdCBzZXQKCiMKIyBBbmFsb2cgVFYgVVNCIGRldmljZXMKIwpDT05GSUdfVklERU9f
UFZSVVNCMj1tCkNPTkZJR19WSURFT19QVlJVU0IyX1NZU0ZTPXkKQ09ORklHX1ZJREVPX1BWUlVT
QjJfRFZCPXkKIyBDT05GSUdfVklERU9fUFZSVVNCMl9ERUJVR0lGQyBpcyBub3Qgc2V0CkNPTkZJ
R19WSURFT19IRFBWUj1tCiMgQ09ORklHX1ZJREVPX1NUSzExNjBfQ09NTU9OIGlzIG5vdCBzZXQK
IyBDT05GSUdfVklERU9fR083MDA3IGlzIG5vdCBzZXQKCiMKIyBBbmFsb2cvZGlnaXRhbCBUViBV
U0IgZGV2aWNlcwojCkNPTkZJR19WSURFT19BVTA4Mjg9bQpDT05GSUdfVklERU9fQVUwODI4X1Y0
TDI9eQojIENPTkZJR19WSURFT19BVTA4MjhfUkMgaXMgbm90IHNldApDT05GSUdfVklERU9fQ1gy
MzFYWD1tCkNPTkZJR19WSURFT19DWDIzMVhYX1JDPXkKQ09ORklHX1ZJREVPX0NYMjMxWFhfQUxT
QT1tCkNPTkZJR19WSURFT19DWDIzMVhYX0RWQj1tCkNPTkZJR19WSURFT19UTTYwMDA9bQpDT05G
SUdfVklERU9fVE02MDAwX0FMU0E9bQpDT05GSUdfVklERU9fVE02MDAwX0RWQj1tCgojCiMgRGln
aXRhbCBUViBVU0IgZGV2aWNlcwojCkNPTkZJR19EVkJfVVNCPW0KIyBDT05GSUdfRFZCX1VTQl9E
RUJVRyBpcyBub3Qgc2V0CkNPTkZJR19EVkJfVVNCX0RJQjMwMDBNQz1tCkNPTkZJR19EVkJfVVNC
X0E4MDA9bQpDT05GSUdfRFZCX1VTQl9ESUJVU0JfTUI9bQojIENPTkZJR19EVkJfVVNCX0RJQlVT
Ql9NQl9GQVVMVFkgaXMgbm90IHNldApDT05GSUdfRFZCX1VTQl9ESUJVU0JfTUM9bQpDT05GSUdf
RFZCX1VTQl9ESUIwNzAwPW0KQ09ORklHX0RWQl9VU0JfVU1UXzAxMD1tCkNPTkZJR19EVkJfVVNC
X0NYVVNCPW0KIyBDT05GSUdfRFZCX1VTQl9DWFVTQl9BTkFMT0cgaXMgbm90IHNldApDT05GSUdf
RFZCX1VTQl9NOTIwWD1tCkNPTkZJR19EVkJfVVNCX0RJR0lUVj1tCkNPTkZJR19EVkJfVVNCX1ZQ
NzA0NT1tCkNPTkZJR19EVkJfVVNCX1ZQNzAyWD1tCkNPTkZJR19EVkJfVVNCX0dQOFBTSz1tCkNP
TkZJR19EVkJfVVNCX05PVkFfVF9VU0IyPW0KQ09ORklHX0RWQl9VU0JfVFRVU0IyPW0KQ09ORklH
X0RWQl9VU0JfRFRUMjAwVT1tCkNPTkZJR19EVkJfVVNCX09QRVJBMT1tCkNPTkZJR19EVkJfVVNC
X0FGOTAwNT1tCkNPTkZJR19EVkJfVVNCX0FGOTAwNV9SRU1PVEU9bQpDT05GSUdfRFZCX1VTQl9Q
Q1RWNDUyRT1tCkNPTkZJR19EVkJfVVNCX0RXMjEwMj1tCkNPTkZJR19EVkJfVVNCX0NJTkVSR1lf
VDI9bQpDT05GSUdfRFZCX1VTQl9EVFY1MTAwPW0KQ09ORklHX0RWQl9VU0JfQVo2MDI3PW0KQ09O
RklHX0RWQl9VU0JfVEVDSE5JU0FUX1VTQjI9bQpDT05GSUdfRFZCX1VTQl9WMj1tCkNPTkZJR19E
VkJfVVNCX0FGOTAxNT1tCkNPTkZJR19EVkJfVVNCX0FGOTAzNT1tCkNPTkZJR19EVkJfVVNCX0FO
WVNFRT1tCkNPTkZJR19EVkJfVVNCX0FVNjYxMD1tCkNPTkZJR19EVkJfVVNCX0FaNjAwNz1tCkNP
TkZJR19EVkJfVVNCX0NFNjIzMD1tCkNPTkZJR19EVkJfVVNCX0VDMTY4PW0KQ09ORklHX0RWQl9V
U0JfR0w4NjE9bQpDT05GSUdfRFZCX1VTQl9MTUUyNTEwPW0KQ09ORklHX0RWQl9VU0JfTVhMMTEx
U0Y9bQpDT05GSUdfRFZCX1VTQl9SVEwyOFhYVT1tCiMgQ09ORklHX0RWQl9VU0JfRFZCU0tZIGlz
IG5vdCBzZXQKIyBDT05GSUdfRFZCX1VTQl9aRDEzMDEgaXMgbm90IHNldApDT05GSUdfRFZCX1RU
VVNCX0JVREdFVD1tCkNPTkZJR19EVkJfVFRVU0JfREVDPW0KQ09ORklHX1NNU19VU0JfRFJWPW0K
Q09ORklHX0RWQl9CMkMyX0ZMRVhDT1BfVVNCPW0KIyBDT05GSUdfRFZCX0IyQzJfRkxFWENPUF9V
U0JfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19EVkJfQVMxMDIgaXMgbm90IHNldAoKIwojIFdl
YmNhbSwgVFYgKGFuYWxvZy9kaWdpdGFsKSBVU0IgZGV2aWNlcwojCkNPTkZJR19WSURFT19FTTI4
WFg9bQojIENPTkZJR19WSURFT19FTTI4WFhfVjRMMiBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19F
TTI4WFhfQUxTQT1tCkNPTkZJR19WSURFT19FTTI4WFhfRFZCPW0KQ09ORklHX1ZJREVPX0VNMjhY
WF9SQz1tCkNPTkZJR19NRURJQV9QQ0lfU1VQUE9SVD15CgojCiMgTWVkaWEgY2FwdHVyZSBzdXBw
b3J0CiMKIyBDT05GSUdfVklERU9fTUVZRSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1NPTE82
WDEwIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVFc1ODY0IGlzIG5vdCBzZXQKIyBDT05GSUdf
VklERU9fVFc2OCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RXNjg2WCBpcyBub3Qgc2V0Cgoj
CiMgTWVkaWEgY2FwdHVyZS9hbmFsb2cgVFYgc3VwcG9ydAojCkNPTkZJR19WSURFT19JVlRWPW0K
IyBDT05GSUdfVklERU9fSVZUVl9ERVBSRUNBVEVEX0lPQ1RMUyBpcyBub3Qgc2V0CiMgQ09ORklH
X1ZJREVPX0lWVFZfQUxTQSBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19GQl9JVlRWPW0KIyBDT05G
SUdfVklERU9fRkJfSVZUVl9GT1JDRV9QQVQgaXMgbm90IHNldAojIENPTkZJR19WSURFT19IRVhJ
VU1fR0VNSU5JIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fSEVYSVVNX09SSU9OIGlzIG5vdCBz
ZXQKIyBDT05GSUdfVklERU9fTVhCIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fRFQzMTU1IGlz
IG5vdCBzZXQKCiMKIyBNZWRpYSBjYXB0dXJlL2FuYWxvZy9oeWJyaWQgVFYgc3VwcG9ydAojCkNP
TkZJR19WSURFT19DWDE4PW0KQ09ORklHX1ZJREVPX0NYMThfQUxTQT1tCkNPTkZJR19WSURFT19D
WDIzODg1PW0KQ09ORklHX01FRElBX0FMVEVSQV9DST1tCiMgQ09ORklHX1ZJREVPX0NYMjU4MjEg
aXMgbm90IHNldApDT05GSUdfVklERU9fQ1g4OD1tCkNPTkZJR19WSURFT19DWDg4X0FMU0E9bQpD
T05GSUdfVklERU9fQ1g4OF9CTEFDS0JJUkQ9bQpDT05GSUdfVklERU9fQ1g4OF9EVkI9bQpDT05G
SUdfVklERU9fQ1g4OF9FTkFCTEVfVlAzMDU0PXkKQ09ORklHX1ZJREVPX0NYODhfVlAzMDU0PW0K
Q09ORklHX1ZJREVPX0NYODhfTVBFRz1tCkNPTkZJR19WSURFT19CVDg0OD1tCkNPTkZJR19EVkJf
QlQ4WFg9bQpDT05GSUdfVklERU9fU0FBNzEzND1tCkNPTkZJR19WSURFT19TQUE3MTM0X0FMU0E9
bQpDT05GSUdfVklERU9fU0FBNzEzNF9SQz15CkNPTkZJR19WSURFT19TQUE3MTM0X0RWQj1tCkNP
TkZJR19WSURFT19TQUE3MTY0PW0KCiMKIyBNZWRpYSBkaWdpdGFsIFRWIFBDSSBBZGFwdGVycwoj
CkNPTkZJR19EVkJfQVY3MTEwX0lSPXkKQ09ORklHX0RWQl9BVjcxMTA9bQpDT05GSUdfRFZCX0FW
NzExMF9PU0Q9eQpDT05GSUdfRFZCX0JVREdFVF9DT1JFPW0KQ09ORklHX0RWQl9CVURHRVQ9bQpD
T05GSUdfRFZCX0JVREdFVF9DST1tCkNPTkZJR19EVkJfQlVER0VUX0FWPW0KQ09ORklHX0RWQl9C
VURHRVRfUEFUQ0g9bQpDT05GSUdfRFZCX0IyQzJfRkxFWENPUF9QQ0k9bQojIENPTkZJR19EVkJf
QjJDMl9GTEVYQ09QX1BDSV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19EVkJfUExVVE8yPW0KQ09O
RklHX0RWQl9ETTExMDU9bQpDT05GSUdfRFZCX1BUMT1tCiMgQ09ORklHX0RWQl9QVDMgaXMgbm90
IHNldApDT05GSUdfTUFOVElTX0NPUkU9bQpDT05GSUdfRFZCX01BTlRJUz1tCkNPTkZJR19EVkJf
SE9QUEVSPW0KQ09ORklHX0RWQl9OR0VORT1tCkNPTkZJR19EVkJfRERCUklER0U9bQojIENPTkZJ
R19EVkJfRERCUklER0VfTVNJRU5BQkxFIGlzIG5vdCBzZXQKIyBDT05GSUdfRFZCX1NNSVBDSUUg
aXMgbm90IHNldAojIENPTkZJR19EVkJfTkVUVVBfVU5JRFZCIGlzIG5vdCBzZXQKIyBDT05GSUdf
VjRMX1BMQVRGT1JNX0RSSVZFUlMgaXMgbm90IHNldAojIENPTkZJR19WNExfTUVNMk1FTV9EUklW
RVJTIGlzIG5vdCBzZXQKIyBDT05GSUdfVjRMX1RFU1RfRFJJVkVSUyBpcyBub3Qgc2V0CiMgQ09O
RklHX0RWQl9QTEFURk9STV9EUklWRVJTIGlzIG5vdCBzZXQKCiMKIyBTdXBwb3J0ZWQgTU1DL1NE
SU8gYWRhcHRlcnMKIwpDT05GSUdfU01TX1NESU9fRFJWPW0KQ09ORklHX1JBRElPX0FEQVBURVJT
PXkKQ09ORklHX1JBRElPX1RFQTU3NVg9bQojIENPTkZJR19SQURJT19TSTQ3MFggaXMgbm90IHNl
dAojIENPTkZJR19SQURJT19TSTQ3MTMgaXMgbm90IHNldAojIENPTkZJR19VU0JfTVI4MDAgaXMg
bm90IHNldAojIENPTkZJR19VU0JfRFNCUiBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX01BWElS
QURJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX1NIQVJLIGlzIG5vdCBzZXQKIyBDT05GSUdf
UkFESU9fU0hBUksyIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0tFRU5FIGlzIG5vdCBzZXQKIyBD
T05GSUdfVVNCX1JBUkVNT05PIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX01BOTAxIGlzIG5vdCBz
ZXQKIyBDT05GSUdfUkFESU9fVEVBNTc2NCBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX1NBQTc3
MDZIIGlzIG5vdCBzZXQKIyBDT05GSUdfUkFESU9fVEVGNjg2MiBpcyBub3Qgc2V0CiMgQ09ORklH
X1JBRElPX1dMMTI3MyBpcyBub3Qgc2V0CgojCiMgVGV4YXMgSW5zdHJ1bWVudHMgV0wxMjh4IEZN
IGRyaXZlciAoU1QgYmFzZWQpCiMKIyBlbmQgb2YgVGV4YXMgSW5zdHJ1bWVudHMgV0wxMjh4IEZN
IGRyaXZlciAoU1QgYmFzZWQpCgojCiMgU3VwcG9ydGVkIEZpcmVXaXJlIChJRUVFIDEzOTQpIEFk
YXB0ZXJzCiMKQ09ORklHX0RWQl9GSVJFRFRWPW0KQ09ORklHX0RWQl9GSVJFRFRWX0lOUFVUPXkK
Q09ORklHX01FRElBX0NPTU1PTl9PUFRJT05TPXkKCiMKIyBjb21tb24gZHJpdmVyIG9wdGlvbnMK
IwpDT05GSUdfVklERU9fQ1gyMzQxWD1tCkNPTkZJR19WSURFT19UVkVFUFJPTT1tCkNPTkZJR19D
WVBSRVNTX0ZJUk1XQVJFPW0KQ09ORklHX1ZJREVPQlVGMl9DT1JFPW0KQ09ORklHX1ZJREVPQlVG
Ml9WNEwyPW0KQ09ORklHX1ZJREVPQlVGMl9NRU1PUFM9bQpDT05GSUdfVklERU9CVUYyX1ZNQUxM
T0M9bQpDT05GSUdfVklERU9CVUYyX0RNQV9TRz1tCkNPTkZJR19WSURFT0JVRjJfRFZCPW0KQ09O
RklHX0RWQl9CMkMyX0ZMRVhDT1A9bQpDT05GSUdfVklERU9fU0FBNzE0Nj1tCkNPTkZJR19WSURF
T19TQUE3MTQ2X1ZWPW0KQ09ORklHX1NNU19TSUFOT19NRFRWPW0KQ09ORklHX1NNU19TSUFOT19S
Qz15CiMgQ09ORklHX1NNU19TSUFOT19ERUJVR0ZTIGlzIG5vdCBzZXQKCiMKIyBNZWRpYSBhbmNp
bGxhcnkgZHJpdmVycyAodHVuZXJzLCBzZW5zb3JzLCBpMmMsIHNwaSwgZnJvbnRlbmRzKQojCkNP
TkZJR19NRURJQV9TVUJEUlZfQVVUT1NFTEVDVD15CkNPTkZJR19NRURJQV9ISURFX0FOQ0lMTEFS
WV9TVUJEUlY9eQpDT05GSUdfTUVESUFfQVRUQUNIPXkKQ09ORklHX1ZJREVPX0lSX0kyQz1tCgoj
CiMgSTJDIGRyaXZlcnMgaGlkZGVuIGJ5ICdBdXRvc2VsZWN0IGFuY2lsbGFyeSBkcml2ZXJzJwoj
CgojCiMgQXVkaW8gZGVjb2RlcnMsIHByb2Nlc3NvcnMgYW5kIG1peGVycwojCkNPTkZJR19WSURF
T19UVkFVRElPPW0KQ09ORklHX1ZJREVPX1REQTc0MzI9bQpDT05GSUdfVklERU9fTVNQMzQwMD1t
CkNPTkZJR19WSURFT19DUzMzMDg9bQpDT05GSUdfVklERU9fQ1M1MzQ1PW0KQ09ORklHX1ZJREVP
X0NTNTNMMzJBPW0KQ09ORklHX1ZJREVPX1dNODc3NT1tCkNPTkZJR19WSURFT19XTTg3Mzk9bQpD
T05GSUdfVklERU9fVlAyN1NNUFg9bQoKIwojIFJEUyBkZWNvZGVycwojCkNPTkZJR19WSURFT19T
QUE2NTg4PW0KCiMKIyBWaWRlbyBkZWNvZGVycwojCkNPTkZJR19WSURFT19TQUE3MTFYPW0KCiMK
IyBWaWRlbyBhbmQgYXVkaW8gZGVjb2RlcnMKIwpDT05GSUdfVklERU9fU0FBNzE3WD1tCkNPTkZJ
R19WSURFT19DWDI1ODQwPW0KCiMKIyBWaWRlbyBlbmNvZGVycwojCkNPTkZJR19WSURFT19TQUE3
MTI3PW0KCiMKIyBDYW1lcmEgc2Vuc29yIGRldmljZXMKIwoKIwojIExlbnMgZHJpdmVycwojCgoj
CiMgRmxhc2ggZGV2aWNlcwojCgojCiMgVmlkZW8gaW1wcm92ZW1lbnQgY2hpcHMKIwpDT05GSUdf
VklERU9fVVBENjQwMzFBPW0KQ09ORklHX1ZJREVPX1VQRDY0MDgzPW0KCiMKIyBBdWRpby9WaWRl
byBjb21wcmVzc2lvbiBjaGlwcwojCkNPTkZJR19WSURFT19TQUE2NzUySFM9bQoKIwojIFNEUiB0
dW5lciBjaGlwcwojCgojCiMgTWlzY2VsbGFuZW91cyBoZWxwZXIgY2hpcHMKIwpDT05GSUdfVklE
RU9fTTUyNzkwPW0KCiMKIyBTUEkgZHJpdmVycyBoaWRkZW4gYnkgJ0F1dG9zZWxlY3QgYW5jaWxs
YXJ5IGRyaXZlcnMnCiMKCiMKIyBNZWRpYSBTUEkgQWRhcHRlcnMKIwojIENPTkZJR19DWEQyODgw
X1NQSV9EUlYgaXMgbm90IHNldAojIGVuZCBvZiBNZWRpYSBTUEkgQWRhcHRlcnMKCkNPTkZJR19N
RURJQV9UVU5FUj1tCgojCiMgVHVuZXIgZHJpdmVycyBoaWRkZW4gYnkgJ0F1dG9zZWxlY3QgYW5j
aWxsYXJ5IGRyaXZlcnMnCiMKQ09ORklHX01FRElBX1RVTkVSX1NJTVBMRT1tCkNPTkZJR19NRURJ
QV9UVU5FUl9UREExODI1MD1tCkNPTkZJR19NRURJQV9UVU5FUl9UREE4MjkwPW0KQ09ORklHX01F
RElBX1RVTkVSX1REQTgyN1g9bQpDT05GSUdfTUVESUFfVFVORVJfVERBMTgyNzE9bQpDT05GSUdf
TUVESUFfVFVORVJfVERBOTg4Nz1tCkNPTkZJR19NRURJQV9UVU5FUl9URUE1NzYxPW0KQ09ORklH
X01FRElBX1RVTkVSX1RFQTU3Njc9bQpDT05GSUdfTUVESUFfVFVORVJfTVQyMFhYPW0KQ09ORklH
X01FRElBX1RVTkVSX01UMjA2MD1tCkNPTkZJR19NRURJQV9UVU5FUl9NVDIwNjM9bQpDT05GSUdf
TUVESUFfVFVORVJfTVQyMjY2PW0KQ09ORklHX01FRElBX1RVTkVSX01UMjEzMT1tCkNPTkZJR19N
RURJQV9UVU5FUl9RVDEwMTA9bQpDT05GSUdfTUVESUFfVFVORVJfWEMyMDI4PW0KQ09ORklHX01F
RElBX1RVTkVSX1hDNTAwMD1tCkNPTkZJR19NRURJQV9UVU5FUl9YQzQwMDA9bQpDT05GSUdfTUVE
SUFfVFVORVJfTVhMNTAwNVM9bQpDT05GSUdfTUVESUFfVFVORVJfTVhMNTAwN1Q9bQpDT05GSUdf
TUVESUFfVFVORVJfTUM0NFM4MDM9bQpDT05GSUdfTUVESUFfVFVORVJfTUFYMjE2NT1tCkNPTkZJ
R19NRURJQV9UVU5FUl9UREExODIxOD1tCkNPTkZJR19NRURJQV9UVU5FUl9GQzAwMTE9bQpDT05G
SUdfTUVESUFfVFVORVJfRkMwMDEyPW0KQ09ORklHX01FRElBX1RVTkVSX0ZDMDAxMz1tCkNPTkZJ
R19NRURJQV9UVU5FUl9UREExODIxMj1tCkNPTkZJR19NRURJQV9UVU5FUl9FNDAwMD1tCkNPTkZJ
R19NRURJQV9UVU5FUl9GQzI1ODA9bQpDT05GSUdfTUVESUFfVFVORVJfTTg4UlM2MDAwVD1tCkNP
TkZJR19NRURJQV9UVU5FUl9UVUE5MDAxPW0KQ09ORklHX01FRElBX1RVTkVSX1NJMjE1Nz1tCkNP
TkZJR19NRURJQV9UVU5FUl9JVDkxM1g9bQpDT05GSUdfTUVESUFfVFVORVJfUjgyMFQ9bQpDT05G
SUdfTUVESUFfVFVORVJfUU0xRDFDMDA0Mj1tCkNPTkZJR19NRURJQV9UVU5FUl9RTTFEMUIwMDA0
PW0KCiMKIyBEVkIgRnJvbnRlbmQgZHJpdmVycyBoaWRkZW4gYnkgJ0F1dG9zZWxlY3QgYW5jaWxs
YXJ5IGRyaXZlcnMnCiMKCiMKIyBNdWx0aXN0YW5kYXJkIChzYXRlbGxpdGUpIGZyb250ZW5kcwoj
CkNPTkZJR19EVkJfU1RCMDg5OT1tCkNPTkZJR19EVkJfU1RCNjEwMD1tCkNPTkZJR19EVkJfU1RW
MDkweD1tCkNPTkZJR19EVkJfU1RWMDkxMD1tCkNPTkZJR19EVkJfU1RWNjExMHg9bQpDT05GSUdf
RFZCX1NUVjYxMTE9bQpDT05GSUdfRFZCX01YTDVYWD1tCkNPTkZJR19EVkJfTTg4RFMzMTAzPW0K
CiMKIyBNdWx0aXN0YW5kYXJkIChjYWJsZSArIHRlcnJlc3RyaWFsKSBmcm9udGVuZHMKIwpDT05G
SUdfRFZCX0RSWEs9bQpDT05GSUdfRFZCX1REQTE4MjcxQzJERD1tCkNPTkZJR19EVkJfU0kyMTY1
PW0KQ09ORklHX0RWQl9NTjg4NDcyPW0KQ09ORklHX0RWQl9NTjg4NDczPW0KCiMKIyBEVkItUyAo
c2F0ZWxsaXRlKSBmcm9udGVuZHMKIwpDT05GSUdfRFZCX0NYMjQxMTA9bQpDT05GSUdfRFZCX0NY
MjQxMjM9bQpDT05GSUdfRFZCX01UMzEyPW0KQ09ORklHX0RWQl9aTDEwMDM2PW0KQ09ORklHX0RW
Ql9aTDEwMDM5PW0KQ09ORklHX0RWQl9TNUgxNDIwPW0KQ09ORklHX0RWQl9TVFYwMjg4PW0KQ09O
RklHX0RWQl9TVEI2MDAwPW0KQ09ORklHX0RWQl9TVFYwMjk5PW0KQ09ORklHX0RWQl9TVFY2MTEw
PW0KQ09ORklHX0RWQl9TVFYwOTAwPW0KQ09ORklHX0RWQl9UREE4MDgzPW0KQ09ORklHX0RWQl9U
REExMDA4Nj1tCkNPTkZJR19EVkJfVERBODI2MT1tCkNPTkZJR19EVkJfVkVTMVg5Mz1tCkNPTkZJ
R19EVkJfVFVORVJfSVREMTAwMD1tCkNPTkZJR19EVkJfVFVORVJfQ1gyNDExMz1tCkNPTkZJR19E
VkJfVERBODI2WD1tCkNPTkZJR19EVkJfVFVBNjEwMD1tCkNPTkZJR19EVkJfQ1gyNDExNj1tCkNP
TkZJR19EVkJfQ1gyNDExNz1tCkNPTkZJR19EVkJfQ1gyNDEyMD1tCkNPTkZJR19EVkJfU0kyMVhY
PW0KQ09ORklHX0RWQl9UUzIwMjA9bQpDT05GSUdfRFZCX0RTMzAwMD1tCkNPTkZJR19EVkJfTUI4
NkExNj1tCkNPTkZJR19EVkJfVERBMTAwNzE9bQoKIwojIERWQi1UICh0ZXJyZXN0cmlhbCkgZnJv
bnRlbmRzCiMKQ09ORklHX0RWQl9TUDg4NzA9bQpDT05GSUdfRFZCX1NQODg3WD1tCkNPTkZJR19E
VkJfQ1gyMjcwMD1tCkNPTkZJR19EVkJfQ1gyMjcwMj1tCkNPTkZJR19EVkJfRFJYRD1tCkNPTkZJ
R19EVkJfTDY0NzgxPW0KQ09ORklHX0RWQl9UREExMDA0WD1tCkNPTkZJR19EVkJfTlhUNjAwMD1t
CkNPTkZJR19EVkJfTVQzNTI9bQpDT05GSUdfRFZCX1pMMTAzNTM9bQpDT05GSUdfRFZCX0RJQjMw
MDBNQj1tCkNPTkZJR19EVkJfRElCMzAwME1DPW0KQ09ORklHX0RWQl9ESUI3MDAwTT1tCkNPTkZJ
R19EVkJfRElCNzAwMFA9bQpDT05GSUdfRFZCX1REQTEwMDQ4PW0KQ09ORklHX0RWQl9BRjkwMTM9
bQpDT05GSUdfRFZCX0VDMTAwPW0KQ09ORklHX0RWQl9TVFYwMzY3PW0KQ09ORklHX0RWQl9DWEQy
ODIwUj1tCkNPTkZJR19EVkJfQ1hEMjg0MUVSPW0KQ09ORklHX0RWQl9SVEwyODMwPW0KQ09ORklH
X0RWQl9SVEwyODMyPW0KQ09ORklHX0RWQl9TSTIxNjg9bQpDT05GSUdfRFZCX0dQOFBTS19GRT1t
CgojCiMgRFZCLUMgKGNhYmxlKSBmcm9udGVuZHMKIwpDT05GSUdfRFZCX1ZFUzE4MjA9bQpDT05G
SUdfRFZCX1REQTEwMDIxPW0KQ09ORklHX0RWQl9UREExMDAyMz1tCkNPTkZJR19EVkJfU1RWMDI5
Nz1tCgojCiMgQVRTQyAoTm9ydGggQW1lcmljYW4vS29yZWFuIFRlcnJlc3RyaWFsL0NhYmxlIERU
VikgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9OWFQyMDBYPW0KQ09ORklHX0RWQl9PUjUxMjExPW0K
Q09ORklHX0RWQl9PUjUxMTMyPW0KQ09ORklHX0RWQl9CQ00zNTEwPW0KQ09ORklHX0RWQl9MR0RU
MzMwWD1tCkNPTkZJR19EVkJfTEdEVDMzMDU9bQpDT05GSUdfRFZCX0xHRFQzMzA2QT1tCkNPTkZJ
R19EVkJfTEcyMTYwPW0KQ09ORklHX0RWQl9TNUgxNDA5PW0KQ09ORklHX0RWQl9BVTg1MjI9bQpD
T05GSUdfRFZCX0FVODUyMl9EVFY9bQpDT05GSUdfRFZCX0FVODUyMl9WNEw9bQpDT05GSUdfRFZC
X1M1SDE0MTE9bQoKIwojIElTREItVCAodGVycmVzdHJpYWwpIGZyb250ZW5kcwojCkNPTkZJR19E
VkJfUzkyMT1tCkNPTkZJR19EVkJfRElCODAwMD1tCkNPTkZJR19EVkJfTUI4NkEyMFM9bQoKIwoj
IElTREItUyAoc2F0ZWxsaXRlKSAmIElTREItVCAodGVycmVzdHJpYWwpIGZyb250ZW5kcwojCkNP
TkZJR19EVkJfVEM5MDUyMj1tCgojCiMgRGlnaXRhbCB0ZXJyZXN0cmlhbCBvbmx5IHR1bmVycy9Q
TEwKIwpDT05GSUdfRFZCX1BMTD1tCkNPTkZJR19EVkJfVFVORVJfRElCMDA3MD1tCkNPTkZJR19E
VkJfVFVORVJfRElCMDA5MD1tCgojCiMgU0VDIGNvbnRyb2wgZGV2aWNlcyBmb3IgRFZCLVMKIwpD
T05GSUdfRFZCX0RSWDM5WFlKPW0KQ09ORklHX0RWQl9MTkJIMjU9bQpDT05GSUdfRFZCX0xOQlAy
MT1tCkNPTkZJR19EVkJfTE5CUDIyPW0KQ09ORklHX0RWQl9JU0w2NDA1PW0KQ09ORklHX0RWQl9J
U0w2NDIxPW0KQ09ORklHX0RWQl9JU0w2NDIzPW0KQ09ORklHX0RWQl9BODI5Mz1tCkNPTkZJR19E
VkJfTEdTOEdYWD1tCkNPTkZJR19EVkJfQVRCTTg4MzA9bQpDT05GSUdfRFZCX1REQTY2NXg9bQpD
T05GSUdfRFZCX0lYMjUwNVY9bQpDT05GSUdfRFZCX004OFJTMjAwMD1tCkNPTkZJR19EVkJfQUY5
MDMzPW0KCiMKIyBDb21tb24gSW50ZXJmYWNlIChFTjUwMjIxKSBjb250cm9sbGVyIGRyaXZlcnMK
IwpDT05GSUdfRFZCX0NYRDIwOTk9bQoKIwojIFRvb2xzIHRvIGRldmVsb3AgbmV3IGZyb250ZW5k
cwojCkNPTkZJR19EVkJfRFVNTVlfRkU9bQoKIwojIEdyYXBoaWNzIHN1cHBvcnQKIwpDT05GSUdf
QUdQPXkKQ09ORklHX0FHUF9BTUQ2ND15CkNPTkZJR19BR1BfSU5URUw9eQpDT05GSUdfQUdQX1NJ
Uz15CkNPTkZJR19BR1BfVklBPXkKQ09ORklHX0lOVEVMX0dUVD15CkNPTkZJR19WR0FfQVJCPXkK
Q09ORklHX1ZHQV9BUkJfTUFYX0dQVVM9NjQKQ09ORklHX1ZHQV9TV0lUQ0hFUk9PPXkKQ09ORklH
X0RSTT1tCkNPTkZJR19EUk1fTUlQSV9EU0k9eQpDT05GSUdfRFJNX0RQX0FVWF9DSEFSREVWPXkK
IyBDT05GSUdfRFJNX0RFQlVHX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9LTVNfSEVM
UEVSPW0KQ09ORklHX0RSTV9LTVNfRkJfSEVMUEVSPXkKQ09ORklHX0RSTV9GQkRFVl9FTVVMQVRJ
T049eQpDT05GSUdfRFJNX0ZCREVWX09WRVJBTExPQz0xMDAKQ09ORklHX0RSTV9MT0FEX0VESURf
RklSTVdBUkU9eQojIENPTkZJR19EUk1fRFBfQ0VDIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9UVE09
bQpDT05GSUdfRFJNX1RUTV9ETUFfUEFHRV9QT09MPXkKQ09ORklHX0RSTV9WUkFNX0hFTFBFUj1t
CkNPTkZJR19EUk1fVFRNX0hFTFBFUj1tCkNPTkZJR19EUk1fR0VNX1NITUVNX0hFTFBFUj15Cgoj
CiMgSTJDIGVuY29kZXIgb3IgaGVscGVyIGNoaXBzCiMKQ09ORklHX0RSTV9JMkNfQ0g3MDA2PW0K
Q09ORklHX0RSTV9JMkNfU0lMMTY0PW0KIyBDT05GSUdfRFJNX0kyQ19OWFBfVERBOTk4WCBpcyBu
b3Qgc2V0CiMgQ09ORklHX0RSTV9JMkNfTlhQX1REQTk5NTAgaXMgbm90IHNldAojIGVuZCBvZiBJ
MkMgZW5jb2RlciBvciBoZWxwZXIgY2hpcHMKCiMKIyBBUk0gZGV2aWNlcwojCiMgZW5kIG9mIEFS
TSBkZXZpY2VzCgojIENPTkZJR19EUk1fUkFERU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0FN
REdQVSBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9OT1VWRUFVIGlzIG5vdCBzZXQKQ09ORklHX0RS
TV9JOTE1PW0KQ09ORklHX0RSTV9JOTE1X0ZPUkNFX1BST0JFPSIiCkNPTkZJR19EUk1fSTkxNV9D
QVBUVVJFX0VSUk9SPXkKQ09ORklHX0RSTV9JOTE1X0NPTVBSRVNTX0VSUk9SPXkKQ09ORklHX0RS
TV9JOTE1X1VTRVJQVFI9eQpDT05GSUdfRFJNX0k5MTVfR1ZUPXkKQ09ORklHX0RSTV9JOTE1X0dW
VF9LVk1HVD1tCkNPTkZJR19EUk1fSTkxNV9VU0VSRkFVTFRfQVVUT1NVU1BFTkQ9MjUwCkNPTkZJ
R19EUk1fSTkxNV9IRUFSVEJFQVRfSU5URVJWQUw9MjUwMApDT05GSUdfRFJNX0k5MTVfUFJFRU1Q
VF9USU1FT1VUPTY0MApDT05GSUdfRFJNX0k5MTVfTUFYX1JFUVVFU1RfQlVTWVdBSVQ9ODAwMApD
T05GSUdfRFJNX0k5MTVfU1RPUF9USU1FT1VUPTEwMApDT05GSUdfRFJNX0k5MTVfVElNRVNMSUNF
X0RVUkFUSU9OPTEKQ09ORklHX0RSTV9WR0VNPW0KIyBDT05GSUdfRFJNX1ZLTVMgaXMgbm90IHNl
dApDT05GSUdfRFJNX1ZNV0dGWD1tCkNPTkZJR19EUk1fVk1XR0ZYX0ZCQ09OPXkKQ09ORklHX0RS
TV9HTUE1MDA9bQpDT05GSUdfRFJNX0dNQTYwMD15CkNPTkZJR19EUk1fR01BMzYwMD15CkNPTkZJ
R19EUk1fVURMPW0KQ09ORklHX0RSTV9BU1Q9bQpDT05GSUdfRFJNX01HQUcyMDA9bQpDT05GSUdf
RFJNX0NJUlJVU19RRU1VPW0KQ09ORklHX0RSTV9RWEw9bQpDT05GSUdfRFJNX0JPQ0hTPW0KQ09O
RklHX0RSTV9WSVJUSU9fR1BVPW0KQ09ORklHX0RSTV9QQU5FTD15CgojCiMgRGlzcGxheSBQYW5l
bHMKIwojIENPTkZJR19EUk1fUEFORUxfUkFTUEJFUlJZUElfVE9VQ0hTQ1JFRU4gaXMgbm90IHNl
dAojIGVuZCBvZiBEaXNwbGF5IFBhbmVscwoKQ09ORklHX0RSTV9CUklER0U9eQpDT05GSUdfRFJN
X1BBTkVMX0JSSURHRT15CgojCiMgRGlzcGxheSBJbnRlcmZhY2UgQnJpZGdlcwojCiMgQ09ORklH
X0RSTV9BTkFMT0dJWF9BTlg3OFhYIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGlzcGxheSBJbnRlcmZh
Y2UgQnJpZGdlcwoKIyBDT05GSUdfRFJNX0VUTkFWSVYgaXMgbm90IHNldAojIENPTkZJR19EUk1f
R00xMlUzMjAgaXMgbm90IHNldAojIENPTkZJR19USU5ZRFJNX0hYODM1N0QgaXMgbm90IHNldAoj
IENPTkZJR19USU5ZRFJNX0lMSTkyMjUgaXMgbm90IHNldAojIENPTkZJR19USU5ZRFJNX0lMSTkz
NDEgaXMgbm90IHNldAojIENPTkZJR19USU5ZRFJNX0lMSTk0ODYgaXMgbm90IHNldAojIENPTkZJ
R19USU5ZRFJNX01JMDI4M1FUIGlzIG5vdCBzZXQKIyBDT05GSUdfVElOWURSTV9SRVBBUEVSIGlz
IG5vdCBzZXQKIyBDT05GSUdfVElOWURSTV9TVDc1ODYgaXMgbm90IHNldAojIENPTkZJR19USU5Z
RFJNX1NUNzczNVIgaXMgbm90IHNldAojIENPTkZJR19EUk1fWEVOIGlzIG5vdCBzZXQKIyBDT05G
SUdfRFJNX1ZCT1hWSURFTyBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9MRUdBQ1kgaXMgbm90IHNl
dApDT05GSUdfRFJNX1BBTkVMX09SSUVOVEFUSU9OX1FVSVJLUz15CgojCiMgRnJhbWUgYnVmZmVy
IERldmljZXMKIwpDT05GSUdfRkJfQ01ETElORT15CkNPTkZJR19GQl9OT1RJRlk9eQpDT05GSUdf
RkI9eQojIENPTkZJR19GSVJNV0FSRV9FRElEIGlzIG5vdCBzZXQKQ09ORklHX0ZCX0JPT1RfVkVT
QV9TVVBQT1JUPXkKQ09ORklHX0ZCX0NGQl9GSUxMUkVDVD15CkNPTkZJR19GQl9DRkJfQ09QWUFS
RUE9eQpDT05GSUdfRkJfQ0ZCX0lNQUdFQkxJVD15CkNPTkZJR19GQl9TWVNfRklMTFJFQ1Q9bQpD
T05GSUdfRkJfU1lTX0NPUFlBUkVBPW0KQ09ORklHX0ZCX1NZU19JTUFHRUJMSVQ9bQojIENPTkZJ
R19GQl9GT1JFSUdOX0VORElBTiBpcyBub3Qgc2V0CkNPTkZJR19GQl9TWVNfRk9QUz1tCkNPTkZJ
R19GQl9ERUZFUlJFRF9JTz15CiMgQ09ORklHX0ZCX01PREVfSEVMUEVSUyBpcyBub3Qgc2V0CkNP
TkZJR19GQl9USUxFQkxJVFRJTkc9eQoKIwojIEZyYW1lIGJ1ZmZlciBoYXJkd2FyZSBkcml2ZXJz
CiMKIyBDT05GSUdfRkJfQ0lSUlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfUE0yIGlzIG5vdCBz
ZXQKIyBDT05GSUdfRkJfQ1lCRVIyMDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfQVJDIGlzIG5v
dCBzZXQKIyBDT05GSUdfRkJfQVNJTElBTlQgaXMgbm90IHNldAojIENPTkZJR19GQl9JTVNUVCBp
cyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZHQTE2IGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVVZFU0Eg
aXMgbm90IHNldApDT05GSUdfRkJfVkVTQT15CkNPTkZJR19GQl9FRkk9eQojIENPTkZJR19GQl9O
NDExIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfSEdBIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfT1BF
TkNPUkVTIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfUzFEMTNYWFggaXMgbm90IHNldAojIENPTkZJ
R19GQl9OVklESUEgaXMgbm90IHNldAojIENPTkZJR19GQl9SSVZBIGlzIG5vdCBzZXQKIyBDT05G
SUdfRkJfSTc0MCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0xFODA1NzggaXMgbm90IHNldAojIENP
TkZJR19GQl9NQVRST1ggaXMgbm90IHNldAojIENPTkZJR19GQl9SQURFT04gaXMgbm90IHNldAoj
IENPTkZJR19GQl9BVFkxMjggaXMgbm90IHNldAojIENPTkZJR19GQl9BVFkgaXMgbm90IHNldAoj
IENPTkZJR19GQl9TMyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1NBVkFHRSBpcyBub3Qgc2V0CiMg
Q09ORklHX0ZCX1NJUyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZJQSBpcyBub3Qgc2V0CiMgQ09O
RklHX0ZCX05FT01BR0lDIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfS1lSTyBpcyBub3Qgc2V0CiMg
Q09ORklHX0ZCXzNERlggaXMgbm90IHNldAojIENPTkZJR19GQl9WT09ET08xIGlzIG5vdCBzZXQK
IyBDT05GSUdfRkJfVlQ4NjIzIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVFJJREVOVCBpcyBub3Qg
c2V0CiMgQ09ORklHX0ZCX0FSSyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1BNMyBpcyBub3Qgc2V0
CiMgQ09ORklHX0ZCX0NBUk1JTkUgaXMgbm90IHNldAojIENPTkZJR19GQl9TTTUwMSBpcyBub3Qg
c2V0CiMgQ09ORklHX0ZCX1NNU0NVRlggaXMgbm90IHNldAojIENPTkZJR19GQl9VREwgaXMgbm90
IHNldAojIENPTkZJR19GQl9JQk1fR1hUNDUwMCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZJUlRV
QUwgaXMgbm90IHNldAojIENPTkZJR19YRU5fRkJERVZfRlJPTlRFTkQgaXMgbm90IHNldAojIENP
TkZJR19GQl9NRVRST05PTUUgaXMgbm90IHNldAojIENPTkZJR19GQl9NQjg2MlhYIGlzIG5vdCBz
ZXQKQ09ORklHX0ZCX0hZUEVSVj1tCiMgQ09ORklHX0ZCX1NJTVBMRSBpcyBub3Qgc2V0CiMgQ09O
RklHX0ZCX1NNNzEyIGlzIG5vdCBzZXQKIyBlbmQgb2YgRnJhbWUgYnVmZmVyIERldmljZXMKCiMK
IyBCYWNrbGlnaHQgJiBMQ0QgZGV2aWNlIHN1cHBvcnQKIwpDT05GSUdfTENEX0NMQVNTX0RFVklD
RT1tCiMgQ09ORklHX0xDRF9MNEYwMDI0MlQwMyBpcyBub3Qgc2V0CiMgQ09ORklHX0xDRF9MTVMy
ODNHRjA1IGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX0xUVjM1MFFWIGlzIG5vdCBzZXQKIyBDT05G
SUdfTENEX0lMSTkyMlggaXMgbm90IHNldAojIENPTkZJR19MQ0RfSUxJOTMyMCBpcyBub3Qgc2V0
CiMgQ09ORklHX0xDRF9URE8yNE0gaXMgbm90IHNldAojIENPTkZJR19MQ0RfVkdHMjQzMkE0IGlz
IG5vdCBzZXQKQ09ORklHX0xDRF9QTEFURk9STT1tCiMgQ09ORklHX0xDRF9BTVMzNjlGRzA2IGlz
IG5vdCBzZXQKIyBDT05GSUdfTENEX0xNUzUwMUtGMDMgaXMgbm90IHNldAojIENPTkZJR19MQ0Rf
SFg4MzU3IGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX09UTTMyMjVBIGlzIG5vdCBzZXQKQ09ORklH
X0JBQ0tMSUdIVF9DTEFTU19ERVZJQ0U9eQojIENPTkZJR19CQUNLTElHSFRfR0VORVJJQyBpcyBu
b3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9QV00gaXMgbm90IHNldApDT05GSUdfQkFDS0xJR0hU
X0FQUExFPW0KIyBDT05GSUdfQkFDS0xJR0hUX1FDT01fV0xFRCBpcyBub3Qgc2V0CiMgQ09ORklH
X0JBQ0tMSUdIVF9TQUhBUkEgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfQURQODg2MCBp
cyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9BRFA4ODcwIGlzIG5vdCBzZXQKIyBDT05GSUdf
QkFDS0xJR0hUX0xNMzYzMEEgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfTE0zNjM5IGlz
IG5vdCBzZXQKQ09ORklHX0JBQ0tMSUdIVF9MUDg1NVg9bQojIENPTkZJR19CQUNLTElHSFRfR1BJ
TyBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9MVjUyMDdMUCBpcyBub3Qgc2V0CiMgQ09O
RklHX0JBQ0tMSUdIVF9CRDYxMDcgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfQVJDWENO
TiBpcyBub3Qgc2V0CiMgZW5kIG9mIEJhY2tsaWdodCAmIExDRCBkZXZpY2Ugc3VwcG9ydAoKQ09O
RklHX0hETUk9eQoKIwojIENvbnNvbGUgZGlzcGxheSBkcml2ZXIgc3VwcG9ydAojCkNPTkZJR19W
R0FfQ09OU09MRT15CkNPTkZJR19WR0FDT05fU09GVF9TQ1JPTExCQUNLPXkKQ09ORklHX1ZHQUNP
Tl9TT0ZUX1NDUk9MTEJBQ0tfU0laRT02NAojIENPTkZJR19WR0FDT05fU09GVF9TQ1JPTExCQUNL
X1BFUlNJU1RFTlRfRU5BQkxFX0JZX0RFRkFVTFQgaXMgbm90IHNldApDT05GSUdfRFVNTVlfQ09O
U09MRT15CkNPTkZJR19EVU1NWV9DT05TT0xFX0NPTFVNTlM9ODAKQ09ORklHX0RVTU1ZX0NPTlNP
TEVfUk9XUz0yNQpDT05GSUdfRlJBTUVCVUZGRVJfQ09OU09MRT15CkNPTkZJR19GUkFNRUJVRkZF
Ul9DT05TT0xFX0RFVEVDVF9QUklNQVJZPXkKQ09ORklHX0ZSQU1FQlVGRkVSX0NPTlNPTEVfUk9U
QVRJT049eQojIENPTkZJR19GUkFNRUJVRkZFUl9DT05TT0xFX0RFRkVSUkVEX1RBS0VPVkVSIGlz
IG5vdCBzZXQKIyBlbmQgb2YgQ29uc29sZSBkaXNwbGF5IGRyaXZlciBzdXBwb3J0CgpDT05GSUdf
TE9HTz15CiMgQ09ORklHX0xPR09fTElOVVhfTU9OTyBpcyBub3Qgc2V0CiMgQ09ORklHX0xPR09f
TElOVVhfVkdBMTYgaXMgbm90IHNldApDT05GSUdfTE9HT19MSU5VWF9DTFVUMjI0PXkKIyBlbmQg
b2YgR3JhcGhpY3Mgc3VwcG9ydAoKQ09ORklHX1NPVU5EPW0KQ09ORklHX1NPVU5EX09TU19DT1JF
PXkKQ09ORklHX1NPVU5EX09TU19DT1JFX1BSRUNMQUlNPXkKQ09ORklHX1NORD1tCkNPTkZJR19T
TkRfVElNRVI9bQpDT05GSUdfU05EX1BDTT1tCkNPTkZJR19TTkRfUENNX0VMRD15CkNPTkZJR19T
TkRfSFdERVA9bQpDT05GSUdfU05EX1NFUV9ERVZJQ0U9bQpDT05GSUdfU05EX1JBV01JREk9bQpD
T05GSUdfU05EX0NPTVBSRVNTX09GRkxPQUQ9bQpDT05GSUdfU05EX0pBQ0s9eQpDT05GSUdfU05E
X0pBQ0tfSU5QVVRfREVWPXkKQ09ORklHX1NORF9PU1NFTVVMPXkKIyBDT05GSUdfU05EX01JWEVS
X09TUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9QQ01fT1NTIGlzIG5vdCBzZXQKQ09ORklHX1NO
RF9QQ01fVElNRVI9eQpDT05GSUdfU05EX0hSVElNRVI9bQpDT05GSUdfU05EX0RZTkFNSUNfTUlO
T1JTPXkKQ09ORklHX1NORF9NQVhfQ0FSRFM9MzIKIyBDT05GSUdfU05EX1NVUFBPUlRfT0xEX0FQ
SSBpcyBub3Qgc2V0CkNPTkZJR19TTkRfUFJPQ19GUz15CkNPTkZJR19TTkRfVkVSQk9TRV9QUk9D
RlM9eQojIENPTkZJR19TTkRfVkVSQk9TRV9QUklOVEsgaXMgbm90IHNldAojIENPTkZJR19TTkRf
REVCVUcgaXMgbm90IHNldApDT05GSUdfU05EX1ZNQVNURVI9eQpDT05GSUdfU05EX0RNQV9TR0JV
Rj15CkNPTkZJR19TTkRfU0VRVUVOQ0VSPW0KQ09ORklHX1NORF9TRVFfRFVNTVk9bQpDT05GSUdf
U05EX1NFUVVFTkNFUl9PU1M9bQpDT05GSUdfU05EX1NFUV9IUlRJTUVSX0RFRkFVTFQ9eQpDT05G
SUdfU05EX1NFUV9NSURJX0VWRU5UPW0KQ09ORklHX1NORF9TRVFfTUlEST1tCkNPTkZJR19TTkRf
U0VRX01JRElfRU1VTD1tCkNPTkZJR19TTkRfU0VRX1ZJUk1JREk9bQpDT05GSUdfU05EX01QVTQw
MV9VQVJUPW0KQ09ORklHX1NORF9PUEwzX0xJQj1tCkNPTkZJR19TTkRfT1BMM19MSUJfU0VRPW0K
Q09ORklHX1NORF9WWF9MSUI9bQpDT05GSUdfU05EX0FDOTdfQ09ERUM9bQpDT05GSUdfU05EX0RS
SVZFUlM9eQpDT05GSUdfU05EX1BDU1A9bQpDT05GSUdfU05EX0RVTU1ZPW0KQ09ORklHX1NORF9B
TE9PUD1tCkNPTkZJR19TTkRfVklSTUlEST1tCkNPTkZJR19TTkRfTVRQQVY9bQojIENPTkZJR19T
TkRfTVRTNjQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU0VSSUFMX1UxNjU1MCBpcyBub3Qgc2V0
CkNPTkZJR19TTkRfTVBVNDAxPW0KIyBDT05GSUdfU05EX1BPUlRNQU4yWDQgaXMgbm90IHNldApD
T05GSUdfU05EX0FDOTdfUE9XRVJfU0FWRT15CkNPTkZJR19TTkRfQUM5N19QT1dFUl9TQVZFX0RF
RkFVTFQ9NQpDT05GSUdfU05EX1BDST15CkNPTkZJR19TTkRfQUQxODg5PW0KIyBDT05GSUdfU05E
X0FMUzMwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9BTFM0MDAwIGlzIG5vdCBzZXQKQ09ORklH
X1NORF9BTEk1NDUxPW0KQ09ORklHX1NORF9BU0lIUEk9bQpDT05GSUdfU05EX0FUSUlYUD1tCkNP
TkZJR19TTkRfQVRJSVhQX01PREVNPW0KQ09ORklHX1NORF9BVTg4MTA9bQpDT05GSUdfU05EX0FV
ODgyMD1tCkNPTkZJR19TTkRfQVU4ODMwPW0KIyBDT05GSUdfU05EX0FXMiBpcyBub3Qgc2V0CiMg
Q09ORklHX1NORF9BWlQzMzI4IGlzIG5vdCBzZXQKQ09ORklHX1NORF9CVDg3WD1tCiMgQ09ORklH
X1NORF9CVDg3WF9PVkVSQ0xPQ0sgaXMgbm90IHNldApDT05GSUdfU05EX0NBMDEwNj1tCkNPTkZJ
R19TTkRfQ01JUENJPW0KQ09ORklHX1NORF9PWFlHRU5fTElCPW0KQ09ORklHX1NORF9PWFlHRU49
bQojIENPTkZJR19TTkRfQ1M0MjgxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9DUzQ2WFg9bQpDT05G
SUdfU05EX0NTNDZYWF9ORVdfRFNQPXkKQ09ORklHX1NORF9DVFhGST1tCkNPTkZJR19TTkRfREFS
TEEyMD1tCkNPTkZJR19TTkRfR0lOQTIwPW0KQ09ORklHX1NORF9MQVlMQTIwPW0KQ09ORklHX1NO
RF9EQVJMQTI0PW0KQ09ORklHX1NORF9HSU5BMjQ9bQpDT05GSUdfU05EX0xBWUxBMjQ9bQpDT05G
SUdfU05EX01PTkE9bQpDT05GSUdfU05EX01JQT1tCkNPTkZJR19TTkRfRUNITzNHPW0KQ09ORklH
X1NORF9JTkRJR089bQpDT05GSUdfU05EX0lORElHT0lPPW0KQ09ORklHX1NORF9JTkRJR09ESj1t
CkNPTkZJR19TTkRfSU5ESUdPSU9YPW0KQ09ORklHX1NORF9JTkRJR09ESlg9bQpDT05GSUdfU05E
X0VNVTEwSzE9bQpDT05GSUdfU05EX0VNVTEwSzFfU0VRPW0KQ09ORklHX1NORF9FTVUxMEsxWD1t
CkNPTkZJR19TTkRfRU5TMTM3MD1tCkNPTkZJR19TTkRfRU5TMTM3MT1tCiMgQ09ORklHX1NORF9F
UzE5MzggaXMgbm90IHNldApDT05GSUdfU05EX0VTMTk2OD1tCkNPTkZJR19TTkRfRVMxOTY4X0lO
UFVUPXkKQ09ORklHX1NORF9FUzE5NjhfUkFESU89eQojIENPTkZJR19TTkRfRk04MDEgaXMgbm90
IHNldApDT05GSUdfU05EX0hEU1A9bQpDT05GSUdfU05EX0hEU1BNPW0KQ09ORklHX1NORF9JQ0Ux
NzEyPW0KQ09ORklHX1NORF9JQ0UxNzI0PW0KQ09ORklHX1NORF9JTlRFTDhYMD1tCkNPTkZJR19T
TkRfSU5URUw4WDBNPW0KQ09ORklHX1NORF9LT1JHMTIxMj1tCkNPTkZJR19TTkRfTE9MQT1tCkNP
TkZJR19TTkRfTFg2NDY0RVM9bQpDT05GSUdfU05EX01BRVNUUk8zPW0KQ09ORklHX1NORF9NQUVT
VFJPM19JTlBVVD15CkNPTkZJR19TTkRfTUlYQVJUPW0KIyBDT05GSUdfU05EX05NMjU2IGlzIG5v
dCBzZXQKQ09ORklHX1NORF9QQ1hIUj1tCiMgQ09ORklHX1NORF9SSVBUSURFIGlzIG5vdCBzZXQK
Q09ORklHX1NORF9STUUzMj1tCkNPTkZJR19TTkRfUk1FOTY9bQpDT05GSUdfU05EX1JNRTk2NTI9
bQojIENPTkZJR19TTkRfU09OSUNWSUJFUyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfVFJJREVOVD1t
CkNPTkZJR19TTkRfVklBODJYWD1tCkNPTkZJR19TTkRfVklBODJYWF9NT0RFTT1tCkNPTkZJR19T
TkRfVklSVFVPU089bQpDT05GSUdfU05EX1ZYMjIyPW0KIyBDT05GSUdfU05EX1lNRlBDSSBpcyBu
b3Qgc2V0CgojCiMgSEQtQXVkaW8KIwpDT05GSUdfU05EX0hEQT1tCkNPTkZJR19TTkRfSERBX0lO
VEVMPW0KQ09ORklHX1NORF9IREFfSFdERVA9eQpDT05GSUdfU05EX0hEQV9SRUNPTkZJRz15CkNP
TkZJR19TTkRfSERBX0lOUFVUX0JFRVA9eQpDT05GSUdfU05EX0hEQV9JTlBVVF9CRUVQX01PREU9
MApDT05GSUdfU05EX0hEQV9QQVRDSF9MT0FERVI9eQpDT05GSUdfU05EX0hEQV9DT0RFQ19SRUFM
VEVLPW0KQ09ORklHX1NORF9IREFfQ09ERUNfQU5BTE9HPW0KQ09ORklHX1NORF9IREFfQ09ERUNf
U0lHTUFURUw9bQpDT05GSUdfU05EX0hEQV9DT0RFQ19WSUE9bQpDT05GSUdfU05EX0hEQV9DT0RF
Q19IRE1JPW0KQ09ORklHX1NORF9IREFfQ09ERUNfQ0lSUlVTPW0KQ09ORklHX1NORF9IREFfQ09E
RUNfQ09ORVhBTlQ9bQpDT05GSUdfU05EX0hEQV9DT0RFQ19DQTAxMTA9bQpDT05GSUdfU05EX0hE
QV9DT0RFQ19DQTAxMzI9bQpDT05GSUdfU05EX0hEQV9DT0RFQ19DQTAxMzJfRFNQPXkKQ09ORklH
X1NORF9IREFfQ09ERUNfQ01FRElBPW0KQ09ORklHX1NORF9IREFfQ09ERUNfU0kzMDU0PW0KQ09O
RklHX1NORF9IREFfR0VORVJJQz1tCkNPTkZJR19TTkRfSERBX1BPV0VSX1NBVkVfREVGQVVMVD0w
CiMgZW5kIG9mIEhELUF1ZGlvCgpDT05GSUdfU05EX0hEQV9DT1JFPW0KQ09ORklHX1NORF9IREFf
RFNQX0xPQURFUj15CkNPTkZJR19TTkRfSERBX0NPTVBPTkVOVD15CkNPTkZJR19TTkRfSERBX0k5
MTU9eQpDT05GSUdfU05EX0hEQV9FWFRfQ09SRT1tCkNPTkZJR19TTkRfSERBX1BSRUFMTE9DX1NJ
WkU9NTEyCkNPTkZJR19TTkRfSU5URUxfTkhMVD15CkNPTkZJR19TTkRfSU5URUxfRFNQX0NPTkZJ
Rz1tCiMgQ09ORklHX1NORF9TUEkgaXMgbm90IHNldApDT05GSUdfU05EX1VTQj15CkNPTkZJR19T
TkRfVVNCX0FVRElPPW0KQ09ORklHX1NORF9VU0JfQVVESU9fVVNFX01FRElBX0NPTlRST0xMRVI9
eQpDT05GSUdfU05EX1VTQl9VQTEwMT1tCkNPTkZJR19TTkRfVVNCX1VTWDJZPW0KQ09ORklHX1NO
RF9VU0JfQ0FJQVE9bQpDT05GSUdfU05EX1VTQl9DQUlBUV9JTlBVVD15CkNPTkZJR19TTkRfVVNC
X1VTMTIyTD1tCkNPTkZJR19TTkRfVVNCXzZGSVJFPW0KQ09ORklHX1NORF9VU0JfSElGQUNFPW0K
Q09ORklHX1NORF9CQ0QyMDAwPW0KQ09ORklHX1NORF9VU0JfTElORTY9bQpDT05GSUdfU05EX1VT
Ql9QT0Q9bQpDT05GSUdfU05EX1VTQl9QT0RIRD1tCkNPTkZJR19TTkRfVVNCX1RPTkVQT1JUPW0K
Q09ORklHX1NORF9VU0JfVkFSSUFYPW0KQ09ORklHX1NORF9GSVJFV0lSRT15CkNPTkZJR19TTkRf
RklSRVdJUkVfTElCPW0KIyBDT05GSUdfU05EX0RJQ0UgaXMgbm90IHNldAojIENPTkZJR19TTkRf
T1hGVyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfSVNJR0hUPW0KIyBDT05GSUdfU05EX0ZJUkVXT1JL
UyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9CRUJPQiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9G
SVJFV0lSRV9ESUdJMDBYIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0ZJUkVXSVJFX1RBU0NBTSBp
cyBub3Qgc2V0CiMgQ09ORklHX1NORF9GSVJFV0lSRV9NT1RVIGlzIG5vdCBzZXQKIyBDT05GSUdf
U05EX0ZJUkVGQUNFIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0M9bQpDT05GSUdfU05EX1NPQ19D
T01QUkVTUz15CkNPTkZJR19TTkRfU09DX1RPUE9MT0dZPXkKQ09ORklHX1NORF9TT0NfQUNQST1t
CiMgQ09ORklHX1NORF9TT0NfQU1EX0FDUCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQU1E
X0FDUDN4IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0FUTUVMX1NPQyBpcyBub3Qgc2V0CiMgQ09O
RklHX1NORF9CQ002M1hYX0kyU19XSElTVExFUiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9ERVNJ
R05XQVJFX0kyUyBpcyBub3Qgc2V0CgojCiMgU29DIEF1ZGlvIGZvciBGcmVlc2NhbGUgQ1BVcwoj
CgojCiMgQ29tbW9uIFNvQyBBdWRpbyBvcHRpb25zIGZvciBGcmVlc2NhbGUgQ1BVczoKIwojIENP
TkZJR19TTkRfU09DX0ZTTF9BU1JDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19GU0xfU0FJ
IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19GU0xfQVVETUlYIGlzIG5vdCBzZXQKIyBDT05G
SUdfU05EX1NPQ19GU0xfU1NJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19GU0xfU1BESUYg
aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0ZTTF9FU0FJIGlzIG5vdCBzZXQKIyBDT05GSUdf
U05EX1NPQ19GU0xfTUlDRklMIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19JTVhfQVVETVVY
IGlzIG5vdCBzZXQKIyBlbmQgb2YgU29DIEF1ZGlvIGZvciBGcmVlc2NhbGUgQ1BVcwoKIyBDT05G
SUdfU05EX0kyU19ISTYyMTBfSTJTIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19JTUcgaXMg
bm90IHNldApDT05GSUdfU05EX1NPQ19JTlRFTF9TU1RfVE9QTEVWRUw9eQpDT05GSUdfU05EX1NT
VF9JUEM9bQpDT05GSUdfU05EX1NTVF9JUENfQUNQST1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NT
VF9BQ1BJPW0KQ09ORklHX1NORF9TT0NfSU5URUxfU1NUPW0KQ09ORklHX1NORF9TT0NfSU5URUxf
U1NUX0ZJUk1XQVJFPW0KQ09ORklHX1NORF9TT0NfSU5URUxfSEFTV0VMTD1tCkNPTkZJR19TTkRf
U1NUX0FUT01fSElGSTJfUExBVEZPUk09bQojIENPTkZJR19TTkRfU1NUX0FUT01fSElGSTJfUExB
VEZPUk1fUENJIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TU1RfQVRPTV9ISUZJMl9QTEFURk9STV9B
Q1BJPW0KQ09ORklHX1NORF9TT0NfSU5URUxfU0tZTEFLRT1tCkNPTkZJR19TTkRfU09DX0lOVEVM
X1NLTD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0FQTD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0tC
TD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0dMSz1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0NOTD1t
CkNPTkZJR19TTkRfU09DX0lOVEVMX0NGTD1tCiMgQ09ORklHX1NORF9TT0NfSU5URUxfQ01MX0gg
aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0lOVEVMX0NNTF9MUCBpcyBub3Qgc2V0CkNPTkZJ
R19TTkRfU09DX0lOVEVMX1NLWUxBS0VfRkFNSUxZPW0KQ09ORklHX1NORF9TT0NfSU5URUxfU0tZ
TEFLRV9TU1BfQ0xLPW0KIyBDT05GSUdfU05EX1NPQ19JTlRFTF9TS1lMQUtFX0hEQVVESU9fQ09E
RUMgaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19JTlRFTF9TS1lMQUtFX0NPTU1PTj1tCkNPTkZJ
R19TTkRfU09DX0FDUElfSU5URUxfTUFUQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9NQUNIPXkK
IyBDT05GSUdfU05EX1NPQ19JTlRFTF9VU0VSX0ZSSUVORExZX0xPTkdfTkFNRVMgaXMgbm90IHNl
dApDT05GSUdfU05EX1NPQ19JTlRFTF9IQVNXRUxMX01BQ0g9bQojIENPTkZJR19TTkRfU09DX0lO
VEVMX0JEV19SVDU2NTBfTUFDSCBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU09DX0lOVEVMX0JEV19S
VDU2NzdfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JST0FEV0VMTF9NQUNIPW0KQ09ORklH
X1NORF9TT0NfSU5URUxfQllUQ1JfUlQ1NjQwX01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9C
WVRDUl9SVDU2NTFfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0NIVF9CU1dfUlQ1NjcyX01B
Q0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9DSFRfQlNXX1JUNTY0NV9NQUNIPW0KQ09ORklHX1NO
RF9TT0NfSU5URUxfQ0hUX0JTV19NQVg5ODA5MF9USV9NQUNIPW0KIyBDT05GSUdfU05EX1NPQ19J
TlRFTF9DSFRfQlNXX05BVTg4MjRfTUFDSCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfSU5U
RUxfQllUX0NIVF9DWDIwNzJYX01BQ0ggaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19JTlRFTF9C
WVRfQ0hUX0RBNzIxM19NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfQllUX0NIVF9FUzgzMTZf
TUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JZVF9DSFRfTk9DT0RFQ19NQUNIPW0KQ09ORklH
X1NORF9TT0NfSU5URUxfU0tMX1JUMjg2X01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9TS0xf
TkFVODhMMjVfU1NNNDU2N19NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfU0tMX05BVTg4TDI1
X01BWDk4MzU3QV9NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfREE3MjE5X01BWDk4MzU3QV9H
RU5FUklDPW0KQ09ORklHX1NORF9TT0NfSU5URUxfQlhUX0RBNzIxOV9NQVg5ODM1N0FfQ09NTU9O
PW0KQ09ORklHX1NORF9TT0NfSU5URUxfQlhUX0RBNzIxOV9NQVg5ODM1N0FfTUFDSD1tCkNPTkZJ
R19TTkRfU09DX0lOVEVMX0JYVF9SVDI5OF9NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfS0JM
X1JUNTY2M19NQVg5ODkyN19NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfS0JMX1JUNTY2M19S
VDU1MTRfTUFYOTg5MjdfTUFDSD1tCiMgQ09ORklHX1NORF9TT0NfSU5URUxfS0JMX0RBNzIxOV9N
QVg5ODM1N0FfTUFDSCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfSU5URUxfS0JMX0RBNzIx
OV9NQVg5ODkyN19NQUNIIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19JTlRFTF9LQkxfUlQ1
NjYwX01BQ0ggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX01US19CVENWU0QgaXMgbm90IHNl
dAojIENPTkZJR19TTkRfU09DX1NPRl9UT1BMRVZFTCBpcyBub3Qgc2V0CgojCiMgU1RNaWNyb2Vs
ZWN0cm9uaWNzIFNUTTMyIFNPQyBhdWRpbyBzdXBwb3J0CiMKIyBlbmQgb2YgU1RNaWNyb2VsZWN0
cm9uaWNzIFNUTTMyIFNPQyBhdWRpbyBzdXBwb3J0CgojIENPTkZJR19TTkRfU09DX1hJTElOWF9J
MlMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1hJTElOWF9BVURJT19GT1JNQVRURVIgaXMg
bm90IHNldAojIENPTkZJR19TTkRfU09DX1hJTElOWF9TUERJRiBpcyBub3Qgc2V0CiMgQ09ORklH
X1NORF9TT0NfWFRGUEdBX0kyUyBpcyBub3Qgc2V0CiMgQ09ORklHX1pYX1RETSBpcyBub3Qgc2V0
CkNPTkZJR19TTkRfU09DX0kyQ19BTkRfU1BJPW0KCiMKIyBDT0RFQyBkcml2ZXJzCiMKIyBDT05G
SUdfU05EX1NPQ19BQzk3X0NPREVDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BREFVMTcw
MSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQURBVTE3NjFfSTJDIGlzIG5vdCBzZXQKIyBD
T05GSUdfU05EX1NPQ19BREFVMTc2MV9TUEkgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FE
QVU3MDAyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BREFVNzExOF9IVyBpcyBub3Qgc2V0
CiMgQ09ORklHX1NORF9TT0NfQURBVTcxMThfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP
Q19BSzQxMDQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FLNDExOCBpcyBub3Qgc2V0CiMg
Q09ORklHX1NORF9TT0NfQUs0NDU4IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzQ1NTQg
aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FLNDYxMyBpcyBub3Qgc2V0CiMgQ09ORklHX1NO
RF9TT0NfQUs0NjQyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzUzODYgaXMgbm90IHNl
dAojIENPTkZJR19TTkRfU09DX0FLNTU1OCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQUxD
NTYyMyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQkQyODYyMyBpcyBub3Qgc2V0CiMgQ09O
RklHX1NORF9TT0NfQlRfU0NPIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzM1TDMyIGlz
IG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzM1TDMzIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E
X1NPQ19DUzM1TDM0IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzM1TDM1IGlzIG5vdCBz
ZXQKIyBDT05GSUdfU05EX1NPQ19DUzM1TDM2IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19D
UzQyTDQyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQyTDUxX0kyQyBpcyBub3Qgc2V0
CiMgQ09ORklHX1NORF9TT0NfQ1M0Mkw1MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0
Mkw1NiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0Mkw3MyBpcyBub3Qgc2V0CiMgQ09O
RklHX1NORF9TT0NfQ1M0MjY1IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQyNzAgaXMg
bm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDI3MV9JMkMgaXMgbm90IHNldAojIENPTkZJR19T
TkRfU09DX0NTNDI3MV9TUEkgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDJYWDhfSTJD
IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQzMTMwIGlzIG5vdCBzZXQKIyBDT05GSUdf
U05EX1NPQ19DUzQzNDEgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDM0OSBpcyBub3Qg
c2V0CiMgQ09ORklHX1NORF9TT0NfQ1M1M0wzMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf
Q1gyMDcyWCBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU09DX0RBNzIxMz1tCkNPTkZJR19TTkRfU09D
X0RBNzIxOT1tCkNPTkZJR19TTkRfU09DX0RNSUM9bQojIENPTkZJR19TTkRfU09DX0VTNzEzNCBp
cyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRVM3MjQxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9T
T0NfRVM4MzE2PW0KIyBDT05GSUdfU05EX1NPQ19FUzgzMjhfSTJDIGlzIG5vdCBzZXQKIyBDT05G
SUdfU05EX1NPQ19FUzgzMjhfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19HVE02MDEg
aXMgbm90IHNldApDT05GSUdfU05EX1NPQ19IREFDX0hETUk9bQojIENPTkZJR19TTkRfU09DX0lO
Tk9fUkszMDM2IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19NQVg5ODA4OCBpcyBub3Qgc2V0
CkNPTkZJR19TTkRfU09DX01BWDk4MDkwPW0KQ09ORklHX1NORF9TT0NfTUFYOTgzNTdBPW0KIyBD
T05GSUdfU05EX1NPQ19NQVg5ODUwNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfTUFYOTg2
NyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU09DX01BWDk4OTI3PW0KIyBDT05GSUdfU05EX1NPQ19N
QVg5ODM3MyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfTUFYOTg2MCBpcyBub3Qgc2V0CiMg
Q09ORklHX1NORF9TT0NfTVNNODkxNl9XQ0RfRElHSVRBTCBpcyBub3Qgc2V0CiMgQ09ORklHX1NO
RF9TT0NfUENNMTY4MSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNMTc4OV9JMkMgaXMg
bm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTE3OVhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdf
U05EX1NPQ19QQ00xNzlYX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNMTg2WF9J
MkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTE4NlhfU1BJIGlzIG5vdCBzZXQKIyBD
T05GSUdfU05EX1NPQ19QQ00zMDYwX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENN
MzA2MF9TUEkgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTMxNjhBX0kyQyBpcyBub3Qg
c2V0CiMgQ09ORklHX1NORF9TT0NfUENNMzE2OEFfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E
X1NPQ19QQ001MTJ4X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNNTEyeF9TUEkg
aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1JLMzMyOCBpcyBub3Qgc2V0CkNPTkZJR19TTkRf
U09DX1JMNjIzMT1tCkNPTkZJR19TTkRfU09DX1JMNjM0N0E9bQpDT05GSUdfU05EX1NPQ19SVDI4
Nj1tCkNPTkZJR19TTkRfU09DX1JUMjk4PW0KQ09ORklHX1NORF9TT0NfUlQ1NTE0PW0KQ09ORklH
X1NORF9TT0NfUlQ1NTE0X1NQST1tCiMgQ09ORklHX1NORF9TT0NfUlQ1NjE2IGlzIG5vdCBzZXQK
IyBDT05GSUdfU05EX1NPQ19SVDU2MzEgaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19SVDU2NDA9
bQpDT05GSUdfU05EX1NPQ19SVDU2NDU9bQpDT05GSUdfU05EX1NPQ19SVDU2NTE9bQpDT05GSUdf
U05EX1NPQ19SVDU2NjM9bQpDT05GSUdfU05EX1NPQ19SVDU2NzA9bQpDT05GSUdfU05EX1NPQ19S
VDU2Nzc9bQpDT05GSUdfU05EX1NPQ19SVDU2NzdfU1BJPW0KIyBDT05GSUdfU05EX1NPQ19TR1RM
NTAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfU0lNUExFX0FNUExJRklFUiBpcyBub3Qg
c2V0CiMgQ09ORklHX1NORF9TT0NfU0lSRl9BVURJT19DT0RFQyBpcyBub3Qgc2V0CiMgQ09ORklH
X1NORF9TT0NfU1BESUYgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1NTTTIzMDUgaXMgbm90
IHNldAojIENPTkZJR19TTkRfU09DX1NTTTI2MDJfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E
X1NPQ19TU00yNjAyX0kyQyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU09DX1NTTTQ1Njc9bQojIENP
TkZJR19TTkRfU09DX1NUQTMyWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfU1RBMzUwIGlz
IG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19TVElfU0FTIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E
X1NPQ19UQVMyNTUyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UQVMyNTYyIGlzIG5vdCBz
ZXQKIyBDT05GSUdfU05EX1NPQ19UQVMyNzcwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19U
QVM1MDg2IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UQVM1NzFYIGlzIG5vdCBzZXQKIyBD
T05GSUdfU05EX1NPQ19UQVM1NzIwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UQVM2NDI0
IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UREE3NDE5IGlzIG5vdCBzZXQKIyBDT05GSUdf
U05EX1NPQ19URkE5ODc5IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UTFYzMjBBSUMyM19J
MkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RMVjMyMEFJQzIzX1NQSSBpcyBub3Qgc2V0
CiMgQ09ORklHX1NORF9TT0NfVExWMzIwQUlDMzFYWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9T
T0NfVExWMzIwQUlDMzJYNF9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RMVjMyMEFJ
QzMyWDRfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UTFYzMjBBSUMzWCBpcyBub3Qg
c2V0CiMgQ09ORklHX1NORF9TT0NfVExWMzIwQURDWDE0MCBpcyBub3Qgc2V0CkNPTkZJR19TTkRf
U09DX1RTM0EyMjdFPW0KIyBDT05GSUdfU05EX1NPQ19UU0NTNDJYWCBpcyBub3Qgc2V0CiMgQ09O
RklHX1NORF9TT0NfVFNDUzQ1NCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVURBMTMzNCBp
cyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004NTEwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E
X1NPQ19XTTg1MjMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODUyNCBpcyBub3Qgc2V0
CiMgQ09ORklHX1NORF9TT0NfV004NTgwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3
MTEgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODcyOCBpcyBub3Qgc2V0CiMgQ09ORklH
X1NORF9TT0NfV004NzMxIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3MzcgaXMgbm90
IHNldAojIENPTkZJR19TTkRfU09DX1dNODc0MSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf
V004NzUwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3NTMgaXMgbm90IHNldAojIENP
TkZJR19TTkRfU09DX1dNODc3MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004Nzc2IGlz
IG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3ODIgaXMgbm90IHNldAojIENPTkZJR19TTkRf
U09DX1dNODgwNF9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODgwNF9TUEkgaXMg
bm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODkwMyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9T
T0NfV004OTA0IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5NjAgaXMgbm90IHNldAoj
IENPTkZJR19TTkRfU09DX1dNODk2MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004OTc0
IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5NzggaXMgbm90IHNldAojIENPTkZJR19T
TkRfU09DX1dNODk4NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfWlhfQVVEOTZQMjIgaXMg
bm90IHNldAojIENPTkZJR19TTkRfU09DX01BWDk3NTkgaXMgbm90IHNldAojIENPTkZJR19TTkRf
U09DX01UNjM1MSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfTVQ2MzU4IGlzIG5vdCBzZXQK
IyBDT05GSUdfU05EX1NPQ19NVDY2NjAgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX05BVTg1
NDAgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX05BVTg4MTAgaXMgbm90IHNldAojIENPTkZJ
R19TTkRfU09DX05BVTg4MjIgaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19OQVU4ODI0PW0KQ09O
RklHX1NORF9TT0NfTkFVODgyNT1tCiMgQ09ORklHX1NORF9TT0NfVFBBNjEzMEEyIGlzIG5vdCBz
ZXQKIyBlbmQgb2YgQ09ERUMgZHJpdmVycwoKIyBDT05GSUdfU05EX1NJTVBMRV9DQVJEIGlzIG5v
dCBzZXQKQ09ORklHX1NORF9YODY9eQpDT05GSUdfSERNSV9MUEVfQVVESU89bQpDT05GSUdfU05E
X1NZTlRIX0VNVVg9bQojIENPTkZJR19TTkRfWEVOX0ZST05URU5EIGlzIG5vdCBzZXQKQ09ORklH
X0FDOTdfQlVTPW0KCiMKIyBISUQgc3VwcG9ydAojCkNPTkZJR19ISUQ9eQpDT05GSUdfSElEX0JB
VFRFUllfU1RSRU5HVEg9eQpDT05GSUdfSElEUkFXPXkKQ09ORklHX1VISUQ9bQpDT05GSUdfSElE
X0dFTkVSSUM9eQoKIwojIFNwZWNpYWwgSElEIGRyaXZlcnMKIwpDT05GSUdfSElEX0E0VEVDSD15
CiMgQ09ORklHX0hJRF9BQ0NVVE9VQ0ggaXMgbm90IHNldApDT05GSUdfSElEX0FDUlVYPW0KIyBD
T05GSUdfSElEX0FDUlVYX0ZGIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9BUFBMRT15CkNPTkZJR19I
SURfQVBQTEVJUj1tCiMgQ09ORklHX0hJRF9BU1VTIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9BVVJF
QUw9bQpDT05GSUdfSElEX0JFTEtJTj15CiMgQ09ORklHX0hJRF9CRVRPUF9GRiBpcyBub3Qgc2V0
CiMgQ09ORklHX0hJRF9CSUdCRU5fRkYgaXMgbm90IHNldApDT05GSUdfSElEX0NIRVJSWT15CkNP
TkZJR19ISURfQ0hJQ09OWT15CiMgQ09ORklHX0hJRF9DT1JTQUlSIGlzIG5vdCBzZXQKIyBDT05G
SUdfSElEX0NPVUdBUiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9NQUNBTExZIGlzIG5vdCBzZXQK
Q09ORklHX0hJRF9QUk9ESUtFWVM9bQojIENPTkZJR19ISURfQ01FRElBIGlzIG5vdCBzZXQKIyBD
T05GSUdfSElEX0NQMjExMiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9DUkVBVElWRV9TQjA1NDAg
aXMgbm90IHNldApDT05GSUdfSElEX0NZUFJFU1M9eQpDT05GSUdfSElEX0RSQUdPTlJJU0U9bQoj
IENPTkZJR19EUkFHT05SSVNFX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX0VNU19GRiBpcyBu
b3Qgc2V0CiMgQ09ORklHX0hJRF9FTEFOIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9FTEVDT009bQoj
IENPTkZJR19ISURfRUxPIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9FWktFWT15CiMgQ09ORklHX0hJ
RF9HRU1CSVJEIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX0dGUk0gaXMgbm90IHNldAojIENPTkZJ
R19ISURfR0xPUklPVVMgaXMgbm90IHNldApDT05GSUdfSElEX0hPTFRFSz1tCiMgQ09ORklHX0hP
TFRFS19GRiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9HVDY4M1IgaXMgbm90IHNldApDT05GSUdf
SElEX0tFWVRPVUNIPW0KQ09ORklHX0hJRF9LWUU9bQpDT05GSUdfSElEX1VDTE9HSUM9bQpDT05G
SUdfSElEX1dBTFRPUD1tCiMgQ09ORklHX0hJRF9WSUVXU09OSUMgaXMgbm90IHNldApDT05GSUdf
SElEX0dZUkFUSU9OPW0KQ09ORklHX0hJRF9JQ0FERT1tCkNPTkZJR19ISURfSVRFPXkKIyBDT05G
SUdfSElEX0pBQlJBIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9UV0lOSEFOPW0KQ09ORklHX0hJRF9L
RU5TSU5HVE9OPXkKQ09ORklHX0hJRF9MQ1BPV0VSPW0KQ09ORklHX0hJRF9MRUQ9bQojIENPTkZJ
R19ISURfTEVOT1ZPIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9MT0dJVEVDSD15CkNPTkZJR19ISURf
TE9HSVRFQ0hfREo9bQpDT05GSUdfSElEX0xPR0lURUNIX0hJRFBQPW0KIyBDT05GSUdfTE9HSVRF
Q0hfRkYgaXMgbm90IHNldAojIENPTkZJR19MT0dJUlVNQkxFUEFEMl9GRiBpcyBub3Qgc2V0CiMg
Q09ORklHX0xPR0lHOTQwX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfTE9HSVdIRUVMU19GRiBpcyBu
b3Qgc2V0CkNPTkZJR19ISURfTUFHSUNNT1VTRT15CiMgQ09ORklHX0hJRF9NQUxUUk9OIGlzIG5v
dCBzZXQKIyBDT05GSUdfSElEX01BWUZMQVNIIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9SRURSQUdP
Tj15CkNPTkZJR19ISURfTUlDUk9TT0ZUPXkKQ09ORklHX0hJRF9NT05URVJFWT15CkNPTkZJR19I
SURfTVVMVElUT1VDSD1tCiMgQ09ORklHX0hJRF9OVEkgaXMgbm90IHNldApDT05GSUdfSElEX05U
UklHPXkKQ09ORklHX0hJRF9PUlRFSz1tCkNPTkZJR19ISURfUEFOVEhFUkxPUkQ9bQojIENPTkZJ
R19QQU5USEVSTE9SRF9GRiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9QRU5NT1VOVCBpcyBub3Qg
c2V0CkNPTkZJR19ISURfUEVUQUxZTlg9bQpDT05GSUdfSElEX1BJQ09MQ0Q9bQpDT05GSUdfSElE
X1BJQ09MQ0RfRkI9eQpDT05GSUdfSElEX1BJQ09MQ0RfQkFDS0xJR0hUPXkKQ09ORklHX0hJRF9Q
SUNPTENEX0xDRD15CkNPTkZJR19ISURfUElDT0xDRF9MRURTPXkKQ09ORklHX0hJRF9QSUNPTENE
X0NJUj15CkNPTkZJR19ISURfUExBTlRST05JQ1M9eQpDT05GSUdfSElEX1BSSU1BWD1tCiMgQ09O
RklHX0hJRF9SRVRST0RFIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9ST0NDQVQ9bQpDT05GSUdfSElE
X1NBSVRFSz1tCkNPTkZJR19ISURfU0FNU1VORz1tCkNPTkZJR19ISURfU09OWT1tCiMgQ09ORklH
X1NPTllfRkYgaXMgbm90IHNldApDT05GSUdfSElEX1NQRUVETElOSz1tCiMgQ09ORklHX0hJRF9T
VEVBTSBpcyBub3Qgc2V0CkNPTkZJR19ISURfU1RFRUxTRVJJRVM9bQpDT05GSUdfSElEX1NVTlBM
VVM9bQpDT05GSUdfSElEX1JNST1tCkNPTkZJR19ISURfR1JFRU5BU0lBPW0KIyBDT05GSUdfR1JF
RU5BU0lBX0ZGIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9IWVBFUlZfTU9VU0U9bQpDT05GSUdfSElE
X1NNQVJUSk9ZUExVUz1tCiMgQ09ORklHX1NNQVJUSk9ZUExVU19GRiBpcyBub3Qgc2V0CkNPTkZJ
R19ISURfVElWTz1tCkNPTkZJR19ISURfVE9QU0VFRD1tCkNPTkZJR19ISURfVEhJTkdNPW0KQ09O
RklHX0hJRF9USFJVU1RNQVNURVI9bQojIENPTkZJR19USFJVU1RNQVNURVJfRkYgaXMgbm90IHNl
dAojIENPTkZJR19ISURfVURSQVdfUFMzIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1UyRlpFUk8g
aXMgbm90IHNldApDT05GSUdfSElEX1dBQ09NPW0KQ09ORklHX0hJRF9XSUlNT1RFPW0KIyBDT05G
SUdfSElEX1hJTk1PIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9aRVJPUExVUz1tCiMgQ09ORklHX1pF
Uk9QTFVTX0ZGIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9aWURBQ1JPTj1tCkNPTkZJR19ISURfU0VO
U09SX0hVQj1tCkNPTkZJR19ISURfU0VOU09SX0NVU1RPTV9TRU5TT1I9bQpDT05GSUdfSElEX0FM
UFM9bQojIENPTkZJR19ISURfTUNQMjIyMSBpcyBub3Qgc2V0CiMgZW5kIG9mIFNwZWNpYWwgSElE
IGRyaXZlcnMKCiMKIyBVU0IgSElEIHN1cHBvcnQKIwpDT05GSUdfVVNCX0hJRD15CkNPTkZJR19I
SURfUElEPXkKQ09ORklHX1VTQl9ISURERVY9eQojIGVuZCBvZiBVU0IgSElEIHN1cHBvcnQKCiMK
IyBJMkMgSElEIHN1cHBvcnQKIwpDT05GSUdfSTJDX0hJRD1tCiMgZW5kIG9mIEkyQyBISUQgc3Vw
cG9ydAoKIwojIEludGVsIElTSCBISUQgc3VwcG9ydAojCkNPTkZJR19JTlRFTF9JU0hfSElEPXkK
IyBDT05GSUdfSU5URUxfSVNIX0ZJUk1XQVJFX0RPV05MT0FERVIgaXMgbm90IHNldAojIGVuZCBv
ZiBJbnRlbCBJU0ggSElEIHN1cHBvcnQKIyBlbmQgb2YgSElEIHN1cHBvcnQKCkNPTkZJR19VU0Jf
T0hDSV9MSVRUTEVfRU5ESUFOPXkKQ09ORklHX1VTQl9TVVBQT1JUPXkKQ09ORklHX1VTQl9DT01N
T049eQojIENPTkZJR19VU0JfTEVEX1RSSUcgaXMgbm90IHNldAojIENPTkZJR19VU0JfVUxQSV9C
VVMgaXMgbm90IHNldAojIENPTkZJR19VU0JfQ09OTl9HUElPIGlzIG5vdCBzZXQKQ09ORklHX1VT
Ql9BUkNIX0hBU19IQ0Q9eQpDT05GSUdfVVNCPXkKQ09ORklHX1VTQl9QQ0k9eQpDT05GSUdfVVNC
X0FOTk9VTkNFX05FV19ERVZJQ0VTPXkKCiMKIyBNaXNjZWxsYW5lb3VzIFVTQiBvcHRpb25zCiMK
Q09ORklHX1VTQl9ERUZBVUxUX1BFUlNJU1Q9eQojIENPTkZJR19VU0JfRFlOQU1JQ19NSU5PUlMg
aXMgbm90IHNldAojIENPTkZJR19VU0JfT1RHIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX09UR19X
SElURUxJU1QgaXMgbm90IHNldApDT05GSUdfVVNCX0xFRFNfVFJJR0dFUl9VU0JQT1JUPW0KQ09O
RklHX1VTQl9BVVRPU1VTUEVORF9ERUxBWT0yCkNPTkZJR19VU0JfTU9OPXkKCiMKIyBVU0IgSG9z
dCBDb250cm9sbGVyIERyaXZlcnMKIwojIENPTkZJR19VU0JfQzY3WDAwX0hDRCBpcyBub3Qgc2V0
CkNPTkZJR19VU0JfWEhDSV9IQ0Q9eQojIENPTkZJR19VU0JfWEhDSV9EQkdDQVAgaXMgbm90IHNl
dApDT05GSUdfVVNCX1hIQ0lfUENJPXkKIyBDT05GSUdfVVNCX1hIQ0lfUExBVEZPUk0gaXMgbm90
IHNldApDT05GSUdfVVNCX0VIQ0lfSENEPXkKQ09ORklHX1VTQl9FSENJX1JPT1RfSFVCX1RUPXkK
Q09ORklHX1VTQl9FSENJX1RUX05FV1NDSEVEPXkKQ09ORklHX1VTQl9FSENJX1BDST15CiMgQ09O
RklHX1VTQl9FSENJX0ZTTCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9FSENJX0hDRF9QTEFURk9S
TSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9PWFUyMTBIUF9IQ0QgaXMgbm90IHNldAojIENPTkZJ
R19VU0JfSVNQMTE2WF9IQ0QgaXMgbm90IHNldAojIENPTkZJR19VU0JfRk9URzIxMF9IQ0QgaXMg
bm90IHNldAojIENPTkZJR19VU0JfTUFYMzQyMV9IQ0QgaXMgbm90IHNldApDT05GSUdfVVNCX09I
Q0lfSENEPXkKQ09ORklHX1VTQl9PSENJX0hDRF9QQ0k9eQojIENPTkZJR19VU0JfT0hDSV9IQ0Rf
UExBVEZPUk0gaXMgbm90IHNldApDT05GSUdfVVNCX1VIQ0lfSENEPXkKIyBDT05GSUdfVVNCX1Ux
MzJfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NMODExX0hDRCBpcyBub3Qgc2V0CiMgQ09O
RklHX1VTQl9SOEE2NjU5N19IQ0QgaXMgbm90IHNldAojIENPTkZJR19VU0JfSENEX0JDTUEgaXMg
bm90IHNldAojIENPTkZJR19VU0JfSENEX1NTQiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9IQ0Rf
VEVTVF9NT0RFIGlzIG5vdCBzZXQKCiMKIyBVU0IgRGV2aWNlIENsYXNzIGRyaXZlcnMKIwpDT05G
SUdfVVNCX0FDTT1tCkNPTkZJR19VU0JfUFJJTlRFUj1tCkNPTkZJR19VU0JfV0RNPW0KQ09ORklH
X1VTQl9UTUM9bQoKIwojIE5PVEU6IFVTQl9TVE9SQUdFIGRlcGVuZHMgb24gU0NTSSBidXQgQkxL
X0RFVl9TRCBtYXkKIwoKIwojIGFsc28gYmUgbmVlZGVkOyBzZWUgVVNCX1NUT1JBR0UgSGVscCBm
b3IgbW9yZSBpbmZvCiMKQ09ORklHX1VTQl9TVE9SQUdFPW0KIyBDT05GSUdfVVNCX1NUT1JBR0Vf
REVCVUcgaXMgbm90IHNldApDT05GSUdfVVNCX1NUT1JBR0VfUkVBTFRFSz1tCkNPTkZJR19SRUFM
VEVLX0FVVE9QTT15CkNPTkZJR19VU0JfU1RPUkFHRV9EQVRBRkFCPW0KQ09ORklHX1VTQl9TVE9S
QUdFX0ZSRUVDT009bQpDT05GSUdfVVNCX1NUT1JBR0VfSVNEMjAwPW0KQ09ORklHX1VTQl9TVE9S
QUdFX1VTQkFUPW0KQ09ORklHX1VTQl9TVE9SQUdFX1NERFIwOT1tCkNPTkZJR19VU0JfU1RPUkFH
RV9TRERSNTU9bQpDT05GSUdfVVNCX1NUT1JBR0VfSlVNUFNIT1Q9bQpDT05GSUdfVVNCX1NUT1JB
R0VfQUxBVURBPW0KQ09ORklHX1VTQl9TVE9SQUdFX09ORVRPVUNIPW0KQ09ORklHX1VTQl9TVE9S
QUdFX0tBUk1BPW0KQ09ORklHX1VTQl9TVE9SQUdFX0NZUFJFU1NfQVRBQ0I9bQpDT05GSUdfVVNC
X1NUT1JBR0VfRU5FX1VCNjI1MD1tCkNPTkZJR19VU0JfVUFTPW0KCiMKIyBVU0IgSW1hZ2luZyBk
ZXZpY2VzCiMKQ09ORklHX1VTQl9NREM4MDA9bQpDT05GSUdfVVNCX01JQ1JPVEVLPW0KQ09ORklH
X1VTQklQX0NPUkU9bQojIENPTkZJR19VU0JJUF9WSENJX0hDRCBpcyBub3Qgc2V0CiMgQ09ORklH
X1VTQklQX0hPU1QgaXMgbm90IHNldAojIENPTkZJR19VU0JJUF9ERUJVRyBpcyBub3Qgc2V0CiMg
Q09ORklHX1VTQl9DRE5TMyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9NVVNCX0hEUkMgaXMgbm90
IHNldAojIENPTkZJR19VU0JfRFdDMyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9EV0MyIGlzIG5v
dCBzZXQKIyBDT05GSUdfVVNCX0NISVBJREVBIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lTUDE3
NjAgaXMgbm90IHNldAoKIwojIFVTQiBwb3J0IGRyaXZlcnMKIwpDT05GSUdfVVNCX1VTUzcyMD1t
CkNPTkZJR19VU0JfU0VSSUFMPXkKQ09ORklHX1VTQl9TRVJJQUxfQ09OU09MRT15CkNPTkZJR19V
U0JfU0VSSUFMX0dFTkVSSUM9eQojIENPTkZJR19VU0JfU0VSSUFMX1NJTVBMRSBpcyBub3Qgc2V0
CkNPTkZJR19VU0JfU0VSSUFMX0FJUkNBQkxFPW0KQ09ORklHX1VTQl9TRVJJQUxfQVJLMzExNj1t
CkNPTkZJR19VU0JfU0VSSUFMX0JFTEtJTj1tCkNPTkZJR19VU0JfU0VSSUFMX0NIMzQxPW0KQ09O
RklHX1VTQl9TRVJJQUxfV0hJVEVIRUFUPW0KQ09ORklHX1VTQl9TRVJJQUxfRElHSV9BQ0NFTEVQ
T1JUPW0KQ09ORklHX1VTQl9TRVJJQUxfQ1AyMTBYPW0KQ09ORklHX1VTQl9TRVJJQUxfQ1lQUkVT
U19NOD1tCkNPTkZJR19VU0JfU0VSSUFMX0VNUEVHPW0KQ09ORklHX1VTQl9TRVJJQUxfRlRESV9T
SU89bQpDT05GSUdfVVNCX1NFUklBTF9WSVNPUj1tCkNPTkZJR19VU0JfU0VSSUFMX0lQQVE9bQpD
T05GSUdfVVNCX1NFUklBTF9JUj1tCkNPTkZJR19VU0JfU0VSSUFMX0VER0VQT1JUPW0KQ09ORklH
X1VTQl9TRVJJQUxfRURHRVBPUlRfVEk9bQojIENPTkZJR19VU0JfU0VSSUFMX0Y4MTIzMiBpcyBu
b3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJQUxfRjgxNTNYIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9T
RVJJQUxfR0FSTUlOPW0KQ09ORklHX1VTQl9TRVJJQUxfSVBXPW0KQ09ORklHX1VTQl9TRVJJQUxf
SVVVPW0KQ09ORklHX1VTQl9TRVJJQUxfS0VZU1BBTl9QREE9bQpDT05GSUdfVVNCX1NFUklBTF9L
RVlTUEFOPW0KQ09ORklHX1VTQl9TRVJJQUxfS0xTST1tCkNPTkZJR19VU0JfU0VSSUFMX0tPQklM
X1NDVD1tCkNPTkZJR19VU0JfU0VSSUFMX01DVF9VMjMyPW0KIyBDT05GSUdfVVNCX1NFUklBTF9N
RVRSTyBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX01PUzc3MjA9bQpDT05GSUdfVVNCX1NF
UklBTF9NT1M3NzE1X1BBUlBPUlQ9eQpDT05GSUdfVVNCX1NFUklBTF9NT1M3ODQwPW0KIyBDT05G
SUdfVVNCX1NFUklBTF9NWFVQT1JUIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9TRVJJQUxfTkFWTUFO
PW0KQ09ORklHX1VTQl9TRVJJQUxfUEwyMzAzPW0KQ09ORklHX1VTQl9TRVJJQUxfT1RJNjg1OD1t
CkNPTkZJR19VU0JfU0VSSUFMX1FDQVVYPW0KQ09ORklHX1VTQl9TRVJJQUxfUVVBTENPTU09bQpD
T05GSUdfVVNCX1NFUklBTF9TUENQOFg1PW0KQ09ORklHX1VTQl9TRVJJQUxfU0FGRT1tCkNPTkZJ
R19VU0JfU0VSSUFMX1NBRkVfUEFEREVEPXkKQ09ORklHX1VTQl9TRVJJQUxfU0lFUlJBV0lSRUxF
U1M9bQpDT05GSUdfVVNCX1NFUklBTF9TWU1CT0w9bQojIENPTkZJR19VU0JfU0VSSUFMX1RJIGlz
IG5vdCBzZXQKQ09ORklHX1VTQl9TRVJJQUxfQ1lCRVJKQUNLPW0KQ09ORklHX1VTQl9TRVJJQUxf
WElSQ09NPW0KQ09ORklHX1VTQl9TRVJJQUxfV1dBTj1tCkNPTkZJR19VU0JfU0VSSUFMX09QVElP
Tj1tCkNPTkZJR19VU0JfU0VSSUFMX09NTklORVQ9bQpDT05GSUdfVVNCX1NFUklBTF9PUFRJQ09O
PW0KQ09ORklHX1VTQl9TRVJJQUxfWFNFTlNfTVQ9bQojIENPTkZJR19VU0JfU0VSSUFMX1dJU0hC
T05FIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9TRVJJQUxfU1NVMTAwPW0KQ09ORklHX1VTQl9TRVJJ
QUxfUVQyPW0KIyBDT05GSUdfVVNCX1NFUklBTF9VUEQ3OEYwNzMwIGlzIG5vdCBzZXQKQ09ORklH
X1VTQl9TRVJJQUxfREVCVUc9bQoKIwojIFVTQiBNaXNjZWxsYW5lb3VzIGRyaXZlcnMKIwpDT05G
SUdfVVNCX0VNSTYyPW0KQ09ORklHX1VTQl9FTUkyNj1tCkNPTkZJR19VU0JfQURVVFVYPW0KQ09O
RklHX1VTQl9TRVZTRUc9bQpDT05GSUdfVVNCX0xFR09UT1dFUj1tCkNPTkZJR19VU0JfTENEPW0K
IyBDT05GSUdfVVNCX0NZUFJFU1NfQ1k3QzYzIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0NZVEhF
Uk0gaXMgbm90IHNldApDT05GSUdfVVNCX0lETU9VU0U9bQpDT05GSUdfVVNCX0ZURElfRUxBTj1t
CkNPTkZJR19VU0JfQVBQTEVESVNQTEFZPW0KIyBDT05GSUdfQVBQTEVfTUZJX0ZBU1RDSEFSR0Ug
aXMgbm90IHNldApDT05GSUdfVVNCX1NJU1VTQlZHQT1tCkNPTkZJR19VU0JfU0lTVVNCVkdBX0NP
Tj15CkNPTkZJR19VU0JfTEQ9bQojIENPTkZJR19VU0JfVFJBTkNFVklCUkFUT1IgaXMgbm90IHNl
dApDT05GSUdfVVNCX0lPV0FSUklPUj1tCiMgQ09ORklHX1VTQl9URVNUIGlzIG5vdCBzZXQKIyBD
T05GSUdfVVNCX0VIU0VUX1RFU1RfRklYVFVSRSBpcyBub3Qgc2V0CkNPTkZJR19VU0JfSVNJR0hU
Rlc9bQojIENPTkZJR19VU0JfWVVSRVggaXMgbm90IHNldApDT05GSUdfVVNCX0VaVVNCX0ZYMj1t
CiMgQ09ORklHX1VTQl9IVUJfVVNCMjUxWEIgaXMgbm90IHNldApDT05GSUdfVVNCX0hTSUNfVVNC
MzUwMz1tCiMgQ09ORklHX1VTQl9IU0lDX1VTQjQ2MDQgaXMgbm90IHNldAojIENPTkZJR19VU0Jf
TElOS19MQVlFUl9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0NIQU9TS0VZIGlzIG5vdCBz
ZXQKQ09ORklHX1VTQl9BVE09bQpDT05GSUdfVVNCX1NQRUVEVE9VQ0g9bQpDT05GSUdfVVNCX0NY
QUNSVT1tCkNPTkZJR19VU0JfVUVBR0xFQVRNPW0KQ09ORklHX1VTQl9YVVNCQVRNPW0KCiMKIyBV
U0IgUGh5c2ljYWwgTGF5ZXIgZHJpdmVycwojCiMgQ09ORklHX05PUF9VU0JfWENFSVYgaXMgbm90
IHNldAojIENPTkZJR19VU0JfR1BJT19WQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lTUDEz
MDEgaXMgbm90IHNldAojIGVuZCBvZiBVU0IgUGh5c2ljYWwgTGF5ZXIgZHJpdmVycwoKIyBDT05G
SUdfVVNCX0dBREdFVCBpcyBub3Qgc2V0CkNPTkZJR19UWVBFQz15CiMgQ09ORklHX1RZUEVDX1RD
UE0gaXMgbm90IHNldApDT05GSUdfVFlQRUNfVUNTST15CiMgQ09ORklHX1VDU0lfQ0NHIGlzIG5v
dCBzZXQKQ09ORklHX1VDU0lfQUNQST15CiMgQ09ORklHX1RZUEVDX1RQUzY1OThYIGlzIG5vdCBz
ZXQKCiMKIyBVU0IgVHlwZS1DIE11bHRpcGxleGVyL0RlTXVsdGlwbGV4ZXIgU3dpdGNoIHN1cHBv
cnQKIwojIENPTkZJR19UWVBFQ19NVVhfUEkzVVNCMzA1MzIgaXMgbm90IHNldAojIGVuZCBvZiBV
U0IgVHlwZS1DIE11bHRpcGxleGVyL0RlTXVsdGlwbGV4ZXIgU3dpdGNoIHN1cHBvcnQKCiMKIyBV
U0IgVHlwZS1DIEFsdGVybmF0ZSBNb2RlIGRyaXZlcnMKIwojIENPTkZJR19UWVBFQ19EUF9BTFRN
T0RFIGlzIG5vdCBzZXQKIyBlbmQgb2YgVVNCIFR5cGUtQyBBbHRlcm5hdGUgTW9kZSBkcml2ZXJz
CgojIENPTkZJR19VU0JfUk9MRV9TV0lUQ0ggaXMgbm90IHNldApDT05GSUdfTU1DPW0KQ09ORklH
X01NQ19CTE9DSz1tCkNPTkZJR19NTUNfQkxPQ0tfTUlOT1JTPTgKQ09ORklHX1NESU9fVUFSVD1t
CiMgQ09ORklHX01NQ19URVNUIGlzIG5vdCBzZXQKCiMKIyBNTUMvU0QvU0RJTyBIb3N0IENvbnRy
b2xsZXIgRHJpdmVycwojCiMgQ09ORklHX01NQ19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19NTUNf
U0RIQ0k9bQpDT05GSUdfTU1DX1NESENJX0lPX0FDQ0VTU09SUz15CkNPTkZJR19NTUNfU0RIQ0lf
UENJPW0KQ09ORklHX01NQ19SSUNPSF9NTUM9eQpDT05GSUdfTU1DX1NESENJX0FDUEk9bQpDT05G
SUdfTU1DX1NESENJX1BMVEZNPW0KIyBDT05GSUdfTU1DX1NESENJX0ZfU0RIMzAgaXMgbm90IHNl
dAojIENPTkZJR19NTUNfV0JTRCBpcyBub3Qgc2V0CkNPTkZJR19NTUNfVElGTV9TRD1tCiMgQ09O
RklHX01NQ19TUEkgaXMgbm90IHNldApDT05GSUdfTU1DX0NCNzEwPW0KQ09ORklHX01NQ19WSUFf
U0RNTUM9bQpDT05GSUdfTU1DX1ZVQjMwMD1tCkNPTkZJR19NTUNfVVNIQz1tCiMgQ09ORklHX01N
Q19VU0RISTZST0wwIGlzIG5vdCBzZXQKQ09ORklHX01NQ19DUUhDST1tCiMgQ09ORklHX01NQ19I
U1EgaXMgbm90IHNldAojIENPTkZJR19NTUNfVE9TSElCQV9QQ0kgaXMgbm90IHNldAojIENPTkZJ
R19NTUNfTVRLIGlzIG5vdCBzZXQKIyBDT05GSUdfTU1DX1NESENJX1hFTk9OIGlzIG5vdCBzZXQK
Q09ORklHX01FTVNUSUNLPW0KIyBDT05GSUdfTUVNU1RJQ0tfREVCVUcgaXMgbm90IHNldAoKIwoj
IE1lbW9yeVN0aWNrIGRyaXZlcnMKIwojIENPTkZJR19NRU1TVElDS19VTlNBRkVfUkVTVU1FIGlz
IG5vdCBzZXQKQ09ORklHX01TUFJPX0JMT0NLPW0KIyBDT05GSUdfTVNfQkxPQ0sgaXMgbm90IHNl
dAoKIwojIE1lbW9yeVN0aWNrIEhvc3QgQ29udHJvbGxlciBEcml2ZXJzCiMKQ09ORklHX01FTVNU
SUNLX1RJRk1fTVM9bQpDT05GSUdfTUVNU1RJQ0tfSk1JQ1JPTl8zOFg9bQpDT05GSUdfTUVNU1RJ
Q0tfUjU5Mj1tCkNPTkZJR19ORVdfTEVEUz15CkNPTkZJR19MRURTX0NMQVNTPXkKIyBDT05GSUdf
TEVEU19DTEFTU19GTEFTSCBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfQlJJR0hUTkVTU19IV19D
SEFOR0VEIGlzIG5vdCBzZXQKCiMKIyBMRUQgZHJpdmVycwojCiMgQ09ORklHX0xFRFNfQVBVIGlz
IG5vdCBzZXQKQ09ORklHX0xFRFNfTE0zNTMwPW0KIyBDT05GSUdfTEVEU19MTTM1MzIgaXMgbm90
IHNldAojIENPTkZJR19MRURTX0xNMzY0MiBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfUENBOTUz
MiBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfR1BJTyBpcyBub3Qgc2V0CkNPTkZJR19MRURTX0xQ
Mzk0ND1tCiMgQ09ORklHX0xFRFNfTFAzOTUyIGlzIG5vdCBzZXQKQ09ORklHX0xFRFNfTFA1NVhY
X0NPTU1PTj1tCkNPTkZJR19MRURTX0xQNTUyMT1tCkNPTkZJR19MRURTX0xQNTUyMz1tCkNPTkZJ
R19MRURTX0xQNTU2Mj1tCiMgQ09ORklHX0xFRFNfTFA4NTAxIGlzIG5vdCBzZXQKQ09ORklHX0xF
RFNfQ0xFVk9fTUFJTD1tCiMgQ09ORklHX0xFRFNfUENBOTU1WCBpcyBub3Qgc2V0CiMgQ09ORklH
X0xFRFNfUENBOTYzWCBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfREFDMTI0UzA4NSBpcyBub3Qg
c2V0CiMgQ09ORklHX0xFRFNfUFdNIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19CRDI4MDIgaXMg
bm90IHNldApDT05GSUdfTEVEU19JTlRFTF9TUzQyMDA9bQojIENPTkZJR19MRURTX1RDQTY1MDcg
aXMgbm90IHNldAojIENPTkZJR19MRURTX1RMQzU5MVhYIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVE
U19MTTM1NXggaXMgbm90IHNldAoKIwojIExFRCBkcml2ZXIgZm9yIGJsaW5rKDEpIFVTQiBSR0Ig
TEVEIGlzIHVuZGVyIFNwZWNpYWwgSElEIGRyaXZlcnMgKEhJRF9USElOR00pCiMKQ09ORklHX0xF
RFNfQkxJTktNPW0KIyBDT05GSUdfTEVEU19NTFhDUExEIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVE
U19NTFhSRUcgaXMgbm90IHNldAojIENPTkZJR19MRURTX1VTRVIgaXMgbm90IHNldAojIENPTkZJ
R19MRURTX05JQzc4QlggaXMgbm90IHNldAojIENPTkZJR19MRURTX1RJX0xNVV9DT01NT04gaXMg
bm90IHNldAoKIwojIExFRCBUcmlnZ2VycwojCkNPTkZJR19MRURTX1RSSUdHRVJTPXkKQ09ORklH
X0xFRFNfVFJJR0dFUl9USU1FUj1tCkNPTkZJR19MRURTX1RSSUdHRVJfT05FU0hPVD1tCiMgQ09O
RklHX0xFRFNfVFJJR0dFUl9ESVNLIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19UUklHR0VSX01U
RCBpcyBub3Qgc2V0CkNPTkZJR19MRURTX1RSSUdHRVJfSEVBUlRCRUFUPW0KQ09ORklHX0xFRFNf
VFJJR0dFUl9CQUNLTElHSFQ9bQojIENPTkZJR19MRURTX1RSSUdHRVJfQ1BVIGlzIG5vdCBzZXQK
IyBDT05GSUdfTEVEU19UUklHR0VSX0FDVElWSVRZIGlzIG5vdCBzZXQKQ09ORklHX0xFRFNfVFJJ
R0dFUl9HUElPPW0KQ09ORklHX0xFRFNfVFJJR0dFUl9ERUZBVUxUX09OPW0KCiMKIyBpcHRhYmxl
cyB0cmlnZ2VyIGlzIHVuZGVyIE5ldGZpbHRlciBjb25maWcgKExFRCB0YXJnZXQpCiMKQ09ORklH
X0xFRFNfVFJJR0dFUl9UUkFOU0lFTlQ9bQpDT05GSUdfTEVEU19UUklHR0VSX0NBTUVSQT1tCiMg
Q09ORklHX0xFRFNfVFJJR0dFUl9QQU5JQyBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVFJJR0dF
Ul9ORVRERVYgaXMgbm90IHNldAojIENPTkZJR19MRURTX1RSSUdHRVJfUEFUVEVSTiBpcyBub3Qg
c2V0CkNPTkZJR19MRURTX1RSSUdHRVJfQVVESU89bQojIENPTkZJR19BQ0NFU1NJQklMSVRZIGlz
IG5vdCBzZXQKQ09ORklHX0lORklOSUJBTkQ9bQpDT05GSUdfSU5GSU5JQkFORF9VU0VSX01BRD1t
CkNPTkZJR19JTkZJTklCQU5EX1VTRVJfQUNDRVNTPW0KIyBDT05GSUdfSU5GSU5JQkFORF9FWFBf
TEVHQUNZX1ZFUkJTX05FV19VQVBJIGlzIG5vdCBzZXQKQ09ORklHX0lORklOSUJBTkRfVVNFUl9N
RU09eQpDT05GSUdfSU5GSU5JQkFORF9PTl9ERU1BTkRfUEFHSU5HPXkKQ09ORklHX0lORklOSUJB
TkRfQUREUl9UUkFOUz15CkNPTkZJR19JTkZJTklCQU5EX0FERFJfVFJBTlNfQ09ORklHRlM9eQoj
IENPTkZJR19JTkZJTklCQU5EX01USENBIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5GSU5JQkFORF9D
WEdCNCBpcyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfRUZBIGlzIG5vdCBzZXQKIyBDT05G
SUdfSU5GSU5JQkFORF9JNDBJVyBpcyBub3Qgc2V0CiMgQ09ORklHX01MWDRfSU5GSU5JQkFORCBp
cyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfT0NSRE1BIGlzIG5vdCBzZXQKIyBDT05GSUdf
SU5GSU5JQkFORF9WTVdBUkVfUFZSRE1BIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5GSU5JQkFORF9V
U05JQyBpcyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfQk5YVF9SRSBpcyBub3Qgc2V0CiMg
Q09ORklHX0lORklOSUJBTkRfUUVEUiBpcyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfUkRN
QVZUIGlzIG5vdCBzZXQKQ09ORklHX1JETUFfUlhFPW0KQ09ORklHX1JETUFfU0lXPW0KQ09ORklH
X0lORklOSUJBTkRfSVBPSUI9bQojIENPTkZJR19JTkZJTklCQU5EX0lQT0lCX0NNIGlzIG5vdCBz
ZXQKQ09ORklHX0lORklOSUJBTkRfSVBPSUJfREVCVUc9eQojIENPTkZJR19JTkZJTklCQU5EX0lQ
T0lCX0RFQlVHX0RBVEEgaXMgbm90IHNldApDT05GSUdfSU5GSU5JQkFORF9TUlA9bQpDT05GSUdf
SU5GSU5JQkFORF9TUlBUPW0KIyBDT05GSUdfSU5GSU5JQkFORF9JU0VSIGlzIG5vdCBzZXQKIyBD
T05GSUdfSU5GSU5JQkFORF9JU0VSVCBpcyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfT1BB
X1ZOSUMgaXMgbm90IHNldApDT05GSUdfRURBQ19BVE9NSUNfU0NSVUI9eQpDT05GSUdfRURBQ19T
VVBQT1JUPXkKQ09ORklHX0VEQUM9eQpDT05GSUdfRURBQ19MRUdBQ1lfU1lTRlM9eQojIENPTkZJ
R19FREFDX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0VEQUNfREVDT0RFX01DRT1tCkNPTkZJR19F
REFDX0dIRVM9eQpDT05GSUdfRURBQ19BTUQ2ND1tCiMgQ09ORklHX0VEQUNfQU1ENjRfRVJST1Jf
SU5KRUNUSU9OIGlzIG5vdCBzZXQKQ09ORklHX0VEQUNfRTc1Mlg9bQpDT05GSUdfRURBQ19JODI5
NzVYPW0KQ09ORklHX0VEQUNfSTMwMDA9bQpDT05GSUdfRURBQ19JMzIwMD1tCkNPTkZJR19FREFD
X0lFMzEyMDA9bQpDT05GSUdfRURBQ19YMzg9bQpDT05GSUdfRURBQ19JNTQwMD1tCkNPTkZJR19F
REFDX0k3Q09SRT1tCkNPTkZJR19FREFDX0k1MDAwPW0KQ09ORklHX0VEQUNfSTUxMDA9bQpDT05G
SUdfRURBQ19JNzMwMD1tCkNPTkZJR19FREFDX1NCUklER0U9bQpDT05GSUdfRURBQ19TS1g9bQoj
IENPTkZJR19FREFDX0kxME5NIGlzIG5vdCBzZXQKQ09ORklHX0VEQUNfUE5EMj1tCkNPTkZJR19S
VENfTElCPXkKQ09ORklHX1JUQ19NQzE0NjgxOF9MSUI9eQpDT05GSUdfUlRDX0NMQVNTPXkKQ09O
RklHX1JUQ19IQ1RPU1lTPXkKQ09ORklHX1JUQ19IQ1RPU1lTX0RFVklDRT0icnRjMCIKIyBDT05G
SUdfUlRDX1NZU1RPSEMgaXMgbm90IHNldAojIENPTkZJR19SVENfREVCVUcgaXMgbm90IHNldApD
T05GSUdfUlRDX05WTUVNPXkKCiMKIyBSVEMgaW50ZXJmYWNlcwojCkNPTkZJR19SVENfSU5URl9T
WVNGUz15CkNPTkZJR19SVENfSU5URl9QUk9DPXkKQ09ORklHX1JUQ19JTlRGX0RFVj15CiMgQ09O
RklHX1JUQ19JTlRGX0RFVl9VSUVfRU1VTCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfVEVT
VCBpcyBub3Qgc2V0CgojCiMgSTJDIFJUQyBkcml2ZXJzCiMKIyBDT05GSUdfUlRDX0RSVl9BQkI1
WkVTMyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfQUJFT1o5IGlzIG5vdCBzZXQKIyBDT05G
SUdfUlRDX0RSVl9BQlg4MFggaXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9EUzEzMDc9bQojIENP
TkZJR19SVENfRFJWX0RTMTMwN19DRU5UVVJZIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19EUlZfRFMx
Mzc0PW0KIyBDT05GSUdfUlRDX0RSVl9EUzEzNzRfV0RUIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19E
UlZfRFMxNjcyPW0KQ09ORklHX1JUQ19EUlZfTUFYNjkwMD1tCkNPTkZJR19SVENfRFJWX1JTNUMz
NzI9bQpDT05GSUdfUlRDX0RSVl9JU0wxMjA4PW0KQ09ORklHX1JUQ19EUlZfSVNMMTIwMjI9bQpD
T05GSUdfUlRDX0RSVl9YMTIwNT1tCkNPTkZJR19SVENfRFJWX1BDRjg1MjM9bQojIENPTkZJR19S
VENfRFJWX1BDRjg1MDYzIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9QQ0Y4NTM2MyBpcyBu
b3Qgc2V0CkNPTkZJR19SVENfRFJWX1BDRjg1NjM9bQpDT05GSUdfUlRDX0RSVl9QQ0Y4NTgzPW0K
Q09ORklHX1JUQ19EUlZfTTQxVDgwPW0KQ09ORklHX1JUQ19EUlZfTTQxVDgwX1dEVD15CkNPTkZJ
R19SVENfRFJWX0JRMzJLPW0KIyBDT05GSUdfUlRDX0RSVl9TMzUzOTBBIGlzIG5vdCBzZXQKQ09O
RklHX1JUQ19EUlZfRk0zMTMwPW0KIyBDT05GSUdfUlRDX0RSVl9SWDgwMTAgaXMgbm90IHNldApD
T05GSUdfUlRDX0RSVl9SWDg1ODE9bQpDT05GSUdfUlRDX0RSVl9SWDgwMjU9bQpDT05GSUdfUlRD
X0RSVl9FTTMwMjc9bQojIENPTkZJR19SVENfRFJWX1JWMzAyOCBpcyBub3Qgc2V0CiMgQ09ORklH
X1JUQ19EUlZfUlY4ODAzIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9TRDMwNzggaXMgbm90
IHNldAoKIwojIFNQSSBSVEMgZHJpdmVycwojCiMgQ09ORklHX1JUQ19EUlZfTTQxVDkzIGlzIG5v
dCBzZXQKIyBDT05GSUdfUlRDX0RSVl9NNDFUOTQgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJW
X0RTMTMwMiBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfRFMxMzA1IGlzIG5vdCBzZXQKIyBD
T05GSUdfUlRDX0RSVl9EUzEzNDMgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX0RTMTM0NyBp
cyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfRFMxMzkwIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRD
X0RSVl9NQVg2OTE2IGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9SOTcwMSBpcyBub3Qgc2V0
CkNPTkZJR19SVENfRFJWX1JYNDU4MT1tCiMgQ09ORklHX1JUQ19EUlZfUlg2MTEwIGlzIG5vdCBz
ZXQKIyBDT05GSUdfUlRDX0RSVl9SUzVDMzQ4IGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9N
QVg2OTAyIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9QQ0YyMTIzIGlzIG5vdCBzZXQKIyBD
T05GSUdfUlRDX0RSVl9NQ1A3OTUgaXMgbm90IHNldApDT05GSUdfUlRDX0kyQ19BTkRfU1BJPXkK
CiMKIyBTUEkgYW5kIEkyQyBSVEMgZHJpdmVycwojCkNPTkZJR19SVENfRFJWX0RTMzIzMj1tCkNP
TkZJR19SVENfRFJWX0RTMzIzMl9IV01PTj15CiMgQ09ORklHX1JUQ19EUlZfUENGMjEyNyBpcyBu
b3Qgc2V0CkNPTkZJR19SVENfRFJWX1JWMzAyOUMyPW0KQ09ORklHX1JUQ19EUlZfUlYzMDI5X0hX
TU9OPXkKCiMKIyBQbGF0Zm9ybSBSVEMgZHJpdmVycwojCkNPTkZJR19SVENfRFJWX0NNT1M9eQpD
T05GSUdfUlRDX0RSVl9EUzEyODY9bQpDT05GSUdfUlRDX0RSVl9EUzE1MTE9bQpDT05GSUdfUlRD
X0RSVl9EUzE1NTM9bQojIENPTkZJR19SVENfRFJWX0RTMTY4NV9GQU1JTFkgaXMgbm90IHNldApD
T05GSUdfUlRDX0RSVl9EUzE3NDI9bQpDT05GSUdfUlRDX0RSVl9EUzI0MDQ9bQpDT05GSUdfUlRD
X0RSVl9TVEsxN1RBOD1tCiMgQ09ORklHX1JUQ19EUlZfTTQ4VDg2IGlzIG5vdCBzZXQKQ09ORklH
X1JUQ19EUlZfTTQ4VDM1PW0KQ09ORklHX1JUQ19EUlZfTTQ4VDU5PW0KQ09ORklHX1JUQ19EUlZf
TVNNNjI0Mj1tCkNPTkZJR19SVENfRFJWX0JRNDgwMj1tCkNPTkZJR19SVENfRFJWX1JQNUMwMT1t
CkNPTkZJR19SVENfRFJWX1YzMDIwPW0KCiMKIyBvbi1DUFUgUlRDIGRyaXZlcnMKIwojIENPTkZJ
R19SVENfRFJWX0ZUUlRDMDEwIGlzIG5vdCBzZXQKCiMKIyBISUQgU2Vuc29yIFJUQyBkcml2ZXJz
CiMKIyBDT05GSUdfUlRDX0RSVl9ISURfU0VOU09SX1RJTUUgaXMgbm90IHNldApDT05GSUdfRE1B
REVWSUNFUz15CiMgQ09ORklHX0RNQURFVklDRVNfREVCVUcgaXMgbm90IHNldAoKIwojIERNQSBE
ZXZpY2VzCiMKQ09ORklHX0RNQV9FTkdJTkU9eQpDT05GSUdfRE1BX1ZJUlRVQUxfQ0hBTk5FTFM9
eQpDT05GSUdfRE1BX0FDUEk9eQojIENPTkZJR19BTFRFUkFfTVNHRE1BIGlzIG5vdCBzZXQKIyBD
T05GSUdfSU5URUxfSURNQTY0IGlzIG5vdCBzZXQKIyBDT05GSUdfSU5URUxfSURYRCBpcyBub3Qg
c2V0CkNPTkZJR19JTlRFTF9JT0FURE1BPW0KIyBDT05GSUdfUExYX0RNQSBpcyBub3Qgc2V0CiMg
Q09ORklHX1FDT01fSElETUFfTUdNVCBpcyBub3Qgc2V0CiMgQ09ORklHX1FDT01fSElETUEgaXMg
bm90IHNldApDT05GSUdfRFdfRE1BQ19DT1JFPXkKQ09ORklHX0RXX0RNQUM9bQpDT05GSUdfRFdf
RE1BQ19QQ0k9eQojIENPTkZJR19EV19FRE1BIGlzIG5vdCBzZXQKIyBDT05GSUdfRFdfRURNQV9Q
Q0lFIGlzIG5vdCBzZXQKQ09ORklHX0hTVV9ETUE9eQojIENPTkZJR19TRl9QRE1BIGlzIG5vdCBz
ZXQKCiMKIyBETUEgQ2xpZW50cwojCkNPTkZJR19BU1lOQ19UWF9ETUE9eQojIENPTkZJR19ETUFU
RVNUIGlzIG5vdCBzZXQKQ09ORklHX0RNQV9FTkdJTkVfUkFJRD15CgojCiMgRE1BQlVGIG9wdGlv
bnMKIwpDT05GSUdfU1lOQ19GSUxFPXkKIyBDT05GSUdfU1dfU1lOQyBpcyBub3Qgc2V0CiMgQ09O
RklHX1VETUFCVUYgaXMgbm90IHNldAojIENPTkZJR19ETUFCVUZfTU9WRV9OT1RJRlkgaXMgbm90
IHNldAojIENPTkZJR19ETUFCVUZfU0VMRlRFU1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfRE1BQlVG
X0hFQVBTIGlzIG5vdCBzZXQKIyBlbmQgb2YgRE1BQlVGIG9wdGlvbnMKCkNPTkZJR19EQ0E9bQpD
T05GSUdfQVVYRElTUExBWT15CiMgQ09ORklHX0hENDQ3ODAgaXMgbm90IHNldApDT05GSUdfS1Mw
MTA4PW0KQ09ORklHX0tTMDEwOF9QT1JUPTB4Mzc4CkNPTkZJR19LUzAxMDhfREVMQVk9MgpDT05G
SUdfQ0ZBRzEyODY0Qj1tCkNPTkZJR19DRkFHMTI4NjRCX1JBVEU9MjAKIyBDT05GSUdfSU1HX0FT
Q0lJX0xDRCBpcyBub3Qgc2V0CiMgQ09ORklHX1BBUlBPUlRfUEFORUwgaXMgbm90IHNldAojIENP
TkZJR19DSEFSTENEX0JMX09GRiBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJMQ0RfQkxfT04gaXMg
bm90IHNldApDT05GSUdfQ0hBUkxDRF9CTF9GTEFTSD15CiMgQ09ORklHX1BBTkVMIGlzIG5vdCBz
ZXQKQ09ORklHX1VJTz1tCkNPTkZJR19VSU9fQ0lGPW0KQ09ORklHX1VJT19QRFJWX0dFTklSUT1t
CiMgQ09ORklHX1VJT19ETUVNX0dFTklSUSBpcyBub3Qgc2V0CkNPTkZJR19VSU9fQUVDPW0KQ09O
RklHX1VJT19TRVJDT1MzPW0KQ09ORklHX1VJT19QQ0lfR0VORVJJQz1tCiMgQ09ORklHX1VJT19O
RVRYIGlzIG5vdCBzZXQKIyBDT05GSUdfVUlPX1BSVVNTIGlzIG5vdCBzZXQKIyBDT05GSUdfVUlP
X01GNjI0IGlzIG5vdCBzZXQKQ09ORklHX1VJT19IVl9HRU5FUklDPW0KQ09ORklHX1ZGSU9fSU9N
TVVfVFlQRTE9bQpDT05GSUdfVkZJT19WSVJRRkQ9bQpDT05GSUdfVkZJTz1tCkNPTkZJR19WRklP
X05PSU9NTVU9eQpDT05GSUdfVkZJT19QQ0k9bQojIENPTkZJR19WRklPX1BDSV9WR0EgaXMgbm90
IHNldApDT05GSUdfVkZJT19QQ0lfTU1BUD15CkNPTkZJR19WRklPX1BDSV9JTlRYPXkKIyBDT05G
SUdfVkZJT19QQ0lfSUdEIGlzIG5vdCBzZXQKQ09ORklHX1ZGSU9fTURFVj1tCkNPTkZJR19WRklP
X01ERVZfREVWSUNFPW0KQ09ORklHX0lSUV9CWVBBU1NfTUFOQUdFUj1tCiMgQ09ORklHX1ZJUlRf
RFJJVkVSUyBpcyBub3Qgc2V0CkNPTkZJR19WSVJUSU89eQpDT05GSUdfVklSVElPX01FTlU9eQpD
T05GSUdfVklSVElPX1BDST15CkNPTkZJR19WSVJUSU9fUENJX0xFR0FDWT15CiMgQ09ORklHX1ZJ
UlRJT19QTUVNIGlzIG5vdCBzZXQKQ09ORklHX1ZJUlRJT19CQUxMT09OPXkKQ09ORklHX1ZJUlRJ
T19JTlBVVD1tCiMgQ09ORklHX1ZJUlRJT19NTUlPIGlzIG5vdCBzZXQKIyBDT05GSUdfVkRQQSBp
cyBub3Qgc2V0CkNPTkZJR19WSE9TVF9JT1RMQj1tCkNPTkZJR19WSE9TVF9EUE49eQpDT05GSUdf
VkhPU1Q9bQpDT05GSUdfVkhPU1RfTUVOVT15CkNPTkZJR19WSE9TVF9ORVQ9bQojIENPTkZJR19W
SE9TVF9TQ1NJIGlzIG5vdCBzZXQKQ09ORklHX1ZIT1NUX1ZTT0NLPW0KIyBDT05GSUdfVkhPU1Rf
Q1JPU1NfRU5ESUFOX0xFR0FDWSBpcyBub3Qgc2V0CgojCiMgTWljcm9zb2Z0IEh5cGVyLVYgZ3Vl
c3Qgc3VwcG9ydAojCkNPTkZJR19IWVBFUlY9bQpDT05GSUdfSFlQRVJWX1RJTUVSPXkKQ09ORklH
X0hZUEVSVl9VVElMUz1tCkNPTkZJR19IWVBFUlZfQkFMTE9PTj1tCiMgZW5kIG9mIE1pY3Jvc29m
dCBIeXBlci1WIGd1ZXN0IHN1cHBvcnQKCiMKIyBYZW4gZHJpdmVyIHN1cHBvcnQKIwpDT05GSUdf
WEVOX0JBTExPT049eQojIENPTkZJR19YRU5fQkFMTE9PTl9NRU1PUllfSE9UUExVRyBpcyBub3Qg
c2V0CkNPTkZJR19YRU5fU0NSVUJfUEFHRVNfREVGQVVMVD15CkNPTkZJR19YRU5fREVWX0VWVENI
Tj1tCiMgQ09ORklHX1hFTl9CQUNLRU5EIGlzIG5vdCBzZXQKQ09ORklHX1hFTkZTPW0KQ09ORklH
X1hFTl9DT01QQVRfWEVORlM9eQpDT05GSUdfWEVOX1NZU19IWVBFUlZJU09SPXkKQ09ORklHX1hF
Tl9YRU5CVVNfRlJPTlRFTkQ9eQojIENPTkZJR19YRU5fR05UREVWIGlzIG5vdCBzZXQKIyBDT05G
SUdfWEVOX0dSQU5UX0RFVl9BTExPQyBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9HUkFOVF9ETUFf
QUxMT0MgaXMgbm90IHNldApDT05GSUdfU1dJT1RMQl9YRU49eQojIENPTkZJR19YRU5fUFZDQUxM
U19GUk9OVEVORCBpcyBub3Qgc2V0CkNPTkZJR19YRU5fUFJJVkNNRD1tCkNPTkZJR19YRU5fSEFW
RV9QVk1NVT15CkNPTkZJR19YRU5fRUZJPXkKQ09ORklHX1hFTl9BVVRPX1hMQVRFPXkKQ09ORklH
X1hFTl9BQ1BJPXkKQ09ORklHX1hFTl9IQVZFX1ZQTVU9eQojIGVuZCBvZiBYZW4gZHJpdmVyIHN1
cHBvcnQKCiMgQ09ORklHX0dSRVlCVVMgaXMgbm90IHNldApDT05GSUdfU1RBR0lORz15CiMgQ09O
RklHX1BSSVNNMl9VU0IgaXMgbm90IHNldAojIENPTkZJR19DT01FREkgaXMgbm90IHNldAojIENP
TkZJR19SVEw4MTkyVSBpcyBub3Qgc2V0CkNPTkZJR19SVExMSUI9bQpDT05GSUdfUlRMTElCX0NS
WVBUT19DQ01QPW0KQ09ORklHX1JUTExJQl9DUllQVE9fVEtJUD1tCkNPTkZJR19SVExMSUJfQ1JZ
UFRPX1dFUD1tCkNPTkZJR19SVEw4MTkyRT1tCiMgQ09ORklHX1JUTDg3MjNCUyBpcyBub3Qgc2V0
CkNPTkZJR19SODcxMlU9bQojIENPTkZJR19SODE4OEVVIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRT
NTIwOCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZUNjY1NSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZUNjY1
NiBpcyBub3Qgc2V0CgojCiMgSUlPIHN0YWdpbmcgZHJpdmVycwojCgojCiMgQWNjZWxlcm9tZXRl
cnMKIwojIENPTkZJR19BRElTMTYyMDMgaXMgbm90IHNldAojIENPTkZJR19BRElTMTYyNDAgaXMg
bm90IHNldAojIGVuZCBvZiBBY2NlbGVyb21ldGVycwoKIwojIEFuYWxvZyB0byBkaWdpdGFsIGNv
bnZlcnRlcnMKIwojIENPTkZJR19BRDc4MTYgaXMgbm90IHNldAojIENPTkZJR19BRDcyODAgaXMg
bm90IHNldAojIGVuZCBvZiBBbmFsb2cgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCgojCiMgQW5hbG9n
IGRpZ2l0YWwgYmktZGlyZWN0aW9uIGNvbnZlcnRlcnMKIwojIENPTkZJR19BRFQ3MzE2IGlzIG5v
dCBzZXQKIyBlbmQgb2YgQW5hbG9nIGRpZ2l0YWwgYmktZGlyZWN0aW9uIGNvbnZlcnRlcnMKCiMK
IyBDYXBhY2l0YW5jZSB0byBkaWdpdGFsIGNvbnZlcnRlcnMKIwojIENPTkZJR19BRDcxNTAgaXMg
bm90IHNldAojIENPTkZJR19BRDc3NDYgaXMgbm90IHNldAojIGVuZCBvZiBDYXBhY2l0YW5jZSB0
byBkaWdpdGFsIGNvbnZlcnRlcnMKCiMKIyBEaXJlY3QgRGlnaXRhbCBTeW50aGVzaXMKIwojIENP
TkZJR19BRDk4MzIgaXMgbm90IHNldAojIENPTkZJR19BRDk4MzQgaXMgbm90IHNldAojIGVuZCBv
ZiBEaXJlY3QgRGlnaXRhbCBTeW50aGVzaXMKCiMKIyBOZXR3b3JrIEFuYWx5emVyLCBJbXBlZGFu
Y2UgQ29udmVydGVycwojCiMgQ09ORklHX0FENTkzMyBpcyBub3Qgc2V0CiMgZW5kIG9mIE5ldHdv
cmsgQW5hbHl6ZXIsIEltcGVkYW5jZSBDb252ZXJ0ZXJzCgojCiMgQWN0aXZlIGVuZXJneSBtZXRl
cmluZyBJQwojCiMgQ09ORklHX0FERTc4NTQgaXMgbm90IHNldAojIGVuZCBvZiBBY3RpdmUgZW5l
cmd5IG1ldGVyaW5nIElDCgojCiMgUmVzb2x2ZXIgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCiMKIyBD
T05GSUdfQUQyUzEyMTAgaXMgbm90IHNldAojIGVuZCBvZiBSZXNvbHZlciB0byBkaWdpdGFsIGNv
bnZlcnRlcnMKIyBlbmQgb2YgSUlPIHN0YWdpbmcgZHJpdmVycwoKIyBDT05GSUdfRkJfU003NTAg
aXMgbm90IHNldAoKIwojIFNwZWFrdXAgY29uc29sZSBzcGVlY2gKIwojIENPTkZJR19TUEVBS1VQ
IGlzIG5vdCBzZXQKIyBlbmQgb2YgU3BlYWt1cCBjb25zb2xlIHNwZWVjaAoKIyBDT05GSUdfU1RB
R0lOR19NRURJQSBpcyBub3Qgc2V0CgojCiMgQW5kcm9pZAojCiMgZW5kIG9mIEFuZHJvaWQKCiMg
Q09ORklHX0xURV9HRE03MjRYIGlzIG5vdCBzZXQKQ09ORklHX0ZJUkVXSVJFX1NFUklBTD1tCkNP
TkZJR19GV1RUWV9NQVhfVE9UQUxfUE9SVFM9NjQKQ09ORklHX0ZXVFRZX01BWF9DQVJEX1BPUlRT
PTMyCiMgQ09ORklHX0dTX0ZQR0FCT09UIGlzIG5vdCBzZXQKIyBDT05GSUdfVU5JU1lTU1BBUiBp
cyBub3Qgc2V0CiMgQ09ORklHX0ZCX1RGVCBpcyBub3Qgc2V0CiMgQ09ORklHX1dJTEMxMDAwX1NE
SU8gaXMgbm90IHNldAojIENPTkZJR19XSUxDMTAwMF9TUEkgaXMgbm90IHNldAojIENPTkZJR19L
UzcwMTAgaXMgbm90IHNldAojIENPTkZJR19QSTQzMyBpcyBub3Qgc2V0CgojCiMgR2Fza2V0IGRl
dmljZXMKIwojIENPTkZJR19TVEFHSU5HX0dBU0tFVF9GUkFNRVdPUksgaXMgbm90IHNldAojIGVu
ZCBvZiBHYXNrZXQgZGV2aWNlcwoKIyBDT05GSUdfRklFTERCVVNfREVWIGlzIG5vdCBzZXQKIyBD
T05GSUdfS1BDMjAwMCBpcyBub3Qgc2V0CkNPTkZJR19RTEdFPW0KIyBDT05GSUdfV0ZYIGlzIG5v
dCBzZXQKQ09ORklHX1g4Nl9QTEFURk9STV9ERVZJQ0VTPXkKQ09ORklHX0FDUElfV01JPW0KQ09O
RklHX1dNSV9CTU9GPW0KIyBDT05GSUdfQUxJRU5XQVJFX1dNSSBpcyBub3Qgc2V0CiMgQ09ORklH
X0hVQVdFSV9XTUkgaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9XTUlfU0JMX0ZXX1VQREFURSBp
cyBub3Qgc2V0CkNPTkZJR19JTlRFTF9XTUlfVEhVTkRFUkJPTFQ9bQpDT05GSUdfTVhNX1dNST1t
CiMgQ09ORklHX1BFQVFfV01JIGlzIG5vdCBzZXQKIyBDT05GSUdfWElBT01JX1dNSSBpcyBub3Qg
c2V0CkNPTkZJR19BQ0VSSERGPW0KIyBDT05GSUdfQUNFUl9XSVJFTEVTUyBpcyBub3Qgc2V0CkNP
TkZJR19BQ0VSX1dNST1tCkNPTkZJR19BUFBMRV9HTVVYPW0KQ09ORklHX0FTVVNfTEFQVE9QPW0K
IyBDT05GSUdfQVNVU19XSVJFTEVTUyBpcyBub3Qgc2V0CkNPTkZJR19BU1VTX1dNST1tCkNPTkZJ
R19BU1VTX05CX1dNST1tCkNPTkZJR19FRUVQQ19MQVBUT1A9bQpDT05GSUdfRUVFUENfV01JPW0K
Q09ORklHX0RDREJBUz1tCkNPTkZJR19ERUxMX1NNQklPUz1tCkNPTkZJR19ERUxMX1NNQklPU19X
TUk9eQpDT05GSUdfREVMTF9TTUJJT1NfU01NPXkKQ09ORklHX0RFTExfTEFQVE9QPW0KQ09ORklH
X0RFTExfUkJUTj1tCkNPTkZJR19ERUxMX1JCVT1tCkNPTkZJR19ERUxMX1NNTzg4MDA9bQpDT05G
SUdfREVMTF9XTUk9bQpDT05GSUdfREVMTF9XTUlfREVTQ1JJUFRPUj1tCkNPTkZJR19ERUxMX1dN
SV9BSU89bQojIENPTkZJR19ERUxMX1dNSV9MRUQgaXMgbm90IHNldApDT05GSUdfQU1JTE9fUkZL
SUxMPW0KQ09ORklHX0ZVSklUU1VfTEFQVE9QPW0KQ09ORklHX0ZVSklUU1VfVEFCTEVUPW0KIyBD
T05GSUdfR1BEX1BPQ0tFVF9GQU4gaXMgbm90IHNldApDT05GSUdfSFBfQUNDRUw9bQpDT05GSUdf
SFBfV0lSRUxFU1M9bQpDT05GSUdfSFBfV01JPW0KIyBDT05GSUdfSUJNX1JUTCBpcyBub3Qgc2V0
CkNPTkZJR19JREVBUEFEX0xBUFRPUD1tCkNPTkZJR19TRU5TT1JTX0hEQVBTPW0KQ09ORklHX1RI
SU5LUEFEX0FDUEk9bQpDT05GSUdfVEhJTktQQURfQUNQSV9BTFNBX1NVUFBPUlQ9eQojIENPTkZJ
R19USElOS1BBRF9BQ1BJX0RFQlVHRkFDSUxJVElFUyBpcyBub3Qgc2V0CiMgQ09ORklHX1RISU5L
UEFEX0FDUElfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19USElOS1BBRF9BQ1BJX1VOU0FGRV9M
RURTIGlzIG5vdCBzZXQKQ09ORklHX1RISU5LUEFEX0FDUElfVklERU89eQpDT05GSUdfVEhJTktQ
QURfQUNQSV9IT1RLRVlfUE9MTD15CiMgQ09ORklHX0lOVEVMX0FUT01JU1AyX1BNIGlzIG5vdCBz
ZXQKQ09ORklHX0lOVEVMX0hJRF9FVkVOVD1tCiMgQ09ORklHX0lOVEVMX0lOVDAwMDJfVkdQSU8g
aXMgbm90IHNldAojIENPTkZJR19JTlRFTF9NRU5MT1cgaXMgbm90IHNldApDT05GSUdfSU5URUxf
T0FLVFJBSUw9bQpDT05GSUdfSU5URUxfVkJUTj1tCiMgQ09ORklHX1NVUkZBQ0UzX1dNSSBpcyBu
b3Qgc2V0CiMgQ09ORklHX1NVUkZBQ0VfM19QT1dFUl9PUFJFR0lPTiBpcyBub3Qgc2V0CiMgQ09O
RklHX1NVUkZBQ0VfUFJPM19CVVRUT04gaXMgbm90IHNldApDT05GSUdfTVNJX0xBUFRPUD1tCkNP
TkZJR19NU0lfV01JPW0KIyBDT05GSUdfUENFTkdJTkVTX0FQVTIgaXMgbm90IHNldApDT05GSUdf
U0FNU1VOR19MQVBUT1A9bQpDT05GSUdfU0FNU1VOR19RMTA9bQpDT05GSUdfQUNQSV9UT1NISUJB
PW0KQ09ORklHX1RPU0hJQkFfQlRfUkZLSUxMPW0KIyBDT05GSUdfVE9TSElCQV9IQVBTIGlzIG5v
dCBzZXQKIyBDT05GSUdfVE9TSElCQV9XTUkgaXMgbm90IHNldApDT05GSUdfQUNQSV9DTVBDPW0K
Q09ORklHX0NPTVBBTF9MQVBUT1A9bQojIENPTkZJR19MR19MQVBUT1AgaXMgbm90IHNldApDT05G
SUdfUEFOQVNPTklDX0xBUFRPUD1tCkNPTkZJR19TT05ZX0xBUFRPUD1tCkNPTkZJR19TT05ZUElf
Q09NUEFUPXkKIyBDT05GSUdfU1lTVEVNNzZfQUNQSSBpcyBub3Qgc2V0CkNPTkZJR19UT1BTVEFS
X0xBUFRPUD1tCiMgQ09ORklHX0kyQ19NVUxUSV9JTlNUQU5USUFURSBpcyBub3Qgc2V0CiMgQ09O
RklHX01MWF9QTEFURk9STSBpcyBub3Qgc2V0CkNPTkZJR19JTlRFTF9JUFM9bQojIENPTkZJR19J
TlRFTF9SU1QgaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9TTUFSVENPTk5FQ1QgaXMgbm90IHNl
dAoKIwojIEludGVsIFNwZWVkIFNlbGVjdCBUZWNobm9sb2d5IGludGVyZmFjZSBzdXBwb3J0CiMK
IyBDT05GSUdfSU5URUxfU1BFRURfU0VMRUNUX0lOVEVSRkFDRSBpcyBub3Qgc2V0CiMgZW5kIG9m
IEludGVsIFNwZWVkIFNlbGVjdCBUZWNobm9sb2d5IGludGVyZmFjZSBzdXBwb3J0CgojIENPTkZJ
R19JTlRFTF9UVVJCT19NQVhfMyBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX1VOQ09SRV9GUkVR
X0NPTlRST0wgaXMgbm90IHNldApDT05GSUdfSU5URUxfUE1DX0NPUkU9bQojIENPTkZJR19JTlRF
TF9QVU5JVF9JUEMgaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9TQ1VfUENJIGlzIG5vdCBzZXQK
IyBDT05GSUdfSU5URUxfU0NVX1BMQVRGT1JNIGlzIG5vdCBzZXQKQ09ORklHX1BNQ19BVE9NPXkK
IyBDT05GSUdfTUZEX0NST1NfRUMgaXMgbm90IHNldAojIENPTkZJR19DSFJPTUVfUExBVEZPUk1T
IGlzIG5vdCBzZXQKIyBDT05GSUdfTUVMTEFOT1hfUExBVEZPUk0gaXMgbm90IHNldApDT05GSUdf
Q0xLREVWX0xPT0tVUD15CkNPTkZJR19IQVZFX0NMS19QUkVQQVJFPXkKQ09ORklHX0NPTU1PTl9D
TEs9eQoKIwojIENvbW1vbiBDbG9jayBGcmFtZXdvcmsKIwojIENPTkZJR19DT01NT05fQ0xLX01B
WDk0ODUgaXMgbm90IHNldAojIENPTkZJR19DT01NT05fQ0xLX1NJNTM0MSBpcyBub3Qgc2V0CiMg
Q09ORklHX0NPTU1PTl9DTEtfU0k1MzUxIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NMS19T
STU0NCBpcyBub3Qgc2V0CiMgQ09ORklHX0NPTU1PTl9DTEtfQ0RDRTcwNiBpcyBub3Qgc2V0CiMg
Q09ORklHX0NPTU1PTl9DTEtfQ1MyMDAwX0NQIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NM
S19QV00gaXMgbm90IHNldAojIGVuZCBvZiBDb21tb24gQ2xvY2sgRnJhbWV3b3JrCgojIENPTkZJ
R19IV1NQSU5MT0NLIGlzIG5vdCBzZXQKCiMKIyBDbG9jayBTb3VyY2UgZHJpdmVycwojCkNPTkZJ
R19DTEtFVlRfSTgyNTM9eQpDT05GSUdfSTgyNTNfTE9DSz15CkNPTkZJR19DTEtCTERfSTgyNTM9
eQojIGVuZCBvZiBDbG9jayBTb3VyY2UgZHJpdmVycwoKQ09ORklHX01BSUxCT1g9eQpDT05GSUdf
UENDPXkKIyBDT05GSUdfQUxURVJBX01CT1ggaXMgbm90IHNldApDT05GSUdfSU9NTVVfSU9WQT15
CkNPTkZJR19JT0FTSUQ9eQpDT05GSUdfSU9NTVVfQVBJPXkKQ09ORklHX0lPTU1VX1NVUFBPUlQ9
eQoKIwojIEdlbmVyaWMgSU9NTVUgUGFnZXRhYmxlIFN1cHBvcnQKIwojIGVuZCBvZiBHZW5lcmlj
IElPTU1VIFBhZ2V0YWJsZSBTdXBwb3J0CgojIENPTkZJR19JT01NVV9ERUJVR0ZTIGlzIG5vdCBz
ZXQKIyBDT05GSUdfSU9NTVVfREVGQVVMVF9QQVNTVEhST1VHSCBpcyBub3Qgc2V0CkNPTkZJR19J
T01NVV9ETUE9eQpDT05GSUdfQU1EX0lPTU1VPXkKQ09ORklHX0FNRF9JT01NVV9WMj1tCkNPTkZJ
R19ETUFSX1RBQkxFPXkKQ09ORklHX0lOVEVMX0lPTU1VPXkKIyBDT05GSUdfSU5URUxfSU9NTVVf
U1ZNIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5URUxfSU9NTVVfREVGQVVMVF9PTiBpcyBub3Qgc2V0
CkNPTkZJR19JTlRFTF9JT01NVV9GTE9QUFlfV0E9eQojIENPTkZJR19JTlRFTF9JT01NVV9TQ0FM
QUJMRV9NT0RFX0RFRkFVTFRfT04gaXMgbm90IHNldApDT05GSUdfSVJRX1JFTUFQPXkKQ09ORklH
X0hZUEVSVl9JT01NVT15CgojCiMgUmVtb3RlcHJvYyBkcml2ZXJzCiMKIyBDT05GSUdfUkVNT1RF
UFJPQyBpcyBub3Qgc2V0CiMgZW5kIG9mIFJlbW90ZXByb2MgZHJpdmVycwoKIwojIFJwbXNnIGRy
aXZlcnMKIwojIENPTkZJR19SUE1TR19RQ09NX0dMSU5LX1JQTSBpcyBub3Qgc2V0CiMgQ09ORklH
X1JQTVNHX1ZJUlRJTyBpcyBub3Qgc2V0CiMgZW5kIG9mIFJwbXNnIGRyaXZlcnMKCiMgQ09ORklH
X1NPVU5EV0lSRSBpcyBub3Qgc2V0CgojCiMgU09DIChTeXN0ZW0gT24gQ2hpcCkgc3BlY2lmaWMg
RHJpdmVycwojCgojCiMgQW1sb2dpYyBTb0MgZHJpdmVycwojCiMgZW5kIG9mIEFtbG9naWMgU29D
IGRyaXZlcnMKCiMKIyBBc3BlZWQgU29DIGRyaXZlcnMKIwojIGVuZCBvZiBBc3BlZWQgU29DIGRy
aXZlcnMKCiMKIyBCcm9hZGNvbSBTb0MgZHJpdmVycwojCiMgZW5kIG9mIEJyb2FkY29tIFNvQyBk
cml2ZXJzCgojCiMgTlhQL0ZyZWVzY2FsZSBRb3JJUSBTb0MgZHJpdmVycwojCiMgZW5kIG9mIE5Y
UC9GcmVlc2NhbGUgUW9ySVEgU29DIGRyaXZlcnMKCiMKIyBpLk1YIFNvQyBkcml2ZXJzCiMKIyBl
bmQgb2YgaS5NWCBTb0MgZHJpdmVycwoKIwojIFF1YWxjb21tIFNvQyBkcml2ZXJzCiMKIyBlbmQg
b2YgUXVhbGNvbW0gU29DIGRyaXZlcnMKCiMgQ09ORklHX1NPQ19USSBpcyBub3Qgc2V0CgojCiMg
WGlsaW54IFNvQyBkcml2ZXJzCiMKIyBDT05GSUdfWElMSU5YX1ZDVSBpcyBub3Qgc2V0CiMgZW5k
IG9mIFhpbGlueCBTb0MgZHJpdmVycwojIGVuZCBvZiBTT0MgKFN5c3RlbSBPbiBDaGlwKSBzcGVj
aWZpYyBEcml2ZXJzCgpDT05GSUdfUE1fREVWRlJFUT15CgojCiMgREVWRlJFUSBHb3Zlcm5vcnMK
IwpDT05GSUdfREVWRlJFUV9HT1ZfU0lNUExFX09OREVNQU5EPW0KIyBDT05GSUdfREVWRlJFUV9H
T1ZfUEVSRk9STUFOQ0UgaXMgbm90IHNldAojIENPTkZJR19ERVZGUkVRX0dPVl9QT1dFUlNBVkUg
aXMgbm90IHNldAojIENPTkZJR19ERVZGUkVRX0dPVl9VU0VSU1BBQ0UgaXMgbm90IHNldAojIENP
TkZJR19ERVZGUkVRX0dPVl9QQVNTSVZFIGlzIG5vdCBzZXQKCiMKIyBERVZGUkVRIERyaXZlcnMK
IwojIENPTkZJR19QTV9ERVZGUkVRX0VWRU5UIGlzIG5vdCBzZXQKIyBDT05GSUdfRVhUQ09OIGlz
IG5vdCBzZXQKIyBDT05GSUdfTUVNT1JZIGlzIG5vdCBzZXQKQ09ORklHX0lJTz15CkNPTkZJR19J
SU9fQlVGRkVSPXkKQ09ORklHX0lJT19CVUZGRVJfQ0I9eQojIENPTkZJR19JSU9fQlVGRkVSX0hX
X0NPTlNVTUVSIGlzIG5vdCBzZXQKQ09ORklHX0lJT19LRklGT19CVUY9eQpDT05GSUdfSUlPX1RS
SUdHRVJFRF9CVUZGRVI9bQojIENPTkZJR19JSU9fQ09ORklHRlMgaXMgbm90IHNldApDT05GSUdf
SUlPX1RSSUdHRVI9eQpDT05GSUdfSUlPX0NPTlNVTUVSU19QRVJfVFJJR0dFUj0yCiMgQ09ORklH
X0lJT19TV19ERVZJQ0UgaXMgbm90IHNldAojIENPTkZJR19JSU9fU1dfVFJJR0dFUiBpcyBub3Qg
c2V0CgojCiMgQWNjZWxlcm9tZXRlcnMKIwojIENPTkZJR19BRElTMTYyMDEgaXMgbm90IHNldAoj
IENPTkZJR19BRElTMTYyMDkgaXMgbm90IHNldAojIENPTkZJR19BRFhMMzQ1X0kyQyBpcyBub3Qg
c2V0CiMgQ09ORklHX0FEWEwzNDVfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfQURYTDM3Ml9TUEkg
aXMgbm90IHNldAojIENPTkZJR19BRFhMMzcyX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX0JNQTE4
MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JNQTIyMCBpcyBub3Qgc2V0CiMgQ09ORklHX0JNQTQwMCBp
cyBub3Qgc2V0CiMgQ09ORklHX0JNQzE1MF9BQ0NFTCBpcyBub3Qgc2V0CiMgQ09ORklHX0RBMjgw
IGlzIG5vdCBzZXQKIyBDT05GSUdfREEzMTEgaXMgbm90IHNldAojIENPTkZJR19ETUFSRDA5IGlz
IG5vdCBzZXQKIyBDT05GSUdfRE1BUkQxMCBpcyBub3Qgc2V0CkNPTkZJR19ISURfU0VOU09SX0FD
Q0VMXzNEPW0KIyBDT05GSUdfSUlPX1NUX0FDQ0VMXzNBWElTIGlzIG5vdCBzZXQKIyBDT05GSUdf
S1hTRDkgaXMgbm90IHNldAojIENPTkZJR19LWENKSzEwMTMgaXMgbm90IHNldAojIENPTkZJR19N
QzMyMzAgaXMgbm90IHNldAojIENPTkZJR19NTUE3NDU1X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklH
X01NQTc0NTVfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfTU1BNzY2MCBpcyBub3Qgc2V0CiMgQ09O
RklHX01NQTg0NTIgaXMgbm90IHNldAojIENPTkZJR19NTUE5NTUxIGlzIG5vdCBzZXQKIyBDT05G
SUdfTU1BOTU1MyBpcyBub3Qgc2V0CiMgQ09ORklHX01YQzQwMDUgaXMgbm90IHNldAojIENPTkZJ
R19NWEM2MjU1IGlzIG5vdCBzZXQKIyBDT05GSUdfU0NBMzAwMCBpcyBub3Qgc2V0CiMgQ09ORklH
X1NUSzgzMTIgaXMgbm90IHNldAojIENPTkZJR19TVEs4QkE1MCBpcyBub3Qgc2V0CiMgZW5kIG9m
IEFjY2VsZXJvbWV0ZXJzCgojCiMgQW5hbG9nIHRvIGRpZ2l0YWwgY29udmVydGVycwojCiMgQ09O
RklHX0FENzA5MVI1IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3MTI0IGlzIG5vdCBzZXQKIyBDT05G
SUdfQUQ3MTkyIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3MjY2IGlzIG5vdCBzZXQKIyBDT05GSUdf
QUQ3MjkxIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3MjkyIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3
Mjk4IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3NDc2IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3NjA2
X0lGQUNFX1BBUkFMTEVMIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3NjA2X0lGQUNFX1NQSSBpcyBu
b3Qgc2V0CiMgQ09ORklHX0FENzc2NiBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzc2OF8xIGlzIG5v
dCBzZXQKIyBDT05GSUdfQUQ3NzgwIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3NzkxIGlzIG5vdCBz
ZXQKIyBDT05GSUdfQUQ3NzkzIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3ODg3IGlzIG5vdCBzZXQK
IyBDT05GSUdfQUQ3OTIzIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3OTQ5IGlzIG5vdCBzZXQKIyBD
T05GSUdfQUQ3OTlYIGlzIG5vdCBzZXQKIyBDT05GSUdfSEk4NDM1IGlzIG5vdCBzZXQKIyBDT05G
SUdfSFg3MTEgaXMgbm90IHNldAojIENPTkZJR19JTkEyWFhfQURDIGlzIG5vdCBzZXQKIyBDT05G
SUdfTFRDMjQ3MSBpcyBub3Qgc2V0CiMgQ09ORklHX0xUQzI0ODUgaXMgbm90IHNldAojIENPTkZJ
R19MVEMyNDk2IGlzIG5vdCBzZXQKIyBDT05GSUdfTFRDMjQ5NyBpcyBub3Qgc2V0CiMgQ09ORklH
X01BWDEwMjcgaXMgbm90IHNldAojIENPTkZJR19NQVgxMTEwMCBpcyBub3Qgc2V0CiMgQ09ORklH
X01BWDExMTggaXMgbm90IHNldAojIENPTkZJR19NQVgxMzYzIGlzIG5vdCBzZXQKIyBDT05GSUdf
TUFYOTYxMSBpcyBub3Qgc2V0CiMgQ09ORklHX01DUDMyMFggaXMgbm90IHNldAojIENPTkZJR19N
Q1AzNDIyIGlzIG5vdCBzZXQKIyBDT05GSUdfTUNQMzkxMSBpcyBub3Qgc2V0CiMgQ09ORklHX05B
VTc4MDIgaXMgbm90IHNldAojIENPTkZJR19USV9BREMwODFDIGlzIG5vdCBzZXQKIyBDT05GSUdf
VElfQURDMDgzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0FEQzA4NFMwMjEgaXMgbm90IHNldAoj
IENPTkZJR19USV9BREMxMjEzOCBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0FEQzEwOFMxMDIgaXMg
bm90IHNldAojIENPTkZJR19USV9BREMxMjhTMDUyIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURD
MTYxUzYyNiBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0FEUzEwMTUgaXMgbm90IHNldAojIENPTkZJ
R19USV9BRFM3OTUwIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfVExDNDU0MSBpcyBub3Qgc2V0CiMg
Q09ORklHX1ZJUEVSQk9BUkRfQURDIGlzIG5vdCBzZXQKIyBDT05GSUdfWElMSU5YX1hBREMgaXMg
bm90IHNldAojIGVuZCBvZiBBbmFsb2cgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCgojCiMgQW5hbG9n
IEZyb250IEVuZHMKIwojIGVuZCBvZiBBbmFsb2cgRnJvbnQgRW5kcwoKIwojIEFtcGxpZmllcnMK
IwojIENPTkZJR19BRDgzNjYgaXMgbm90IHNldAojIENPTkZJR19ITUM0MjUgaXMgbm90IHNldAoj
IGVuZCBvZiBBbXBsaWZpZXJzCgojCiMgQ2hlbWljYWwgU2Vuc29ycwojCiMgQ09ORklHX0FUTEFT
X1BIX1NFTlNPUiBpcyBub3Qgc2V0CiMgQ09ORklHX0JNRTY4MCBpcyBub3Qgc2V0CiMgQ09ORklH
X0NDUzgxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0lBUUNPUkUgaXMgbm90IHNldAojIENPTkZJR19T
RU5TSVJJT05fU0dQMzAgaXMgbm90IHNldAojIENPTkZJR19TUFMzMCBpcyBub3Qgc2V0CiMgQ09O
RklHX1ZaODlYIGlzIG5vdCBzZXQKIyBlbmQgb2YgQ2hlbWljYWwgU2Vuc29ycwoKIwojIEhpZCBT
ZW5zb3IgSUlPIENvbW1vbgojCkNPTkZJR19ISURfU0VOU09SX0lJT19DT01NT049bQpDT05GSUdf
SElEX1NFTlNPUl9JSU9fVFJJR0dFUj1tCiMgZW5kIG9mIEhpZCBTZW5zb3IgSUlPIENvbW1vbgoK
IwojIFNTUCBTZW5zb3IgQ29tbW9uCiMKIyBDT05GSUdfSUlPX1NTUF9TRU5TT1JIVUIgaXMgbm90
IHNldAojIGVuZCBvZiBTU1AgU2Vuc29yIENvbW1vbgoKIwojIERpZ2l0YWwgdG8gYW5hbG9nIGNv
bnZlcnRlcnMKIwojIENPTkZJR19BRDUwNjQgaXMgbm90IHNldAojIENPTkZJR19BRDUzNjAgaXMg
bm90IHNldAojIENPTkZJR19BRDUzODAgaXMgbm90IHNldAojIENPTkZJR19BRDU0MjEgaXMgbm90
IHNldAojIENPTkZJR19BRDU0NDYgaXMgbm90IHNldAojIENPTkZJR19BRDU0NDkgaXMgbm90IHNl
dAojIENPTkZJR19BRDU1OTJSIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NTkzUiBpcyBub3Qgc2V0
CiMgQ09ORklHX0FENTUwNCBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTYyNFJfU1BJIGlzIG5vdCBz
ZXQKIyBDT05GSUdfQUQ1Njg2X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTY5Nl9JMkMgaXMg
bm90IHNldAojIENPTkZJR19BRDU3NTUgaXMgbm90IHNldAojIENPTkZJR19BRDU3NTggaXMgbm90
IHNldAojIENPTkZJR19BRDU3NjEgaXMgbm90IHNldAojIENPTkZJR19BRDU3NjQgaXMgbm90IHNl
dAojIENPTkZJR19BRDU3NzBSIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NzkxIGlzIG5vdCBzZXQK
IyBDT05GSUdfQUQ3MzAzIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ4ODAxIGlzIG5vdCBzZXQKIyBD
T05GSUdfRFM0NDI0IGlzIG5vdCBzZXQKIyBDT05GSUdfTFRDMTY2MCBpcyBub3Qgc2V0CiMgQ09O
RklHX0xUQzI2MzIgaXMgbm90IHNldAojIENPTkZJR19NNjIzMzIgaXMgbm90IHNldAojIENPTkZJ
R19NQVg1MTcgaXMgbm90IHNldAojIENPTkZJR19NQ1A0NzI1IGlzIG5vdCBzZXQKIyBDT05GSUdf
TUNQNDkyMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0RBQzA4MlMwODUgaXMgbm90IHNldAojIENP
TkZJR19USV9EQUM1NTcxIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfREFDNzMxMSBpcyBub3Qgc2V0
CiMgQ09ORklHX1RJX0RBQzc2MTIgaXMgbm90IHNldAojIGVuZCBvZiBEaWdpdGFsIHRvIGFuYWxv
ZyBjb252ZXJ0ZXJzCgojCiMgSUlPIGR1bW15IGRyaXZlcgojCiMgZW5kIG9mIElJTyBkdW1teSBk
cml2ZXIKCiMKIyBGcmVxdWVuY3kgU3ludGhlc2l6ZXJzIEREUy9QTEwKIwoKIwojIENsb2NrIEdl
bmVyYXRvci9EaXN0cmlidXRpb24KIwojIENPTkZJR19BRDk1MjMgaXMgbm90IHNldAojIGVuZCBv
ZiBDbG9jayBHZW5lcmF0b3IvRGlzdHJpYnV0aW9uCgojCiMgUGhhc2UtTG9ja2VkIExvb3AgKFBM
TCkgZnJlcXVlbmN5IHN5bnRoZXNpemVycwojCiMgQ09ORklHX0FERjQzNTAgaXMgbm90IHNldAoj
IENPTkZJR19BREY0MzcxIGlzIG5vdCBzZXQKIyBlbmQgb2YgUGhhc2UtTG9ja2VkIExvb3AgKFBM
TCkgZnJlcXVlbmN5IHN5bnRoZXNpemVycwojIGVuZCBvZiBGcmVxdWVuY3kgU3ludGhlc2l6ZXJz
IEREUy9QTEwKCiMKIyBEaWdpdGFsIGd5cm9zY29wZSBzZW5zb3JzCiMKIyBDT05GSUdfQURJUzE2
MDgwIGlzIG5vdCBzZXQKIyBDT05GSUdfQURJUzE2MTMwIGlzIG5vdCBzZXQKIyBDT05GSUdfQURJ
UzE2MTM2IGlzIG5vdCBzZXQKIyBDT05GSUdfQURJUzE2MjYwIGlzIG5vdCBzZXQKIyBDT05GSUdf
QURYUlM0NTAgaXMgbm90IHNldAojIENPTkZJR19CTUcxNjAgaXMgbm90IHNldAojIENPTkZJR19G
WEFTMjEwMDJDIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9TRU5TT1JfR1lST18zRD1tCiMgQ09ORklH
X01QVTMwNTBfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfSUlPX1NUX0dZUk9fM0FYSVMgaXMgbm90
IHNldAojIENPTkZJR19JVEczMjAwIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGlnaXRhbCBneXJvc2Nv
cGUgc2Vuc29ycwoKIwojIEhlYWx0aCBTZW5zb3JzCiMKCiMKIyBIZWFydCBSYXRlIE1vbml0b3Jz
CiMKIyBDT05GSUdfQUZFNDQwMyBpcyBub3Qgc2V0CiMgQ09ORklHX0FGRTQ0MDQgaXMgbm90IHNl
dAojIENPTkZJR19NQVgzMDEwMCBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDMwMTAyIGlzIG5vdCBz
ZXQKIyBlbmQgb2YgSGVhcnQgUmF0ZSBNb25pdG9ycwojIGVuZCBvZiBIZWFsdGggU2Vuc29ycwoK
IwojIEh1bWlkaXR5IHNlbnNvcnMKIwojIENPTkZJR19BTTIzMTUgaXMgbm90IHNldAojIENPTkZJ
R19ESFQxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0hEQzEwMFggaXMgbm90IHNldAojIENPTkZJR19I
SURfU0VOU09SX0hVTUlESVRZIGlzIG5vdCBzZXQKIyBDT05GSUdfSFRTMjIxIGlzIG5vdCBzZXQK
IyBDT05GSUdfSFRVMjEgaXMgbm90IHNldAojIENPTkZJR19TSTcwMDUgaXMgbm90IHNldAojIENP
TkZJR19TSTcwMjAgaXMgbm90IHNldAojIGVuZCBvZiBIdW1pZGl0eSBzZW5zb3JzCgojCiMgSW5l
cnRpYWwgbWVhc3VyZW1lbnQgdW5pdHMKIwojIENPTkZJR19BRElTMTY0MDAgaXMgbm90IHNldAoj
IENPTkZJR19BRElTMTY0NjAgaXMgbm90IHNldAojIENPTkZJR19BRElTMTY0ODAgaXMgbm90IHNl
dAojIENPTkZJR19CTUkxNjBfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1JMTYwX1NQSSBpcyBu
b3Qgc2V0CiMgQ09ORklHX0ZYT1M4NzAwX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZYT1M4NzAw
X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX0tNWDYxIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5WX01Q
VTYwNTBfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5WX01QVTYwNTBfU1BJIGlzIG5vdCBzZXQK
IyBDT05GSUdfSUlPX1NUX0xTTTZEU1ggaXMgbm90IHNldAojIGVuZCBvZiBJbmVydGlhbCBtZWFz
dXJlbWVudCB1bml0cwoKIwojIExpZ2h0IHNlbnNvcnMKIwojIENPTkZJR19BQ1BJX0FMUyBpcyBu
b3Qgc2V0CiMgQ09ORklHX0FESkRfUzMxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0FEVVgxMDIwIGlz
IG5vdCBzZXQKIyBDT05GSUdfQUwzMDEwIGlzIG5vdCBzZXQKIyBDT05GSUdfQUwzMzIwQSBpcyBu
b3Qgc2V0CiMgQ09ORklHX0FQRFM5MzAwIGlzIG5vdCBzZXQKIyBDT05GSUdfQVBEUzk5NjAgaXMg
bm90IHNldAojIENPTkZJR19CSDE3NTAgaXMgbm90IHNldAojIENPTkZJR19CSDE3ODAgaXMgbm90
IHNldAojIENPTkZJR19DTTMyMTgxIGlzIG5vdCBzZXQKIyBDT05GSUdfQ00zMjMyIGlzIG5vdCBz
ZXQKIyBDT05GSUdfQ00zMzIzIGlzIG5vdCBzZXQKIyBDT05GSUdfQ00zNjY1MSBpcyBub3Qgc2V0
CiMgQ09ORklHX0dQMkFQMDAyIGlzIG5vdCBzZXQKIyBDT05GSUdfR1AyQVAwMjBBMDBGIGlzIG5v
dCBzZXQKIyBDT05GSUdfU0VOU09SU19JU0wyOTAxOCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNP
UlNfSVNMMjkwMjggaXMgbm90IHNldAojIENPTkZJR19JU0wyOTEyNSBpcyBub3Qgc2V0CkNPTkZJ
R19ISURfU0VOU09SX0FMUz1tCkNPTkZJR19ISURfU0VOU09SX1BST1g9bQojIENPTkZJR19KU0Ex
MjEyIGlzIG5vdCBzZXQKIyBDT05GSUdfUlBSMDUyMSBpcyBub3Qgc2V0CiMgQ09ORklHX0xUUjUw
MSBpcyBub3Qgc2V0CiMgQ09ORklHX0xWMDEwNENTIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYNDQw
MDAgaXMgbm90IHNldAojIENPTkZJR19NQVg0NDAwOSBpcyBub3Qgc2V0CiMgQ09ORklHX05PQTEz
MDUgaXMgbm90IHNldAojIENPTkZJR19PUFQzMDAxIGlzIG5vdCBzZXQKIyBDT05GSUdfUEExMjIw
MzAwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NJMTEzMyBpcyBub3Qgc2V0CiMgQ09ORklHX1NJMTE0
NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NUSzMzMTAgaXMgbm90IHNldAojIENPTkZJR19TVF9VVklT
MjUgaXMgbm90IHNldAojIENPTkZJR19UQ1MzNDE0IGlzIG5vdCBzZXQKIyBDT05GSUdfVENTMzQ3
MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVFNMMjU2MyBpcyBub3Qgc2V0CiMgQ09ORklH
X1RTTDI1ODMgaXMgbm90IHNldAojIENPTkZJR19UU0wyNzcyIGlzIG5vdCBzZXQKIyBDT05GSUdf
VFNMNDUzMSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTNTE4MkQgaXMgbm90IHNldAojIENPTkZJR19W
Q05MNDAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZDTkw0MDM1IGlzIG5vdCBzZXQKIyBDT05GSUdf
VkVNTDYwMzAgaXMgbm90IHNldAojIENPTkZJR19WRU1MNjA3MCBpcyBub3Qgc2V0CiMgQ09ORklH
X1ZMNjE4MCBpcyBub3Qgc2V0CiMgQ09ORklHX1pPUFQyMjAxIGlzIG5vdCBzZXQKIyBlbmQgb2Yg
TGlnaHQgc2Vuc29ycwoKIwojIE1hZ25ldG9tZXRlciBzZW5zb3JzCiMKIyBDT05GSUdfQUs4OTc1
IGlzIG5vdCBzZXQKIyBDT05GSUdfQUswOTkxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0JNQzE1MF9N
QUdOX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX0JNQzE1MF9NQUdOX1NQSSBpcyBub3Qgc2V0CiMg
Q09ORklHX01BRzMxMTAgaXMgbm90IHNldApDT05GSUdfSElEX1NFTlNPUl9NQUdORVRPTUVURVJf
M0Q9bQojIENPTkZJR19NTUMzNTI0MCBpcyBub3Qgc2V0CiMgQ09ORklHX0lJT19TVF9NQUdOXzNB
WElTIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19ITUM1ODQzX0kyQyBpcyBub3Qgc2V0CiMg
Q09ORklHX1NFTlNPUlNfSE1DNTg0M19TUEkgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1JN
MzEwMF9JMkMgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1JNMzEwMF9TUEkgaXMgbm90IHNl
dAojIGVuZCBvZiBNYWduZXRvbWV0ZXIgc2Vuc29ycwoKIwojIE11bHRpcGxleGVycwojCiMgZW5k
IG9mIE11bHRpcGxleGVycwoKIwojIEluY2xpbm9tZXRlciBzZW5zb3JzCiMKQ09ORklHX0hJRF9T
RU5TT1JfSU5DTElOT01FVEVSXzNEPW0KQ09ORklHX0hJRF9TRU5TT1JfREVWSUNFX1JPVEFUSU9O
PW0KIyBlbmQgb2YgSW5jbGlub21ldGVyIHNlbnNvcnMKCiMKIyBUcmlnZ2VycyAtIHN0YW5kYWxv
bmUKIwojIENPTkZJR19JSU9fSU5URVJSVVBUX1RSSUdHRVIgaXMgbm90IHNldAojIENPTkZJR19J
SU9fU1lTRlNfVFJJR0dFUiBpcyBub3Qgc2V0CiMgZW5kIG9mIFRyaWdnZXJzIC0gc3RhbmRhbG9u
ZQoKIwojIExpbmVhciBhbmQgYW5ndWxhciBwb3NpdGlvbiBzZW5zb3JzCiMKIyBlbmQgb2YgTGlu
ZWFyIGFuZCBhbmd1bGFyIHBvc2l0aW9uIHNlbnNvcnMKCiMKIyBEaWdpdGFsIHBvdGVudGlvbWV0
ZXJzCiMKIyBDT05GSUdfQUQ1MjcyIGlzIG5vdCBzZXQKIyBDT05GSUdfRFMxODAzIGlzIG5vdCBz
ZXQKIyBDT05GSUdfTUFYNTQzMiBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDU0ODEgaXMgbm90IHNl
dAojIENPTkZJR19NQVg1NDg3IGlzIG5vdCBzZXQKIyBDT05GSUdfTUNQNDAxOCBpcyBub3Qgc2V0
CiMgQ09ORklHX01DUDQxMzEgaXMgbm90IHNldAojIENPTkZJR19NQ1A0NTMxIGlzIG5vdCBzZXQK
IyBDT05GSUdfTUNQNDEwMTAgaXMgbm90IHNldAojIENPTkZJR19UUEwwMTAyIGlzIG5vdCBzZXQK
IyBlbmQgb2YgRGlnaXRhbCBwb3RlbnRpb21ldGVycwoKIwojIERpZ2l0YWwgcG90ZW50aW9zdGF0
cwojCiMgQ09ORklHX0xNUDkxMDAwIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGlnaXRhbCBwb3RlbnRp
b3N0YXRzCgojCiMgUHJlc3N1cmUgc2Vuc29ycwojCiMgQ09ORklHX0FCUDA2ME1HIGlzIG5vdCBz
ZXQKIyBDT05GSUdfQk1QMjgwIGlzIG5vdCBzZXQKIyBDT05GSUdfRExITDYwRCBpcyBub3Qgc2V0
CiMgQ09ORklHX0RQUzMxMCBpcyBub3Qgc2V0CkNPTkZJR19ISURfU0VOU09SX1BSRVNTPW0KIyBD
T05GSUdfSFAwMyBpcyBub3Qgc2V0CiMgQ09ORklHX0lDUDEwMTAwIGlzIG5vdCBzZXQKIyBDT05G
SUdfTVBMMTE1X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX01QTDExNV9TUEkgaXMgbm90IHNldAoj
IENPTkZJR19NUEwzMTE1IGlzIG5vdCBzZXQKIyBDT05GSUdfTVM1NjExIGlzIG5vdCBzZXQKIyBD
T05GSUdfTVM1NjM3IGlzIG5vdCBzZXQKIyBDT05GSUdfSUlPX1NUX1BSRVNTIGlzIG5vdCBzZXQK
IyBDT05GSUdfVDU0MDMgaXMgbm90IHNldAojIENPTkZJR19IUDIwNkMgaXMgbm90IHNldAojIENP
TkZJR19aUEEyMzI2IGlzIG5vdCBzZXQKIyBlbmQgb2YgUHJlc3N1cmUgc2Vuc29ycwoKIwojIExp
Z2h0bmluZyBzZW5zb3JzCiMKIyBDT05GSUdfQVMzOTM1IGlzIG5vdCBzZXQKIyBlbmQgb2YgTGln
aHRuaW5nIHNlbnNvcnMKCiMKIyBQcm94aW1pdHkgYW5kIGRpc3RhbmNlIHNlbnNvcnMKIwojIENP
TkZJR19JU0wyOTUwMSBpcyBub3Qgc2V0CiMgQ09ORklHX0xJREFSX0xJVEVfVjIgaXMgbm90IHNl
dAojIENPTkZJR19NQjEyMzIgaXMgbm90IHNldAojIENPTkZJR19QSU5HIGlzIG5vdCBzZXQKIyBD
T05GSUdfUkZENzc0MDIgaXMgbm90IHNldAojIENPTkZJR19TUkYwNCBpcyBub3Qgc2V0CiMgQ09O
RklHX1NYOTUwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NSRjA4IGlzIG5vdCBzZXQKIyBDT05GSUdf
Vkw1M0wwWF9JMkMgaXMgbm90IHNldAojIGVuZCBvZiBQcm94aW1pdHkgYW5kIGRpc3RhbmNlIHNl
bnNvcnMKCiMKIyBSZXNvbHZlciB0byBkaWdpdGFsIGNvbnZlcnRlcnMKIwojIENPTkZJR19BRDJT
OTAgaXMgbm90IHNldAojIENPTkZJR19BRDJTMTIwMCBpcyBub3Qgc2V0CiMgZW5kIG9mIFJlc29s
dmVyIHRvIGRpZ2l0YWwgY29udmVydGVycwoKIwojIFRlbXBlcmF0dXJlIHNlbnNvcnMKIwojIENP
TkZJR19MVEMyOTgzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYSU1fVEhFUk1PQ09VUExFIGlzIG5v
dCBzZXQKIyBDT05GSUdfSElEX1NFTlNPUl9URU1QIGlzIG5vdCBzZXQKIyBDT05GSUdfTUxYOTA2
MTQgaXMgbm90IHNldAojIENPTkZJR19NTFg5MDYzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RNUDAw
NiBpcyBub3Qgc2V0CiMgQ09ORklHX1RNUDAwNyBpcyBub3Qgc2V0CiMgQ09ORklHX1RTWVMwMSBp
cyBub3Qgc2V0CiMgQ09ORklHX1RTWVMwMkQgaXMgbm90IHNldAojIENPTkZJR19NQVgzMTg1NiBp
cyBub3Qgc2V0CiMgZW5kIG9mIFRlbXBlcmF0dXJlIHNlbnNvcnMKCkNPTkZJR19OVEI9bQojIENP
TkZJR19OVEJfTVNJIGlzIG5vdCBzZXQKQ09ORklHX05UQl9BTUQ9bQojIENPTkZJR19OVEJfSURU
IGlzIG5vdCBzZXQKIyBDT05GSUdfTlRCX0lOVEVMIGlzIG5vdCBzZXQKIyBDT05GSUdfTlRCX1NX
SVRDSFRFQyBpcyBub3Qgc2V0CiMgQ09ORklHX05UQl9QSU5HUE9ORyBpcyBub3Qgc2V0CiMgQ09O
RklHX05UQl9UT09MIGlzIG5vdCBzZXQKQ09ORklHX05UQl9QRVJGPW0KQ09ORklHX05UQl9UUkFO
U1BPUlQ9bQojIENPTkZJR19WTUVfQlVTIGlzIG5vdCBzZXQKQ09ORklHX1BXTT15CkNPTkZJR19Q
V01fU1lTRlM9eQojIENPTkZJR19QV01fREVCVUcgaXMgbm90IHNldAojIENPTkZJR19QV01fTFBT
U19QQ0kgaXMgbm90IHNldAojIENPTkZJR19QV01fTFBTU19QTEFURk9STSBpcyBub3Qgc2V0CiMg
Q09ORklHX1BXTV9QQ0E5Njg1IGlzIG5vdCBzZXQKCiMKIyBJUlEgY2hpcCBzdXBwb3J0CiMKIyBl
bmQgb2YgSVJRIGNoaXAgc3VwcG9ydAoKIyBDT05GSUdfSVBBQ0tfQlVTIGlzIG5vdCBzZXQKIyBD
T05GSUdfUkVTRVRfQ09OVFJPTExFUiBpcyBub3Qgc2V0CgojCiMgUEhZIFN1YnN5c3RlbQojCkNP
TkZJR19HRU5FUklDX1BIWT15CiMgQ09ORklHX0JDTV9LT05BX1VTQjJfUEhZIGlzIG5vdCBzZXQK
IyBDT05GSUdfUEhZX1BYQV8yOE5NX0hTSUMgaXMgbm90IHNldAojIENPTkZJR19QSFlfUFhBXzI4
Tk1fVVNCMiBpcyBub3Qgc2V0CiMgQ09ORklHX1BIWV9DUENBUF9VU0IgaXMgbm90IHNldAojIENP
TkZJR19QSFlfSU5URUxfRU1NQyBpcyBub3Qgc2V0CiMgZW5kIG9mIFBIWSBTdWJzeXN0ZW0KCkNP
TkZJR19QT1dFUkNBUD15CkNPTkZJR19JTlRFTF9SQVBMX0NPUkU9bQpDT05GSUdfSU5URUxfUkFQ
TD1tCiMgQ09ORklHX0lETEVfSU5KRUNUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUNCIGlzIG5vdCBz
ZXQKCiMKIyBQZXJmb3JtYW5jZSBtb25pdG9yIHN1cHBvcnQKIwojIGVuZCBvZiBQZXJmb3JtYW5j
ZSBtb25pdG9yIHN1cHBvcnQKCkNPTkZJR19SQVM9eQojIENPTkZJR19SQVNfQ0VDIGlzIG5vdCBz
ZXQKIyBDT05GSUdfVVNCNCBpcyBub3Qgc2V0CgojCiMgQW5kcm9pZAojCiMgQ09ORklHX0FORFJP
SUQgaXMgbm90IHNldAojIGVuZCBvZiBBbmRyb2lkCgpDT05GSUdfTElCTlZESU1NPW0KQ09ORklH
X0JMS19ERVZfUE1FTT1tCkNPTkZJR19ORF9CTEs9bQpDT05GSUdfTkRfQ0xBSU09eQpDT05GSUdf
TkRfQlRUPW0KQ09ORklHX0JUVD15CkNPTkZJR19ORF9QRk49bQpDT05GSUdfTlZESU1NX1BGTj15
CkNPTkZJR19OVkRJTU1fREFYPXkKQ09ORklHX05WRElNTV9LRVlTPXkKQ09ORklHX0RBWF9EUklW
RVI9eQpDT05GSUdfREFYPXkKQ09ORklHX0RFVl9EQVg9bQpDT05GSUdfREVWX0RBWF9QTUVNPW0K
Q09ORklHX0RFVl9EQVhfS01FTT1tCkNPTkZJR19ERVZfREFYX1BNRU1fQ09NUEFUPW0KQ09ORklH
X05WTUVNPXkKQ09ORklHX05WTUVNX1NZU0ZTPXkKCiMKIyBIVyB0cmFjaW5nIHN1cHBvcnQKIwoj
IENPTkZJR19TVE0gaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9USCBpcyBub3Qgc2V0CiMgZW5k
IG9mIEhXIHRyYWNpbmcgc3VwcG9ydAoKIyBDT05GSUdfRlBHQSBpcyBub3Qgc2V0CiMgQ09ORklH
X1RFRSBpcyBub3Qgc2V0CkNPTkZJR19QTV9PUFA9eQojIENPTkZJR19VTklTWVNfVklTT1JCVVMg
aXMgbm90IHNldAojIENPTkZJR19TSU9YIGlzIG5vdCBzZXQKIyBDT05GSUdfU0xJTUJVUyBpcyBu
b3Qgc2V0CiMgQ09ORklHX0lOVEVSQ09OTkVDVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NPVU5URVIg
aXMgbm90IHNldAojIENPTkZJR19NT1NUIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGV2aWNlIERyaXZl
cnMKCiMKIyBGaWxlIHN5c3RlbXMKIwpDT05GSUdfRENBQ0hFX1dPUkRfQUNDRVNTPXkKIyBDT05G
SUdfVkFMSURBVEVfRlNfUEFSU0VSIGlzIG5vdCBzZXQKQ09ORklHX0ZTX0lPTUFQPXkKIyBDT05G
SUdfRVhUMl9GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0VYVDNfRlMgaXMgbm90IHNldApDT05GSUdf
RVhUNF9GUz1tCkNPTkZJR19FWFQ0X1VTRV9GT1JfRVhUMj15CkNPTkZJR19FWFQ0X0ZTX1BPU0lY
X0FDTD15CkNPTkZJR19FWFQ0X0ZTX1NFQ1VSSVRZPXkKIyBDT05GSUdfRVhUNF9ERUJVRyBpcyBu
b3Qgc2V0CkNPTkZJR19FWFQ0X0tVTklUX1RFU1RTPW0KQ09ORklHX0pCRDI9bQojIENPTkZJR19K
QkQyX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0ZTX01CQ0FDSEU9bQojIENPTkZJR19SRUlTRVJG
U19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0pGU19GUyBpcyBub3Qgc2V0CkNPTkZJR19YRlNfRlM9
bQpDT05GSUdfWEZTX1FVT1RBPXkKQ09ORklHX1hGU19QT1NJWF9BQ0w9eQpDT05GSUdfWEZTX1JU
PXkKQ09ORklHX1hGU19PTkxJTkVfU0NSVUI9eQpDT05GSUdfWEZTX09OTElORV9SRVBBSVI9eQpD
T05GSUdfWEZTX0RFQlVHPXkKQ09ORklHX1hGU19BU1NFUlRfRkFUQUw9eQpDT05GSUdfR0ZTMl9G
Uz1tCkNPTkZJR19HRlMyX0ZTX0xPQ0tJTkdfRExNPXkKQ09ORklHX09DRlMyX0ZTPW0KQ09ORklH
X09DRlMyX0ZTX08yQ0I9bQpDT05GSUdfT0NGUzJfRlNfVVNFUlNQQUNFX0NMVVNURVI9bQpDT05G
SUdfT0NGUzJfRlNfU1RBVFM9eQpDT05GSUdfT0NGUzJfREVCVUdfTUFTS0xPRz15CiMgQ09ORklH
X09DRlMyX0RFQlVHX0ZTIGlzIG5vdCBzZXQKQ09ORklHX0JUUkZTX0ZTPW0KQ09ORklHX0JUUkZT
X0ZTX1BPU0lYX0FDTD15CiMgQ09ORklHX0JUUkZTX0ZTX0NIRUNLX0lOVEVHUklUWSBpcyBub3Qg
c2V0CiMgQ09ORklHX0JUUkZTX0ZTX1JVTl9TQU5JVFlfVEVTVFMgaXMgbm90IHNldAojIENPTkZJ
R19CVFJGU19ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX0JUUkZTX0FTU0VSVCBpcyBub3Qgc2V0
CiMgQ09ORklHX0JUUkZTX0ZTX1JFRl9WRVJJRlkgaXMgbm90IHNldAojIENPTkZJR19OSUxGUzJf
RlMgaXMgbm90IHNldApDT05GSUdfRjJGU19GUz1tCkNPTkZJR19GMkZTX1NUQVRfRlM9eQpDT05G
SUdfRjJGU19GU19YQVRUUj15CkNPTkZJR19GMkZTX0ZTX1BPU0lYX0FDTD15CkNPTkZJR19GMkZT
X0ZTX1NFQ1VSSVRZPXkKIyBDT05GSUdfRjJGU19DSEVDS19GUyBpcyBub3Qgc2V0CiMgQ09ORklH
X0YyRlNfSU9fVFJBQ0UgaXMgbm90IHNldAojIENPTkZJR19GMkZTX0ZBVUxUX0lOSkVDVElPTiBp
cyBub3Qgc2V0CiMgQ09ORklHX0YyRlNfRlNfQ09NUFJFU1NJT04gaXMgbm90IHNldAojIENPTkZJ
R19aT05FRlNfRlMgaXMgbm90IHNldApDT05GSUdfRlNfREFYPXkKQ09ORklHX0ZTX0RBWF9QTUQ9
eQpDT05GSUdfRlNfUE9TSVhfQUNMPXkKQ09ORklHX0VYUE9SVEZTPXkKQ09ORklHX0VYUE9SVEZT
X0JMT0NLX09QUz15CkNPTkZJR19GSUxFX0xPQ0tJTkc9eQpDT05GSUdfTUFOREFUT1JZX0ZJTEVf
TE9DS0lORz15CkNPTkZJR19GU19FTkNSWVBUSU9OPXkKQ09ORklHX0ZTX0VOQ1JZUFRJT05fQUxH
Uz1tCiMgQ09ORklHX0ZTX1ZFUklUWSBpcyBub3Qgc2V0CkNPTkZJR19GU05PVElGWT15CkNPTkZJ
R19ETk9USUZZPXkKQ09ORklHX0lOT1RJRllfVVNFUj15CkNPTkZJR19GQU5PVElGWT15CkNPTkZJ
R19GQU5PVElGWV9BQ0NFU1NfUEVSTUlTU0lPTlM9eQpDT05GSUdfUVVPVEE9eQpDT05GSUdfUVVP
VEFfTkVUTElOS19JTlRFUkZBQ0U9eQpDT05GSUdfUFJJTlRfUVVPVEFfV0FSTklORz15CiMgQ09O
RklHX1FVT1RBX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1FVT1RBX1RSRUU9eQojIENPTkZJR19R
Rk1UX1YxIGlzIG5vdCBzZXQKQ09ORklHX1FGTVRfVjI9eQpDT05GSUdfUVVPVEFDVEw9eQpDT05G
SUdfUVVPVEFDVExfQ09NUEFUPXkKQ09ORklHX0FVVE9GUzRfRlM9eQpDT05GSUdfQVVUT0ZTX0ZT
PXkKQ09ORklHX0ZVU0VfRlM9bQpDT05GSUdfQ1VTRT1tCiMgQ09ORklHX1ZJUlRJT19GUyBpcyBu
b3Qgc2V0CkNPTkZJR19PVkVSTEFZX0ZTPW0KIyBDT05GSUdfT1ZFUkxBWV9GU19SRURJUkVDVF9E
SVIgaXMgbm90IHNldAojIENPTkZJR19PVkVSTEFZX0ZTX1JFRElSRUNUX0FMV0FZU19GT0xMT1cg
aXMgbm90IHNldAojIENPTkZJR19PVkVSTEFZX0ZTX0lOREVYIGlzIG5vdCBzZXQKIyBDT05GSUdf
T1ZFUkxBWV9GU19YSU5PX0FVVE8gaXMgbm90IHNldAojIENPTkZJR19PVkVSTEFZX0ZTX01FVEFD
T1BZIGlzIG5vdCBzZXQKCiMKIyBDYWNoZXMKIwpDT05GSUdfRlNDQUNIRT1tCkNPTkZJR19GU0NB
Q0hFX1NUQVRTPXkKIyBDT05GSUdfRlNDQUNIRV9ISVNUT0dSQU0gaXMgbm90IHNldAojIENPTkZJ
R19GU0NBQ0hFX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfRlNDQUNIRV9PQkpFQ1RfTElTVCBp
cyBub3Qgc2V0CkNPTkZJR19DQUNIRUZJTEVTPW0KIyBDT05GSUdfQ0FDSEVGSUxFU19ERUJVRyBp
cyBub3Qgc2V0CiMgQ09ORklHX0NBQ0hFRklMRVNfSElTVE9HUkFNIGlzIG5vdCBzZXQKIyBlbmQg
b2YgQ2FjaGVzCgojCiMgQ0QtUk9NL0RWRCBGaWxlc3lzdGVtcwojCkNPTkZJR19JU085NjYwX0ZT
PW0KQ09ORklHX0pPTElFVD15CkNPTkZJR19aSVNPRlM9eQpDT05GSUdfVURGX0ZTPW0KIyBlbmQg
b2YgQ0QtUk9NL0RWRCBGaWxlc3lzdGVtcwoKIwojIERPUy9GQVQvRVhGQVQvTlQgRmlsZXN5c3Rl
bXMKIwpDT05GSUdfRkFUX0ZTPW0KQ09ORklHX01TRE9TX0ZTPW0KQ09ORklHX1ZGQVRfRlM9bQpD
T05GSUdfRkFUX0RFRkFVTFRfQ09ERVBBR0U9NDM3CkNPTkZJR19GQVRfREVGQVVMVF9JT0NIQVJT
RVQ9ImFzY2lpIgojIENPTkZJR19GQVRfREVGQVVMVF9VVEY4IGlzIG5vdCBzZXQKIyBDT05GSUdf
RVhGQVRfRlMgaXMgbm90IHNldAojIENPTkZJR19OVEZTX0ZTIGlzIG5vdCBzZXQKIyBlbmQgb2Yg
RE9TL0ZBVC9FWEZBVC9OVCBGaWxlc3lzdGVtcwoKIwojIFBzZXVkbyBmaWxlc3lzdGVtcwojCkNP
TkZJR19QUk9DX0ZTPXkKQ09ORklHX1BST0NfS0NPUkU9eQpDT05GSUdfUFJPQ19WTUNPUkU9eQoj
IENPTkZJR19QUk9DX1ZNQ09SRV9ERVZJQ0VfRFVNUCBpcyBub3Qgc2V0CkNPTkZJR19QUk9DX1NZ
U0NUTD15CkNPTkZJR19QUk9DX1BBR0VfTU9OSVRPUj15CkNPTkZJR19QUk9DX0NISUxEUkVOPXkK
Q09ORklHX1BST0NfUElEX0FSQ0hfU1RBVFVTPXkKQ09ORklHX1BST0NfQ1BVX1JFU0NUUkw9eQpD
T05GSUdfS0VSTkZTPXkKQ09ORklHX1NZU0ZTPXkKQ09ORklHX1RNUEZTPXkKQ09ORklHX1RNUEZT
X1BPU0lYX0FDTD15CkNPTkZJR19UTVBGU19YQVRUUj15CkNPTkZJR19IVUdFVExCRlM9eQpDT05G
SUdfSFVHRVRMQl9QQUdFPXkKQ09ORklHX01FTUZEX0NSRUFURT15CkNPTkZJR19BUkNIX0hBU19H
SUdBTlRJQ19QQUdFPXkKQ09ORklHX0NPTkZJR0ZTX0ZTPXkKQ09ORklHX0VGSVZBUl9GUz15CiMg
ZW5kIG9mIFBzZXVkbyBmaWxlc3lzdGVtcwoKQ09ORklHX01JU0NfRklMRVNZU1RFTVM9eQojIENP
TkZJR19PUkFOR0VGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0FERlNfRlMgaXMgbm90IHNldAoj
IENPTkZJR19BRkZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfRUNSWVBUX0ZTIGlzIG5vdCBzZXQK
IyBDT05GSUdfSEZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfSEZTUExVU19GUyBpcyBub3Qgc2V0
CiMgQ09ORklHX0JFRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19CRlNfRlMgaXMgbm90IHNldAoj
IENPTkZJR19FRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19KRkZTMl9GUyBpcyBub3Qgc2V0CiMg
Q09ORklHX1VCSUZTX0ZTIGlzIG5vdCBzZXQKQ09ORklHX0NSQU1GUz1tCkNPTkZJR19DUkFNRlNf
QkxPQ0tERVY9eQojIENPTkZJR19DUkFNRlNfTVREIGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZT
PW0KQ09ORklHX1NRVUFTSEZTX0ZJTEVfQ0FDSEU9eQojIENPTkZJR19TUVVBU0hGU19GSUxFX0RJ
UkVDVCBpcyBub3Qgc2V0CkNPTkZJR19TUVVBU0hGU19ERUNPTVBfU0lOR0xFPXkKIyBDT05GSUdf
U1FVQVNIRlNfREVDT01QX01VTFRJIGlzIG5vdCBzZXQKIyBDT05GSUdfU1FVQVNIRlNfREVDT01Q
X01VTFRJX1BFUkNQVSBpcyBub3Qgc2V0CkNPTkZJR19TUVVBU0hGU19YQVRUUj15CkNPTkZJR19T
UVVBU0hGU19aTElCPXkKIyBDT05GSUdfU1FVQVNIRlNfTFo0IGlzIG5vdCBzZXQKQ09ORklHX1NR
VUFTSEZTX0xaTz15CkNPTkZJR19TUVVBU0hGU19YWj15CiMgQ09ORklHX1NRVUFTSEZTX1pTVEQg
aXMgbm90IHNldAojIENPTkZJR19TUVVBU0hGU180S19ERVZCTEtfU0laRSBpcyBub3Qgc2V0CiMg
Q09ORklHX1NRVUFTSEZTX0VNQkVEREVEIGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTX0ZSQUdN
RU5UX0NBQ0hFX1NJWkU9MwojIENPTkZJR19WWEZTX0ZTIGlzIG5vdCBzZXQKQ09ORklHX01JTklY
X0ZTPW0KIyBDT05GSUdfT01GU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0hQRlNfRlMgaXMgbm90
IHNldAojIENPTkZJR19RTlg0RlNfRlMgaXMgbm90IHNldAojIENPTkZJR19RTlg2RlNfRlMgaXMg
bm90IHNldAojIENPTkZJR19ST01GU19GUyBpcyBub3Qgc2V0CkNPTkZJR19QU1RPUkU9eQpDT05G
SUdfUFNUT1JFX0RFRkxBVEVfQ09NUFJFU1M9eQojIENPTkZJR19QU1RPUkVfTFpPX0NPTVBSRVNT
IGlzIG5vdCBzZXQKIyBDT05GSUdfUFNUT1JFX0xaNF9DT01QUkVTUyBpcyBub3Qgc2V0CiMgQ09O
RklHX1BTVE9SRV9MWjRIQ19DT01QUkVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9SRV84NDJf
Q09NUFJFU1MgaXMgbm90IHNldAojIENPTkZJR19QU1RPUkVfWlNURF9DT01QUkVTUyBpcyBub3Qg
c2V0CkNPTkZJR19QU1RPUkVfQ09NUFJFU1M9eQpDT05GSUdfUFNUT1JFX0RFRkxBVEVfQ09NUFJF
U1NfREVGQVVMVD15CkNPTkZJR19QU1RPUkVfQ09NUFJFU1NfREVGQVVMVD0iZGVmbGF0ZSIKIyBD
T05GSUdfUFNUT1JFX0NPTlNPTEUgaXMgbm90IHNldAojIENPTkZJR19QU1RPUkVfUE1TRyBpcyBu
b3Qgc2V0CiMgQ09ORklHX1BTVE9SRV9GVFJBQ0UgaXMgbm90IHNldApDT05GSUdfUFNUT1JFX1JB
TT1tCiMgQ09ORklHX1BTVE9SRV9CTEsgaXMgbm90IHNldAojIENPTkZJR19TWVNWX0ZTIGlzIG5v
dCBzZXQKIyBDT05GSUdfVUZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfRVJPRlNfRlMgaXMgbm90
IHNldApDT05GSUdfTkVUV09SS19GSUxFU1lTVEVNUz15CkNPTkZJR19ORlNfRlM9eQojIENPTkZJ
R19ORlNfVjIgaXMgbm90IHNldApDT05GSUdfTkZTX1YzPXkKQ09ORklHX05GU19WM19BQ0w9eQpD
T05GSUdfTkZTX1Y0PW0KIyBDT05GSUdfTkZTX1NXQVAgaXMgbm90IHNldApDT05GSUdfTkZTX1Y0
XzE9eQpDT05GSUdfTkZTX1Y0XzI9eQpDT05GSUdfUE5GU19GSUxFX0xBWU9VVD1tCkNPTkZJR19Q
TkZTX0JMT0NLPW0KQ09ORklHX1BORlNfRkxFWEZJTEVfTEFZT1VUPW0KQ09ORklHX05GU19WNF8x
X0lNUExFTUVOVEFUSU9OX0lEX0RPTUFJTj0ia2VybmVsLm9yZyIKIyBDT05GSUdfTkZTX1Y0XzFf
TUlHUkFUSU9OIGlzIG5vdCBzZXQKQ09ORklHX05GU19WNF9TRUNVUklUWV9MQUJFTD15CkNPTkZJ
R19ST09UX05GUz15CiMgQ09ORklHX05GU19VU0VfTEVHQUNZX0ROUyBpcyBub3Qgc2V0CkNPTkZJ
R19ORlNfVVNFX0tFUk5FTF9ETlM9eQpDT05GSUdfTkZTX0RFQlVHPXkKQ09ORklHX05GU19ESVNB
QkxFX1VEUF9TVVBQT1JUPXkKQ09ORklHX05GU0Q9bQpDT05GSUdfTkZTRF9WMl9BQ0w9eQpDT05G
SUdfTkZTRF9WMz15CkNPTkZJR19ORlNEX1YzX0FDTD15CkNPTkZJR19ORlNEX1Y0PXkKQ09ORklH
X05GU0RfUE5GUz15CiMgQ09ORklHX05GU0RfQkxPQ0tMQVlPVVQgaXMgbm90IHNldApDT05GSUdf
TkZTRF9TQ1NJTEFZT1VUPXkKIyBDT05GSUdfTkZTRF9GTEVYRklMRUxBWU9VVCBpcyBub3Qgc2V0
CiMgQ09ORklHX05GU0RfVjRfMl9JTlRFUl9TU0MgaXMgbm90IHNldApDT05GSUdfTkZTRF9WNF9T
RUNVUklUWV9MQUJFTD15CkNPTkZJR19HUkFDRV9QRVJJT0Q9eQpDT05GSUdfTE9DS0Q9eQpDT05G
SUdfTE9DS0RfVjQ9eQpDT05GSUdfTkZTX0FDTF9TVVBQT1JUPXkKQ09ORklHX05GU19DT01NT049
eQpDT05GSUdfU1VOUlBDPXkKQ09ORklHX1NVTlJQQ19HU1M9bQpDT05GSUdfU1VOUlBDX0JBQ0tD
SEFOTkVMPXkKQ09ORklHX1JQQ1NFQ19HU1NfS1JCNT1tCiMgQ09ORklHX1NVTlJQQ19ESVNBQkxF
X0lOU0VDVVJFX0VOQ1RZUEVTIGlzIG5vdCBzZXQKQ09ORklHX1NVTlJQQ19ERUJVRz15CkNPTkZJ
R19TVU5SUENfWFBSVF9SRE1BPW0KQ09ORklHX0NFUEhfRlM9bQojIENPTkZJR19DRVBIX0ZTQ0FD
SEUgaXMgbm90IHNldApDT05GSUdfQ0VQSF9GU19QT1NJWF9BQ0w9eQojIENPTkZJR19DRVBIX0ZT
X1NFQ1VSSVRZX0xBQkVMIGlzIG5vdCBzZXQKQ09ORklHX0NJRlM9bQojIENPTkZJR19DSUZTX1NU
QVRTMiBpcyBub3Qgc2V0CkNPTkZJR19DSUZTX0FMTE9XX0lOU0VDVVJFX0xFR0FDWT15CkNPTkZJ
R19DSUZTX1dFQUtfUFdfSEFTSD15CkNPTkZJR19DSUZTX1VQQ0FMTD15CkNPTkZJR19DSUZTX1hB
VFRSPXkKQ09ORklHX0NJRlNfUE9TSVg9eQpDT05GSUdfQ0lGU19ERUJVRz15CiMgQ09ORklHX0NJ
RlNfREVCVUcyIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0lGU19ERUJVR19EVU1QX0tFWVMgaXMgbm90
IHNldApDT05GSUdfQ0lGU19ERlNfVVBDQUxMPXkKIyBDT05GSUdfQ0lGU19TTUJfRElSRUNUIGlz
IG5vdCBzZXQKIyBDT05GSUdfQ0lGU19GU0NBQ0hFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09EQV9G
UyBpcyBub3Qgc2V0CiMgQ09ORklHX0FGU19GUyBpcyBub3Qgc2V0CkNPTkZJR185UF9GUz15CkNP
TkZJR185UF9GU19QT1NJWF9BQ0w9eQojIENPTkZJR185UF9GU19TRUNVUklUWSBpcyBub3Qgc2V0
CkNPTkZJR19OTFM9eQpDT05GSUdfTkxTX0RFRkFVTFQ9InV0ZjgiCkNPTkZJR19OTFNfQ09ERVBB
R0VfNDM3PXkKQ09ORklHX05MU19DT0RFUEFHRV83Mzc9bQpDT05GSUdfTkxTX0NPREVQQUdFXzc3
NT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODUwPW0KQ09ORklHX05MU19DT0RFUEFHRV84NTI9bQpD
T05GSUdfTkxTX0NPREVQQUdFXzg1NT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODU3PW0KQ09ORklH
X05MU19DT0RFUEFHRV84NjA9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg2MT1tCkNPTkZJR19OTFNf
Q09ERVBBR0VfODYyPW0KQ09ORklHX05MU19DT0RFUEFHRV84NjM9bQpDT05GSUdfTkxTX0NPREVQ
QUdFXzg2ND1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODY1PW0KQ09ORklHX05MU19DT0RFUEFHRV84
NjY9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg2OT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfOTM2PW0K
Q09ORklHX05MU19DT0RFUEFHRV85NTA9bQpDT05GSUdfTkxTX0NPREVQQUdFXzkzMj1tCkNPTkZJ
R19OTFNfQ09ERVBBR0VfOTQ5PW0KQ09ORklHX05MU19DT0RFUEFHRV84NzQ9bQpDT05GSUdfTkxT
X0lTTzg4NTlfOD1tCkNPTkZJR19OTFNfQ09ERVBBR0VfMTI1MD1tCkNPTkZJR19OTFNfQ09ERVBB
R0VfMTI1MT1tCkNPTkZJR19OTFNfQVNDSUk9eQpDT05GSUdfTkxTX0lTTzg4NTlfMT1tCkNPTkZJ
R19OTFNfSVNPODg1OV8yPW0KQ09ORklHX05MU19JU084ODU5XzM9bQpDT05GSUdfTkxTX0lTTzg4
NTlfND1tCkNPTkZJR19OTFNfSVNPODg1OV81PW0KQ09ORklHX05MU19JU084ODU5XzY9bQpDT05G
SUdfTkxTX0lTTzg4NTlfNz1tCkNPTkZJR19OTFNfSVNPODg1OV85PW0KQ09ORklHX05MU19JU084
ODU5XzEzPW0KQ09ORklHX05MU19JU084ODU5XzE0PW0KQ09ORklHX05MU19JU084ODU5XzE1PW0K
Q09ORklHX05MU19LT0k4X1I9bQpDT05GSUdfTkxTX0tPSThfVT1tCkNPTkZJR19OTFNfTUFDX1JP
TUFOPW0KQ09ORklHX05MU19NQUNfQ0VMVElDPW0KQ09ORklHX05MU19NQUNfQ0VOVEVVUk89bQpD
T05GSUdfTkxTX01BQ19DUk9BVElBTj1tCkNPTkZJR19OTFNfTUFDX0NZUklMTElDPW0KQ09ORklH
X05MU19NQUNfR0FFTElDPW0KQ09ORklHX05MU19NQUNfR1JFRUs9bQpDT05GSUdfTkxTX01BQ19J
Q0VMQU5EPW0KQ09ORklHX05MU19NQUNfSU5VSVQ9bQpDT05GSUdfTkxTX01BQ19ST01BTklBTj1t
CkNPTkZJR19OTFNfTUFDX1RVUktJU0g9bQpDT05GSUdfTkxTX1VURjg9bQpDT05GSUdfRExNPW0K
Q09ORklHX0RMTV9ERUJVRz15CiMgQ09ORklHX1VOSUNPREUgaXMgbm90IHNldApDT05GSUdfSU9f
V1E9eQojIGVuZCBvZiBGaWxlIHN5c3RlbXMKCiMKIyBTZWN1cml0eSBvcHRpb25zCiMKQ09ORklH
X0tFWVM9eQojIENPTkZJR19LRVlTX1JFUVVFU1RfQ0FDSEUgaXMgbm90IHNldApDT05GSUdfUEVS
U0lTVEVOVF9LRVlSSU5HUz15CkNPTkZJR19CSUdfS0VZUz15CkNPTkZJR19UUlVTVEVEX0tFWVM9
eQpDT05GSUdfRU5DUllQVEVEX0tFWVM9eQojIENPTkZJR19LRVlfREhfT1BFUkFUSU9OUyBpcyBu
b3Qgc2V0CiMgQ09ORklHX1NFQ1VSSVRZX0RNRVNHX1JFU1RSSUNUIGlzIG5vdCBzZXQKQ09ORklH
X1NFQ1VSSVRZPXkKQ09ORklHX1NFQ1VSSVRZRlM9eQpDT05GSUdfU0VDVVJJVFlfTkVUV09SSz15
CkNPTkZJR19QQUdFX1RBQkxFX0lTT0xBVElPTj15CiMgQ09ORklHX1NFQ1VSSVRZX0lORklOSUJB
TkQgaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlfTkVUV09SS19YRlJNPXkKQ09ORklHX1NFQ1VS
SVRZX1BBVEg9eQpDT05GSUdfSU5URUxfVFhUPXkKQ09ORklHX0xTTV9NTUFQX01JTl9BRERSPTY1
NTM1CkNPTkZJR19IQVZFX0hBUkRFTkVEX1VTRVJDT1BZX0FMTE9DQVRPUj15CkNPTkZJR19IQVJE
RU5FRF9VU0VSQ09QWT15CkNPTkZJR19IQVJERU5FRF9VU0VSQ09QWV9GQUxMQkFDSz15CiMgQ09O
RklHX0ZPUlRJRllfU09VUkNFIGlzIG5vdCBzZXQKIyBDT05GSUdfU1RBVElDX1VTRVJNT0RFSEVM
UEVSIGlzIG5vdCBzZXQKQ09ORklHX1NFQ1VSSVRZX1NFTElOVVg9eQpDT05GSUdfU0VDVVJJVFlf
U0VMSU5VWF9CT09UUEFSQU09eQojIENPTkZJR19TRUNVUklUWV9TRUxJTlVYX0RJU0FCTEUgaXMg
bm90IHNldApDT05GSUdfU0VDVVJJVFlfU0VMSU5VWF9ERVZFTE9QPXkKQ09ORklHX1NFQ1VSSVRZ
X1NFTElOVVhfQVZDX1NUQVRTPXkKQ09ORklHX1NFQ1VSSVRZX1NFTElOVVhfQ0hFQ0tSRVFQUk9U
X1ZBTFVFPTEKQ09ORklHX1NFQ1VSSVRZX1NFTElOVVhfU0lEVEFCX0hBU0hfQklUUz05CkNPTkZJ
R19TRUNVUklUWV9TRUxJTlVYX1NJRDJTVFJfQ0FDSEVfU0laRT0yNTYKIyBDT05GSUdfU0VDVVJJ
VFlfU01BQ0sgaXMgbm90IHNldAojIENPTkZJR19TRUNVUklUWV9UT01PWU8gaXMgbm90IHNldApD
T05GSUdfU0VDVVJJVFlfQVBQQVJNT1I9eQpDT05GSUdfU0VDVVJJVFlfQVBQQVJNT1JfSEFTSD15
CkNPTkZJR19TRUNVUklUWV9BUFBBUk1PUl9IQVNIX0RFRkFVTFQ9eQojIENPTkZJR19TRUNVUklU
WV9BUFBBUk1PUl9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFQ1VSSVRZX0FQUEFSTU9SX0tV
TklUX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19TRUNVUklUWV9MT0FEUElOIGlzIG5vdCBzZXQK
Q09ORklHX1NFQ1VSSVRZX1lBTUE9eQojIENPTkZJR19TRUNVUklUWV9TQUZFU0VUSUQgaXMgbm90
IHNldAojIENPTkZJR19TRUNVUklUWV9MT0NLRE9XTl9MU00gaXMgbm90IHNldApDT05GSUdfSU5U
RUdSSVRZPXkKQ09ORklHX0lOVEVHUklUWV9TSUdOQVRVUkU9eQpDT05GSUdfSU5URUdSSVRZX0FT
WU1NRVRSSUNfS0VZUz15CkNPTkZJR19JTlRFR1JJVFlfVFJVU1RFRF9LRVlSSU5HPXkKIyBDT05G
SUdfSU5URUdSSVRZX1BMQVRGT1JNX0tFWVJJTkcgaXMgbm90IHNldApDT05GSUdfSU5URUdSSVRZ
X0FVRElUPXkKQ09ORklHX0lNQT15CkNPTkZJR19JTUFfTUVBU1VSRV9QQ1JfSURYPTEwCkNPTkZJ
R19JTUFfTFNNX1JVTEVTPXkKIyBDT05GSUdfSU1BX1RFTVBMQVRFIGlzIG5vdCBzZXQKQ09ORklH
X0lNQV9OR19URU1QTEFURT15CiMgQ09ORklHX0lNQV9TSUdfVEVNUExBVEUgaXMgbm90IHNldApD
T05GSUdfSU1BX0RFRkFVTFRfVEVNUExBVEU9ImltYS1uZyIKQ09ORklHX0lNQV9ERUZBVUxUX0hB
U0hfU0hBMT15CiMgQ09ORklHX0lNQV9ERUZBVUxUX0hBU0hfU0hBMjU2IGlzIG5vdCBzZXQKQ09O
RklHX0lNQV9ERUZBVUxUX0hBU0g9InNoYTEiCiMgQ09ORklHX0lNQV9XUklURV9QT0xJQ1kgaXMg
bm90IHNldAojIENPTkZJR19JTUFfUkVBRF9QT0xJQ1kgaXMgbm90IHNldApDT05GSUdfSU1BX0FQ
UFJBSVNFPXkKIyBDT05GSUdfSU1BX0FSQ0hfUE9MSUNZIGlzIG5vdCBzZXQKIyBDT05GSUdfSU1B
X0FQUFJBSVNFX0JVSUxEX1BPTElDWSBpcyBub3Qgc2V0CkNPTkZJR19JTUFfQVBQUkFJU0VfQk9P
VFBBUkFNPXkKIyBDT05GSUdfSU1BX0FQUFJBSVNFX01PRFNJRyBpcyBub3Qgc2V0CkNPTkZJR19J
TUFfVFJVU1RFRF9LRVlSSU5HPXkKIyBDT05GSUdfSU1BX0JMQUNLTElTVF9LRVlSSU5HIGlzIG5v
dCBzZXQKIyBDT05GSUdfSU1BX0xPQURfWDUwOSBpcyBub3Qgc2V0CkNPTkZJR19JTUFfTUVBU1VS
RV9BU1lNTUVUUklDX0tFWVM9eQpDT05GSUdfSU1BX1FVRVVFX0VBUkxZX0JPT1RfS0VZUz15CiMg
Q09ORklHX0lNQV9TRUNVUkVfQU5EX09SX1RSVVNURURfQk9PVCBpcyBub3Qgc2V0CkNPTkZJR19F
Vk09eQpDT05GSUdfRVZNX0FUVFJfRlNVVUlEPXkKIyBDT05GSUdfRVZNX0FERF9YQVRUUlMgaXMg
bm90IHNldAojIENPTkZJR19FVk1fTE9BRF9YNTA5IGlzIG5vdCBzZXQKQ09ORklHX0RFRkFVTFRf
U0VDVVJJVFlfU0VMSU5VWD15CiMgQ09ORklHX0RFRkFVTFRfU0VDVVJJVFlfQVBQQVJNT1IgaXMg
bm90IHNldAojIENPTkZJR19ERUZBVUxUX1NFQ1VSSVRZX0RBQyBpcyBub3Qgc2V0CkNPTkZJR19M
U009ImxvY2tkb3duLHlhbWEsbG9hZHBpbixzYWZlc2V0aWQsaW50ZWdyaXR5LHNlbGludXgsc21h
Y2ssdG9tb3lvLGFwcGFybW9yLGJwZiIKCiMKIyBLZXJuZWwgaGFyZGVuaW5nIG9wdGlvbnMKIwoK
IwojIE1lbW9yeSBpbml0aWFsaXphdGlvbgojCkNPTkZJR19JTklUX1NUQUNLX05PTkU9eQojIENP
TkZJR19JTklUX09OX0FMTE9DX0RFRkFVTFRfT04gaXMgbm90IHNldAojIENPTkZJR19JTklUX09O
X0ZSRUVfREVGQVVMVF9PTiBpcyBub3Qgc2V0CiMgZW5kIG9mIE1lbW9yeSBpbml0aWFsaXphdGlv
bgojIGVuZCBvZiBLZXJuZWwgaGFyZGVuaW5nIG9wdGlvbnMKIyBlbmQgb2YgU2VjdXJpdHkgb3B0
aW9ucwoKQ09ORklHX1hPUl9CTE9DS1M9bQpDT05GSUdfQVNZTkNfQ09SRT1tCkNPTkZJR19BU1lO
Q19NRU1DUFk9bQpDT05GSUdfQVNZTkNfWE9SPW0KQ09ORklHX0FTWU5DX1BRPW0KQ09ORklHX0FT
WU5DX1JBSUQ2X1JFQ09WPW0KQ09ORklHX0NSWVBUTz15CgojCiMgQ3J5cHRvIGNvcmUgb3IgaGVs
cGVyCiMKQ09ORklHX0NSWVBUT19BTEdBUEk9eQpDT05GSUdfQ1JZUFRPX0FMR0FQSTI9eQpDT05G
SUdfQ1JZUFRPX0FFQUQ9eQpDT05GSUdfQ1JZUFRPX0FFQUQyPXkKQ09ORklHX0NSWVBUT19TS0NJ
UEhFUj15CkNPTkZJR19DUllQVE9fU0tDSVBIRVIyPXkKQ09ORklHX0NSWVBUT19IQVNIPXkKQ09O
RklHX0NSWVBUT19IQVNIMj15CkNPTkZJR19DUllQVE9fUk5HPXkKQ09ORklHX0NSWVBUT19STkcy
PXkKQ09ORklHX0NSWVBUT19STkdfREVGQVVMVD15CkNPTkZJR19DUllQVE9fQUtDSVBIRVIyPXkK
Q09ORklHX0NSWVBUT19BS0NJUEhFUj15CkNPTkZJR19DUllQVE9fS1BQMj15CkNPTkZJR19DUllQ
VE9fS1BQPW0KQ09ORklHX0NSWVBUT19BQ09NUDI9eQpDT05GSUdfQ1JZUFRPX01BTkFHRVI9eQpD
T05GSUdfQ1JZUFRPX01BTkFHRVIyPXkKQ09ORklHX0NSWVBUT19VU0VSPW0KQ09ORklHX0NSWVBU
T19NQU5BR0VSX0RJU0FCTEVfVEVTVFM9eQpDT05GSUdfQ1JZUFRPX0dGMTI4TVVMPXkKQ09ORklH
X0NSWVBUT19OVUxMPXkKQ09ORklHX0NSWVBUT19OVUxMMj15CkNPTkZJR19DUllQVE9fUENSWVBU
PW0KQ09ORklHX0NSWVBUT19DUllQVEQ9bQpDT05GSUdfQ1JZUFRPX0FVVEhFTkM9bQpDT05GSUdf
Q1JZUFRPX1RFU1Q9bQpDT05GSUdfQ1JZUFRPX1NJTUQ9bQpDT05GSUdfQ1JZUFRPX0dMVUVfSEVM
UEVSX1g4Nj1tCkNPTkZJR19DUllQVE9fRU5HSU5FPW0KCiMKIyBQdWJsaWMta2V5IGNyeXB0b2dy
YXBoeQojCkNPTkZJR19DUllQVE9fUlNBPXkKQ09ORklHX0NSWVBUT19ESD1tCkNPTkZJR19DUllQ
VE9fRUNDPW0KQ09ORklHX0NSWVBUT19FQ0RIPW0KIyBDT05GSUdfQ1JZUFRPX0VDUkRTQSBpcyBu
b3Qgc2V0CiMgQ09ORklHX0NSWVBUT19DVVJWRTI1NTE5IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZ
UFRPX0NVUlZFMjU1MTlfWDg2IGlzIG5vdCBzZXQKCiMKIyBBdXRoZW50aWNhdGVkIEVuY3J5cHRp
b24gd2l0aCBBc3NvY2lhdGVkIERhdGEKIwpDT05GSUdfQ1JZUFRPX0NDTT1tCkNPTkZJR19DUllQ
VE9fR0NNPXkKIyBDT05GSUdfQ1JZUFRPX0NIQUNIQTIwUE9MWTEzMDUgaXMgbm90IHNldAojIENP
TkZJR19DUllQVE9fQUVHSVMxMjggaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQUVHSVMxMjhf
QUVTTklfU1NFMiBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fU0VRSVY9eQpDT05GSUdfQ1JZUFRP
X0VDSEFJTklWPW0KCiMKIyBCbG9jayBtb2RlcwojCkNPTkZJR19DUllQVE9fQ0JDPXkKIyBDT05G
SUdfQ1JZUFRPX0NGQiBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fQ1RSPXkKQ09ORklHX0NSWVBU
T19DVFM9bQpDT05GSUdfQ1JZUFRPX0VDQj15CkNPTkZJR19DUllQVE9fTFJXPW0KIyBDT05GSUdf
Q1JZUFRPX09GQiBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fUENCQz1tCkNPTkZJR19DUllQVE9f
WFRTPW0KIyBDT05GSUdfQ1JZUFRPX0tFWVdSQVAgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9f
TkhQT0xZMTMwNV9TU0UyIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX05IUE9MWTEzMDVfQVZY
MiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19BRElBTlRVTSBpcyBub3Qgc2V0CkNPTkZJR19D
UllQVE9fRVNTSVY9bQoKIwojIEhhc2ggbW9kZXMKIwpDT05GSUdfQ1JZUFRPX0NNQUM9bQpDT05G
SUdfQ1JZUFRPX0hNQUM9eQpDT05GSUdfQ1JZUFRPX1hDQkM9bQpDT05GSUdfQ1JZUFRPX1ZNQUM9
bQoKIwojIERpZ2VzdAojCkNPTkZJR19DUllQVE9fQ1JDMzJDPXkKQ09ORklHX0NSWVBUT19DUkMz
MkNfSU5URUw9bQpDT05GSUdfQ1JZUFRPX0NSQzMyPW0KQ09ORklHX0NSWVBUT19DUkMzMl9QQ0xN
VUw9bQpDT05GSUdfQ1JZUFRPX1hYSEFTSD1tCkNPTkZJR19DUllQVE9fQkxBS0UyQj1tCiMgQ09O
RklHX0NSWVBUT19CTEFLRTJTIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0JMQUtFMlNfWDg2
IGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19DUkNUMTBESUY9eQpDT05GSUdfQ1JZUFRPX0NSQ1Qx
MERJRl9QQ0xNVUw9bQpDT05GSUdfQ1JZUFRPX0dIQVNIPXkKIyBDT05GSUdfQ1JZUFRPX1BPTFkx
MzA1IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX1BPTFkxMzA1X1g4Nl82NCBpcyBub3Qgc2V0
CkNPTkZJR19DUllQVE9fTUQ0PW0KQ09ORklHX0NSWVBUT19NRDU9eQpDT05GSUdfQ1JZUFRPX01J
Q0hBRUxfTUlDPW0KQ09ORklHX0NSWVBUT19STUQxMjg9bQpDT05GSUdfQ1JZUFRPX1JNRDE2MD1t
CkNPTkZJR19DUllQVE9fUk1EMjU2PW0KQ09ORklHX0NSWVBUT19STUQzMjA9bQpDT05GSUdfQ1JZ
UFRPX1NIQTE9eQpDT05GSUdfQ1JZUFRPX1NIQTFfU1NTRTM9eQpDT05GSUdfQ1JZUFRPX1NIQTI1
Nl9TU1NFMz15CkNPTkZJR19DUllQVE9fU0hBNTEyX1NTU0UzPW0KQ09ORklHX0NSWVBUT19TSEEy
NTY9eQpDT05GSUdfQ1JZUFRPX1NIQTUxMj1tCiMgQ09ORklHX0NSWVBUT19TSEEzIGlzIG5vdCBz
ZXQKIyBDT05GSUdfQ1JZUFRPX1NNMyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19TVFJFRUJP
RyBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fVEdSMTkyPW0KQ09ORklHX0NSWVBUT19XUDUxMj1t
CkNPTkZJR19DUllQVE9fR0hBU0hfQ0xNVUxfTklfSU5URUw9bQoKIwojIENpcGhlcnMKIwpDT05G
SUdfQ1JZUFRPX0FFUz15CiMgQ09ORklHX0NSWVBUT19BRVNfVEkgaXMgbm90IHNldApDT05GSUdf
Q1JZUFRPX0FFU19OSV9JTlRFTD1tCkNPTkZJR19DUllQVE9fQU5VQklTPW0KQ09ORklHX0NSWVBU
T19BUkM0PW0KQ09ORklHX0NSWVBUT19CTE9XRklTSD1tCkNPTkZJR19DUllQVE9fQkxPV0ZJU0hf
Q09NTU9OPW0KQ09ORklHX0NSWVBUT19CTE9XRklTSF9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX0NB
TUVMTElBPW0KQ09ORklHX0NSWVBUT19DQU1FTExJQV9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX0NB
TUVMTElBX0FFU05JX0FWWF9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX0NBTUVMTElBX0FFU05JX0FW
WDJfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19DQVNUX0NPTU1PTj1tCkNPTkZJR19DUllQVE9fQ0FT
VDU9bQpDT05GSUdfQ1JZUFRPX0NBU1Q1X0FWWF9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX0NBU1Q2
PW0KQ09ORklHX0NSWVBUT19DQVNUNl9BVlhfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19ERVM9bQoj
IENPTkZJR19DUllQVE9fREVTM19FREVfWDg2XzY0IGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19G
Q1JZUFQ9bQpDT05GSUdfQ1JZUFRPX0tIQVpBRD1tCkNPTkZJR19DUllQVE9fU0FMU0EyMD1tCiMg
Q09ORklHX0NSWVBUT19DSEFDSEEyMCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19DSEFDSEEy
MF9YODZfNjQgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1NFRUQ9bQpDT05GSUdfQ1JZUFRPX1NF
UlBFTlQ9bQpDT05GSUdfQ1JZUFRPX1NFUlBFTlRfU1NFMl9YODZfNjQ9bQpDT05GSUdfQ1JZUFRP
X1NFUlBFTlRfQVZYX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fU0VSUEVOVF9BVlgyX1g4Nl82ND1t
CiMgQ09ORklHX0NSWVBUT19TTTQgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1RFQT1tCkNPTkZJ
R19DUllQVE9fVFdPRklTSD1tCkNPTkZJR19DUllQVE9fVFdPRklTSF9DT01NT049bQpDT05GSUdf
Q1JZUFRPX1RXT0ZJU0hfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19UV09GSVNIX1g4Nl82NF8zV0FZ
PW0KQ09ORklHX0NSWVBUT19UV09GSVNIX0FWWF9YODZfNjQ9bQoKIwojIENvbXByZXNzaW9uCiMK
Q09ORklHX0NSWVBUT19ERUZMQVRFPXkKQ09ORklHX0NSWVBUT19MWk89eQojIENPTkZJR19DUllQ
VE9fODQyIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0xaNCBpcyBub3Qgc2V0CiMgQ09ORklH
X0NSWVBUT19MWjRIQyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19aU1REIGlzIG5vdCBzZXQK
CiMKIyBSYW5kb20gTnVtYmVyIEdlbmVyYXRpb24KIwpDT05GSUdfQ1JZUFRPX0FOU0lfQ1BSTkc9
bQpDT05GSUdfQ1JZUFRPX0RSQkdfTUVOVT15CkNPTkZJR19DUllQVE9fRFJCR19ITUFDPXkKQ09O
RklHX0NSWVBUT19EUkJHX0hBU0g9eQpDT05GSUdfQ1JZUFRPX0RSQkdfQ1RSPXkKQ09ORklHX0NS
WVBUT19EUkJHPXkKQ09ORklHX0NSWVBUT19KSVRURVJFTlRST1BZPXkKQ09ORklHX0NSWVBUT19V
U0VSX0FQST15CkNPTkZJR19DUllQVE9fVVNFUl9BUElfSEFTSD15CkNPTkZJR19DUllQVE9fVVNF
Ul9BUElfU0tDSVBIRVI9eQpDT05GSUdfQ1JZUFRPX1VTRVJfQVBJX1JORz1tCiMgQ09ORklHX0NS
WVBUT19VU0VSX0FQSV9BRUFEIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX1NUQVRTIGlzIG5v
dCBzZXQKQ09ORklHX0NSWVBUT19IQVNIX0lORk89eQoKIwojIENyeXB0byBsaWJyYXJ5IHJvdXRp
bmVzCiMKQ09ORklHX0NSWVBUT19MSUJfQUVTPXkKQ09ORklHX0NSWVBUT19MSUJfQVJDND1tCiMg
Q09ORklHX0NSWVBUT19MSUJfQkxBS0UyUyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19MSUJf
Q0hBQ0hBIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0xJQl9DVVJWRTI1NTE5IGlzIG5vdCBz
ZXQKQ09ORklHX0NSWVBUT19MSUJfREVTPW0KQ09ORklHX0NSWVBUT19MSUJfUE9MWTEzMDVfUlNJ
WkU9MTEKIyBDT05GSUdfQ1JZUFRPX0xJQl9QT0xZMTMwNSBpcyBub3Qgc2V0CiMgQ09ORklHX0NS
WVBUT19MSUJfQ0hBQ0hBMjBQT0xZMTMwNSBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fTElCX1NI
QTI1Nj15CkNPTkZJR19DUllQVE9fSFc9eQpDT05GSUdfQ1JZUFRPX0RFVl9QQURMT0NLPW0KQ09O
RklHX0NSWVBUT19ERVZfUEFETE9DS19BRVM9bQpDT05GSUdfQ1JZUFRPX0RFVl9QQURMT0NLX1NI
QT1tCiMgQ09ORklHX0NSWVBUT19ERVZfQVRNRUxfRUNDIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZ
UFRPX0RFVl9BVE1FTF9TSEEyMDRBIGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19ERVZfQ0NQPXkK
Q09ORklHX0NSWVBUT19ERVZfQ0NQX0REPXkKQ09ORklHX0NSWVBUT19ERVZfU1BfQ0NQPXkKQ09O
RklHX0NSWVBUT19ERVZfQ0NQX0NSWVBUTz1tCkNPTkZJR19DUllQVE9fREVWX1NQX1BTUD15CiMg
Q09ORklHX0NSWVBUT19ERVZfQ0NQX0RFQlVHRlMgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0RF
Vl9RQVQ9bQpDT05GSUdfQ1JZUFRPX0RFVl9RQVRfREg4OTV4Q0M9bQpDT05GSUdfQ1JZUFRPX0RF
Vl9RQVRfQzNYWFg9bQpDT05GSUdfQ1JZUFRPX0RFVl9RQVRfQzYyWD1tCkNPTkZJR19DUllQVE9f
REVWX1FBVF9ESDg5NXhDQ1ZGPW0KQ09ORklHX0NSWVBUT19ERVZfUUFUX0MzWFhYVkY9bQpDT05G
SUdfQ1JZUFRPX0RFVl9RQVRfQzYyWFZGPW0KIyBDT05GSUdfQ1JZUFRPX0RFVl9OSVRST1hfQ05O
NTVYWCBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fREVWX0NIRUxTSU89bQpDT05GSUdfQ1JZUFRP
X0RFVl9WSVJUSU89bQojIENPTkZJR19DUllQVE9fREVWX1NBRkVYQ0VMIGlzIG5vdCBzZXQKIyBD
T05GSUdfQ1JZUFRPX0RFVl9BTUxPR0lDX0dYTCBpcyBub3Qgc2V0CkNPTkZJR19BU1lNTUVUUklD
X0tFWV9UWVBFPXkKQ09ORklHX0FTWU1NRVRSSUNfUFVCTElDX0tFWV9TVUJUWVBFPXkKIyBDT05G
SUdfQVNZTU1FVFJJQ19UUE1fS0VZX1NVQlRZUEUgaXMgbm90IHNldApDT05GSUdfWDUwOV9DRVJU
SUZJQ0FURV9QQVJTRVI9eQojIENPTkZJR19QS0NTOF9QUklWQVRFX0tFWV9QQVJTRVIgaXMgbm90
IHNldApDT05GSUdfUEtDUzdfTUVTU0FHRV9QQVJTRVI9eQojIENPTkZJR19QS0NTN19URVNUX0tF
WSBpcyBub3Qgc2V0CkNPTkZJR19TSUdORURfUEVfRklMRV9WRVJJRklDQVRJT049eQoKIwojIENl
cnRpZmljYXRlcyBmb3Igc2lnbmF0dXJlIGNoZWNraW5nCiMKQ09ORklHX01PRFVMRV9TSUdfS0VZ
PSJjZXJ0cy9zaWduaW5nX2tleS5wZW0iCkNPTkZJR19TWVNURU1fVFJVU1RFRF9LRVlSSU5HPXkK
Q09ORklHX1NZU1RFTV9UUlVTVEVEX0tFWVM9IiIKIyBDT05GSUdfU1lTVEVNX0VYVFJBX0NFUlRJ
RklDQVRFIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VDT05EQVJZX1RSVVNURURfS0VZUklORyBpcyBu
b3Qgc2V0CkNPTkZJR19TWVNURU1fQkxBQ0tMSVNUX0tFWVJJTkc9eQpDT05GSUdfU1lTVEVNX0JM
QUNLTElTVF9IQVNIX0xJU1Q9IiIKIyBlbmQgb2YgQ2VydGlmaWNhdGVzIGZvciBzaWduYXR1cmUg
Y2hlY2tpbmcKCkNPTkZJR19CSU5BUllfUFJJTlRGPXkKCiMKIyBMaWJyYXJ5IHJvdXRpbmVzCiMK
Q09ORklHX1JBSUQ2X1BRPW0KQ09ORklHX1JBSUQ2X1BRX0JFTkNITUFSSz15CiMgQ09ORklHX1BB
Q0tJTkcgaXMgbm90IHNldApDT05GSUdfQklUUkVWRVJTRT15CkNPTkZJR19HRU5FUklDX1NUUk5D
UFlfRlJPTV9VU0VSPXkKQ09ORklHX0dFTkVSSUNfU1RSTkxFTl9VU0VSPXkKQ09ORklHX0dFTkVS
SUNfTkVUX1VUSUxTPXkKQ09ORklHX0dFTkVSSUNfRklORF9GSVJTVF9CSVQ9eQpDT05GSUdfQ09S
RElDPW0KQ09ORklHX1JBVElPTkFMPXkKQ09ORklHX0dFTkVSSUNfUENJX0lPTUFQPXkKQ09ORklH
X0dFTkVSSUNfSU9NQVA9eQpDT05GSUdfQVJDSF9VU0VfQ01QWENIR19MT0NLUkVGPXkKQ09ORklH
X0FSQ0hfSEFTX0ZBU1RfTVVMVElQTElFUj15CkNPTkZJR19BUkNIX1VTRV9TWU1fQU5OT1RBVElP
TlM9eQpDT05GSUdfQ1JDX0NDSVRUPXkKQ09ORklHX0NSQzE2PXkKQ09ORklHX0NSQ19UMTBESUY9
eQpDT05GSUdfQ1JDX0lUVV9UPW0KQ09ORklHX0NSQzMyPXkKIyBDT05GSUdfQ1JDMzJfU0VMRlRF
U1QgaXMgbm90IHNldApDT05GSUdfQ1JDMzJfU0xJQ0VCWTg9eQojIENPTkZJR19DUkMzMl9TTElD
RUJZNCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQzMyX1NBUldBVEUgaXMgbm90IHNldAojIENPTkZJ
R19DUkMzMl9CSVQgaXMgbm90IHNldAojIENPTkZJR19DUkM2NCBpcyBub3Qgc2V0CiMgQ09ORklH
X0NSQzQgaXMgbm90IHNldAojIENPTkZJR19DUkM3IGlzIG5vdCBzZXQKQ09ORklHX0xJQkNSQzMy
Qz1tCkNPTkZJR19DUkM4PW0KQ09ORklHX1hYSEFTSD15CiMgQ09ORklHX1JBTkRPTTMyX1NFTEZU
RVNUIGlzIG5vdCBzZXQKQ09ORklHX1pMSUJfSU5GTEFURT15CkNPTkZJR19aTElCX0RFRkxBVEU9
eQpDT05GSUdfTFpPX0NPTVBSRVNTPXkKQ09ORklHX0xaT19ERUNPTVBSRVNTPXkKQ09ORklHX0xa
NF9ERUNPTVBSRVNTPXkKQ09ORklHX1pTVERfQ09NUFJFU1M9bQpDT05GSUdfWlNURF9ERUNPTVBS
RVNTPW0KQ09ORklHX1haX0RFQz15CkNPTkZJR19YWl9ERUNfWDg2PXkKQ09ORklHX1haX0RFQ19Q
T1dFUlBDPXkKQ09ORklHX1haX0RFQ19JQTY0PXkKQ09ORklHX1haX0RFQ19BUk09eQpDT05GSUdf
WFpfREVDX0FSTVRIVU1CPXkKQ09ORklHX1haX0RFQ19TUEFSQz15CkNPTkZJR19YWl9ERUNfQkNK
PXkKIyBDT05GSUdfWFpfREVDX1RFU1QgaXMgbm90IHNldApDT05GSUdfREVDT01QUkVTU19HWklQ
PXkKQ09ORklHX0RFQ09NUFJFU1NfQlpJUDI9eQpDT05GSUdfREVDT01QUkVTU19MWk1BPXkKQ09O
RklHX0RFQ09NUFJFU1NfWFo9eQpDT05GSUdfREVDT01QUkVTU19MWk89eQpDT05GSUdfREVDT01Q
UkVTU19MWjQ9eQpDT05GSUdfR0VORVJJQ19BTExPQ0FUT1I9eQpDT05GSUdfUkVFRF9TT0xPTU9O
PW0KQ09ORklHX1JFRURfU09MT01PTl9FTkM4PXkKQ09ORklHX1JFRURfU09MT01PTl9ERUM4PXkK
Q09ORklHX1RFWFRTRUFSQ0g9eQpDT05GSUdfVEVYVFNFQVJDSF9LTVA9bQpDT05GSUdfVEVYVFNF
QVJDSF9CTT1tCkNPTkZJR19URVhUU0VBUkNIX0ZTTT1tCkNPTkZJR19CVFJFRT15CkNPTkZJR19J
TlRFUlZBTF9UUkVFPXkKQ09ORklHX1hBUlJBWV9NVUxUST15CkNPTkZJR19BU1NPQ0lBVElWRV9B
UlJBWT15CkNPTkZJR19IQVNfSU9NRU09eQpDT05GSUdfSEFTX0lPUE9SVF9NQVA9eQpDT05GSUdf
SEFTX0RNQT15CkNPTkZJR19ORUVEX1NHX0RNQV9MRU5HVEg9eQpDT05GSUdfTkVFRF9ETUFfTUFQ
X1NUQVRFPXkKQ09ORklHX0FSQ0hfRE1BX0FERFJfVF82NEJJVD15CkNPTkZJR19BUkNIX0hBU19G
T1JDRV9ETUFfVU5FTkNSWVBURUQ9eQpDT05GSUdfRE1BX1ZJUlRfT1BTPXkKQ09ORklHX1NXSU9U
TEI9eQpDT05GSUdfRE1BX0NNQT15CgojCiMgRGVmYXVsdCBjb250aWd1b3VzIG1lbW9yeSBhcmVh
IHNpemU6CiMKQ09ORklHX0NNQV9TSVpFX01CWVRFUz0yMDAKQ09ORklHX0NNQV9TSVpFX1NFTF9N
QllURVM9eQojIENPTkZJR19DTUFfU0laRV9TRUxfUEVSQ0VOVEFHRSBpcyBub3Qgc2V0CiMgQ09O
RklHX0NNQV9TSVpFX1NFTF9NSU4gaXMgbm90IHNldAojIENPTkZJR19DTUFfU0laRV9TRUxfTUFY
IGlzIG5vdCBzZXQKQ09ORklHX0NNQV9BTElHTk1FTlQ9OAojIENPTkZJR19ETUFfQVBJX0RFQlVH
IGlzIG5vdCBzZXQKQ09ORklHX1NHTF9BTExPQz15CkNPTkZJR19JT01NVV9IRUxQRVI9eQpDT05G
SUdfQ0hFQ0tfU0lHTkFUVVJFPXkKQ09ORklHX0NQVU1BU0tfT0ZGU1RBQ0s9eQpDT05GSUdfQ1BV
X1JNQVA9eQpDT05GSUdfRFFMPXkKQ09ORklHX0dMT0I9eQojIENPTkZJR19HTE9CX1NFTEZURVNU
IGlzIG5vdCBzZXQKQ09ORklHX05MQVRUUj15CkNPTkZJR19DTFpfVEFCPXkKQ09ORklHX0lSUV9Q
T0xMPXkKQ09ORklHX01QSUxJQj15CkNPTkZJR19TSUdOQVRVUkU9eQpDT05GSUdfRElNTElCPXkK
Q09ORklHX09JRF9SRUdJU1RSWT15CkNPTkZJR19VQ1MyX1NUUklORz15CkNPTkZJR19IQVZFX0dF
TkVSSUNfVkRTTz15CkNPTkZJR19HRU5FUklDX0dFVFRJTUVPRkRBWT15CkNPTkZJR19HRU5FUklD
X1ZEU09fVElNRV9OUz15CkNPTkZJR19GT05UX1NVUFBPUlQ9eQojIENPTkZJR19GT05UUyBpcyBu
b3Qgc2V0CkNPTkZJR19GT05UXzh4OD15CkNPTkZJR19GT05UXzh4MTY9eQpDT05GSUdfU0dfUE9P
TD15CkNPTkZJR19BUkNIX0hBU19QTUVNX0FQST15CkNPTkZJR19NRU1SRUdJT049eQpDT05GSUdf
QVJDSF9IQVNfVUFDQ0VTU19GTFVTSENBQ0hFPXkKQ09ORklHX0FSQ0hfSEFTX1VBQ0NFU1NfTUNT
QUZFPXkKQ09ORklHX0FSQ0hfU1RBQ0tXQUxLPXkKQ09ORklHX1NCSVRNQVA9eQojIENPTkZJR19T
VFJJTkdfU0VMRlRFU1QgaXMgbm90IHNldAojIGVuZCBvZiBMaWJyYXJ5IHJvdXRpbmVzCgojCiMg
S2VybmVsIGhhY2tpbmcKIwoKIwojIHByaW50ayBhbmQgZG1lc2cgb3B0aW9ucwojCkNPTkZJR19Q
UklOVEtfVElNRT15CiMgQ09ORklHX1BSSU5US19DQUxMRVIgaXMgbm90IHNldApDT05GSUdfQ09O
U09MRV9MT0dMRVZFTF9ERUZBVUxUPTcKQ09ORklHX0NPTlNPTEVfTE9HTEVWRUxfUVVJRVQ9NApD
T05GSUdfTUVTU0FHRV9MT0dMRVZFTF9ERUZBVUxUPTQKQ09ORklHX0JPT1RfUFJJTlRLX0RFTEFZ
PXkKQ09ORklHX0RZTkFNSUNfREVCVUc9eQpDT05GSUdfU1lNQk9MSUNfRVJSTkFNRT15CkNPTkZJ
R19ERUJVR19CVUdWRVJCT1NFPXkKIyBlbmQgb2YgcHJpbnRrIGFuZCBkbWVzZyBvcHRpb25zCgoj
CiMgQ29tcGlsZS10aW1lIGNoZWNrcyBhbmQgY29tcGlsZXIgb3B0aW9ucwojCkNPTkZJR19ERUJV
R19JTkZPPXkKQ09ORklHX0RFQlVHX0lORk9fUkVEVUNFRD15CiMgQ09ORklHX0RFQlVHX0lORk9f
U1BMSVQgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19JTkZPX0RXQVJGNCBpcyBub3Qgc2V0CiMg
Q09ORklHX0dEQl9TQ1JJUFRTIGlzIG5vdCBzZXQKQ09ORklHX0VOQUJMRV9NVVNUX0NIRUNLPXkK
Q09ORklHX0ZSQU1FX1dBUk49MjA0OApDT05GSUdfU1RSSVBfQVNNX1NZTVM9eQojIENPTkZJR19S
RUFEQUJMRV9BU00gaXMgbm90IHNldAojIENPTkZJR19IRUFERVJTX0lOU1RBTEwgaXMgbm90IHNl
dApDT05GSUdfREVCVUdfU0VDVElPTl9NSVNNQVRDSD15CkNPTkZJR19TRUNUSU9OX01JU01BVENI
X1dBUk5fT05MWT15CkNPTkZJR19TVEFDS19WQUxJREFUSU9OPXkKIyBDT05GSUdfREVCVUdfRk9S
Q0VfV0VBS19QRVJfQ1BVIGlzIG5vdCBzZXQKIyBlbmQgb2YgQ29tcGlsZS10aW1lIGNoZWNrcyBh
bmQgY29tcGlsZXIgb3B0aW9ucwoKIwojIEdlbmVyaWMgS2VybmVsIERlYnVnZ2luZyBJbnN0cnVt
ZW50cwojCkNPTkZJR19NQUdJQ19TWVNSUT15CkNPTkZJR19NQUdJQ19TWVNSUV9ERUZBVUxUX0VO
QUJMRT0weDEKQ09ORklHX01BR0lDX1NZU1JRX1NFUklBTD15CkNPTkZJR19NQUdJQ19TWVNSUV9T
RVJJQUxfU0VRVUVOQ0U9IiIKQ09ORklHX0RFQlVHX0ZTPXkKQ09ORklHX0hBVkVfQVJDSF9LR0RC
PXkKIyBDT05GSUdfS0dEQiBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX0hBU19VQlNBTl9TQU5JVEla
RV9BTEw9eQojIENPTkZJR19VQlNBTiBpcyBub3Qgc2V0CiMgZW5kIG9mIEdlbmVyaWMgS2VybmVs
IERlYnVnZ2luZyBJbnN0cnVtZW50cwoKQ09ORklHX0RFQlVHX0tFUk5FTD15CkNPTkZJR19ERUJV
R19NSVNDPXkKCiMKIyBNZW1vcnkgRGVidWdnaW5nCiMKIyBDT05GSUdfUEFHRV9FWFRFTlNJT04g
aXMgbm90IHNldAojIENPTkZJR19ERUJVR19QQUdFQUxMT0MgaXMgbm90IHNldAojIENPTkZJR19Q
QUdFX09XTkVSIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFHRV9QT0lTT05JTkcgaXMgbm90IHNldAoj
IENPTkZJR19ERUJVR19QQUdFX1JFRiBpcyBub3Qgc2V0CkNPTkZJR19ERUJVR19ST0RBVEFfVEVT
VD15CkNPTkZJR19HRU5FUklDX1BURFVNUD15CiMgQ09ORklHX1BURFVNUF9ERUJVR0ZTIGlzIG5v
dCBzZXQKIyBDT05GSUdfREVCVUdfT0JKRUNUUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NMVUJfREVC
VUdfT04gaXMgbm90IHNldAojIENPTkZJR19TTFVCX1NUQVRTIGlzIG5vdCBzZXQKQ09ORklHX0hB
VkVfREVCVUdfS01FTUxFQUs9eQojIENPTkZJR19ERUJVR19LTUVNTEVBSyBpcyBub3Qgc2V0CiMg
Q09ORklHX0RFQlVHX1NUQUNLX1VTQUdFIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NIRURfU1RBQ0tf
RU5EX0NIRUNLIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfVk0gaXMgbm90IHNldApDT05GSUdf
QVJDSF9IQVNfREVCVUdfVklSVFVBTD15CiMgQ09ORklHX0RFQlVHX1ZJUlRVQUwgaXMgbm90IHNl
dApDT05GSUdfREVCVUdfTUVNT1JZX0lOSVQ9eQojIENPTkZJR19ERUJVR19QRVJfQ1BVX01BUFMg
aXMgbm90IHNldApDT05GSUdfSEFWRV9BUkNIX0tBU0FOPXkKQ09ORklHX0hBVkVfQVJDSF9LQVNB
Tl9WTUFMTE9DPXkKQ09ORklHX0NDX0hBU19LQVNBTl9HRU5FUklDPXkKIyBDT05GSUdfS0FTQU4g
aXMgbm90IHNldApDT05GSUdfS0FTQU5fU1RBQ0s9MQojIGVuZCBvZiBNZW1vcnkgRGVidWdnaW5n
CgpDT05GSUdfREVCVUdfU0hJUlE9eQoKIwojIERlYnVnIE9vcHMsIExvY2t1cHMgYW5kIEhhbmdz
CiMKQ09ORklHX1BBTklDX09OX09PUFM9eQpDT05GSUdfUEFOSUNfT05fT09QU19WQUxVRT0xCkNP
TkZJR19QQU5JQ19USU1FT1VUPTAKQ09ORklHX0xPQ0tVUF9ERVRFQ1RPUj15CkNPTkZJR19TT0ZU
TE9DS1VQX0RFVEVDVE9SPXkKIyBDT05GSUdfQk9PVFBBUkFNX1NPRlRMT0NLVVBfUEFOSUMgaXMg
bm90IHNldApDT05GSUdfQk9PVFBBUkFNX1NPRlRMT0NLVVBfUEFOSUNfVkFMVUU9MApDT05GSUdf
SEFSRExPQ0tVUF9ERVRFQ1RPUl9QRVJGPXkKQ09ORklHX0hBUkRMT0NLVVBfQ0hFQ0tfVElNRVNU
QU1QPXkKQ09ORklHX0hBUkRMT0NLVVBfREVURUNUT1I9eQpDT05GSUdfQk9PVFBBUkFNX0hBUkRM
T0NLVVBfUEFOSUM9eQpDT05GSUdfQk9PVFBBUkFNX0hBUkRMT0NLVVBfUEFOSUNfVkFMVUU9MQoj
IENPTkZJR19ERVRFQ1RfSFVOR19UQVNLIGlzIG5vdCBzZXQKIyBDT05GSUdfV1FfV0FUQ0hET0cg
aXMgbm90IHNldAojIENPTkZJR19URVNUX0xPQ0tVUCBpcyBub3Qgc2V0CiMgZW5kIG9mIERlYnVn
IE9vcHMsIExvY2t1cHMgYW5kIEhhbmdzCgojCiMgU2NoZWR1bGVyIERlYnVnZ2luZwojCkNPTkZJ
R19TQ0hFRF9ERUJVRz15CkNPTkZJR19TQ0hFRF9JTkZPPXkKQ09ORklHX1NDSEVEU1RBVFM9eQoj
IGVuZCBvZiBTY2hlZHVsZXIgRGVidWdnaW5nCgojIENPTkZJR19ERUJVR19USU1FS0VFUElORyBp
cyBub3Qgc2V0CgojCiMgTG9jayBEZWJ1Z2dpbmcgKHNwaW5sb2NrcywgbXV0ZXhlcywgZXRjLi4u
KQojCkNPTkZJR19MT0NLX0RFQlVHR0lOR19TVVBQT1JUPXkKIyBDT05GSUdfUFJPVkVfTE9DS0lO
RyBpcyBub3Qgc2V0CiMgQ09ORklHX0xPQ0tfU1RBVCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVH
X1JUX01VVEVYRVMgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19TUElOTE9DSyBpcyBub3Qgc2V0
CiMgQ09ORklHX0RFQlVHX01VVEVYRVMgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19XV19NVVRF
WF9TTE9XUEFUSCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1JXU0VNUyBpcyBub3Qgc2V0CiMg
Q09ORklHX0RFQlVHX0xPQ0tfQUxMT0MgaXMgbm90IHNldApDT05GSUdfREVCVUdfQVRPTUlDX1NM
RUVQPXkKIyBDT05GSUdfREVCVUdfTE9DS0lOR19BUElfU0VMRlRFU1RTIGlzIG5vdCBzZXQKQ09O
RklHX0xPQ0tfVE9SVFVSRV9URVNUPW0KIyBDT05GSUdfV1dfTVVURVhfU0VMRlRFU1QgaXMgbm90
IHNldAojIGVuZCBvZiBMb2NrIERlYnVnZ2luZyAoc3BpbmxvY2tzLCBtdXRleGVzLCBldGMuLi4p
CgpDT05GSUdfU1RBQ0tUUkFDRT15CiMgQ09ORklHX1dBUk5fQUxMX1VOU0VFREVEX1JBTkRPTSBp
cyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0tPQkpFQ1QgaXMgbm90IHNldAoKIwojIERlYnVnIGtl
cm5lbCBkYXRhIHN0cnVjdHVyZXMKIwpDT05GSUdfREVCVUdfTElTVD15CiMgQ09ORklHX0RFQlVH
X1BMSVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfU0cgaXMgbm90IHNldAojIENPTkZJR19E
RUJVR19OT1RJRklFUlMgaXMgbm90IHNldAojIENPTkZJR19CVUdfT05fREFUQV9DT1JSVVBUSU9O
IGlzIG5vdCBzZXQKIyBlbmQgb2YgRGVidWcga2VybmVsIGRhdGEgc3RydWN0dXJlcwoKIyBDT05G
SUdfREVCVUdfQ1JFREVOVElBTFMgaXMgbm90IHNldAoKIwojIFJDVSBEZWJ1Z2dpbmcKIwpDT05G
SUdfVE9SVFVSRV9URVNUPW0KQ09ORklHX1JDVV9QRVJGX1RFU1Q9bQpDT05GSUdfUkNVX1RPUlRV
UkVfVEVTVD1tCkNPTkZJR19SQ1VfQ1BVX1NUQUxMX1RJTUVPVVQ9NjAKIyBDT05GSUdfUkNVX1RS
QUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfUkNVX0VRU19ERUJVRyBpcyBub3Qgc2V0CiMgZW5kIG9m
IFJDVSBEZWJ1Z2dpbmcKCiMgQ09ORklHX0RFQlVHX1dRX0ZPUkNFX1JSX0NQVSBpcyBub3Qgc2V0
CiMgQ09ORklHX0RFQlVHX0JMT0NLX0VYVF9ERVZUIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVX0hP
VFBMVUdfU1RBVEVfQ09OVFJPTCBpcyBub3Qgc2V0CkNPTkZJR19MQVRFTkNZVE9QPXkKQ09ORklH
X1VTRVJfU1RBQ0tUUkFDRV9TVVBQT1JUPXkKQ09ORklHX05PUF9UUkFDRVI9eQpDT05GSUdfSEFW
RV9GVU5DVElPTl9UUkFDRVI9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9HUkFQSF9UUkFDRVI9eQpD
T05GSUdfSEFWRV9EWU5BTUlDX0ZUUkFDRT15CkNPTkZJR19IQVZFX0RZTkFNSUNfRlRSQUNFX1dJ
VEhfUkVHUz15CkNPTkZJR19IQVZFX0RZTkFNSUNfRlRSQUNFX1dJVEhfRElSRUNUX0NBTExTPXkK
Q09ORklHX0hBVkVfRlRSQUNFX01DT1VOVF9SRUNPUkQ9eQpDT05GSUdfSEFWRV9TWVNDQUxMX1RS
QUNFUE9JTlRTPXkKQ09ORklHX0hBVkVfRkVOVFJZPXkKQ09ORklHX0hBVkVfQ19SRUNPUkRNQ09V
TlQ9eQpDT05GSUdfVFJBQ0VSX01BWF9UUkFDRT15CkNPTkZJR19UUkFDRV9DTE9DSz15CkNPTkZJ
R19SSU5HX0JVRkZFUj15CkNPTkZJR19FVkVOVF9UUkFDSU5HPXkKQ09ORklHX0NPTlRFWFRfU1dJ
VENIX1RSQUNFUj15CkNPTkZJR19SSU5HX0JVRkZFUl9BTExPV19TV0FQPXkKQ09ORklHX1RSQUNJ
Tkc9eQpDT05GSUdfR0VORVJJQ19UUkFDRVI9eQpDT05GSUdfVFJBQ0lOR19TVVBQT1JUPXkKQ09O
RklHX0ZUUkFDRT15CiMgQ09ORklHX0JPT1RUSU1FX1RSQUNJTkcgaXMgbm90IHNldApDT05GSUdf
RlVOQ1RJT05fVFJBQ0VSPXkKQ09ORklHX0ZVTkNUSU9OX0dSQVBIX1RSQUNFUj15CkNPTkZJR19E
WU5BTUlDX0ZUUkFDRT15CkNPTkZJR19EWU5BTUlDX0ZUUkFDRV9XSVRIX1JFR1M9eQpDT05GSUdf
RFlOQU1JQ19GVFJBQ0VfV0lUSF9ESVJFQ1RfQ0FMTFM9eQpDT05GSUdfRlVOQ1RJT05fUFJPRklM
RVI9eQpDT05GSUdfU1RBQ0tfVFJBQ0VSPXkKIyBDT05GSUdfUFJFRU1QVElSUV9FVkVOVFMgaXMg
bm90IHNldAojIENPTkZJR19JUlFTT0ZGX1RSQUNFUiBpcyBub3Qgc2V0CkNPTkZJR19TQ0hFRF9U
UkFDRVI9eQpDT05GSUdfSFdMQVRfVFJBQ0VSPXkKIyBDT05GSUdfTU1JT1RSQUNFIGlzIG5vdCBz
ZXQKQ09ORklHX0ZUUkFDRV9TWVNDQUxMUz15CkNPTkZJR19UUkFDRVJfU05BUFNIT1Q9eQojIENP
TkZJR19UUkFDRVJfU05BUFNIT1RfUEVSX0NQVV9TV0FQIGlzIG5vdCBzZXQKQ09ORklHX0JSQU5D
SF9QUk9GSUxFX05PTkU9eQojIENPTkZJR19QUk9GSUxFX0FOTk9UQVRFRF9CUkFOQ0hFUyBpcyBu
b3Qgc2V0CiMgQ09ORklHX1BST0ZJTEVfQUxMX0JSQU5DSEVTIGlzIG5vdCBzZXQKQ09ORklHX0JM
S19ERVZfSU9fVFJBQ0U9eQpDT05GSUdfS1BST0JFX0VWRU5UUz15CiMgQ09ORklHX0tQUk9CRV9F
VkVOVFNfT05fTk9UUkFDRSBpcyBub3Qgc2V0CkNPTkZJR19VUFJPQkVfRVZFTlRTPXkKQ09ORklH
X0JQRl9FVkVOVFM9eQpDT05GSUdfRFlOQU1JQ19FVkVOVFM9eQpDT05GSUdfUFJPQkVfRVZFTlRT
PXkKIyBDT05GSUdfQlBGX0tQUk9CRV9PVkVSUklERSBpcyBub3Qgc2V0CkNPTkZJR19GVFJBQ0Vf
TUNPVU5UX1JFQ09SRD15CkNPTkZJR19UUkFDSU5HX01BUD15CkNPTkZJR19ISVNUX1RSSUdHRVJT
PXkKIyBDT05GSUdfVFJBQ0VfRVZFTlRfSU5KRUNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVFJBQ0VQ
T0lOVF9CRU5DSE1BUksgaXMgbm90IHNldApDT05GSUdfUklOR19CVUZGRVJfQkVOQ0hNQVJLPW0K
IyBDT05GSUdfVFJBQ0VfRVZBTF9NQVBfRklMRSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZUUkFDRV9T
VEFSVFVQX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19SSU5HX0JVRkZFUl9TVEFSVFVQX1RFU1Qg
aXMgbm90IHNldAojIENPTkZJR19QUkVFTVBUSVJRX0RFTEFZX1RFU1QgaXMgbm90IHNldAojIENP
TkZJR19TWU5USF9FVkVOVF9HRU5fVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0tQUk9CRV9FVkVO
VF9HRU5fVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19QUk9WSURFX09IQ0kxMzk0X0RNQV9JTklUPXkK
IyBDT05GSUdfU0FNUExFUyBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX0hBU19ERVZNRU1fSVNfQUxM
T1dFRD15CkNPTkZJR19TVFJJQ1RfREVWTUVNPXkKIyBDT05GSUdfSU9fU1RSSUNUX0RFVk1FTSBp
cyBub3Qgc2V0CgojCiMgeDg2IERlYnVnZ2luZwojCkNPTkZJR19UUkFDRV9JUlFGTEFHU19TVVBQ
T1JUPXkKQ09ORklHX0VBUkxZX1BSSU5US19VU0I9eQpDT05GSUdfWDg2X1ZFUkJPU0VfQk9PVFVQ
PXkKQ09ORklHX0VBUkxZX1BSSU5USz15CkNPTkZJR19FQVJMWV9QUklOVEtfREJHUD15CiMgQ09O
RklHX0VBUkxZX1BSSU5US19VU0JfWERCQyBpcyBub3Qgc2V0CiMgQ09ORklHX0VGSV9QR1RfRFVN
UCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1dYIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdf
VExCRkxVU0ggaXMgbm90IHNldAojIENPTkZJR19JT01NVV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJ
R19IQVZFX01NSU9UUkFDRV9TVVBQT1JUPXkKQ09ORklHX1g4Nl9ERUNPREVSX1NFTEZURVNUPXkK
Q09ORklHX0lPX0RFTEFZXzBYODA9eQojIENPTkZJR19JT19ERUxBWV8wWEVEIGlzIG5vdCBzZXQK
IyBDT05GSUdfSU9fREVMQVlfVURFTEFZIGlzIG5vdCBzZXQKIyBDT05GSUdfSU9fREVMQVlfTk9O
RSBpcyBub3Qgc2V0CkNPTkZJR19ERUJVR19CT09UX1BBUkFNUz15CiMgQ09ORklHX0NQQV9ERUJV
RyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0VOVFJZIGlzIG5vdCBzZXQKIyBDT05GSUdfREVC
VUdfTk1JX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9ERUJVR19GUFU9eQojIENPTkZJ
R19QVU5JVF9BVE9NX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1VOV0lOREVSX09SQz15CiMgQ09O
RklHX1VOV0lOREVSX0ZSQU1FX1BPSU5URVIgaXMgbm90IHNldAojIGVuZCBvZiB4ODYgRGVidWdn
aW5nCgojCiMgS2VybmVsIFRlc3RpbmcgYW5kIENvdmVyYWdlCiMKQ09ORklHX0tVTklUPXkKIyBD
T05GSUdfS1VOSVRfREVCVUdGUyBpcyBub3Qgc2V0CkNPTkZJR19LVU5JVF9URVNUPW0KQ09ORklH
X0tVTklUX0VYQU1QTEVfVEVTVD1tCiMgQ09ORklHX05PVElGSUVSX0VSUk9SX0lOSkVDVElPTiBp
cyBub3Qgc2V0CkNPTkZJR19GVU5DVElPTl9FUlJPUl9JTkpFQ1RJT049eQpDT05GSUdfRkFVTFRf
SU5KRUNUSU9OPXkKIyBDT05GSUdfRkFJTFNMQUIgaXMgbm90IHNldAojIENPTkZJR19GQUlMX1BB
R0VfQUxMT0MgaXMgbm90IHNldApDT05GSUdfRkFJTF9NQUtFX1JFUVVFU1Q9eQojIENPTkZJR19G
QUlMX0lPX1RJTUVPVVQgaXMgbm90IHNldAojIENPTkZJR19GQUlMX0ZVVEVYIGlzIG5vdCBzZXQK
Q09ORklHX0ZBVUxUX0lOSkVDVElPTl9ERUJVR19GUz15CiMgQ09ORklHX0ZBSUxfRlVOQ1RJT04g
aXMgbm90IHNldAojIENPTkZJR19GQUlMX01NQ19SRVFVRVNUIGlzIG5vdCBzZXQKQ09ORklHX0FS
Q0hfSEFTX0tDT1Y9eQpDT05GSUdfQ0NfSEFTX1NBTkNPVl9UUkFDRV9QQz15CiMgQ09ORklHX0tD
T1YgaXMgbm90IHNldApDT05GSUdfUlVOVElNRV9URVNUSU5HX01FTlU9eQojIENPTkZJR19MS0RU
TSBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfTElTVF9TT1JUIGlzIG5vdCBzZXQKIyBDT05GSUdf
VEVTVF9NSU5fSEVBUCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfU09SVCBpcyBub3Qgc2V0CiMg
Q09ORklHX0tQUk9CRVNfU0FOSVRZX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19CQUNLVFJBQ0Vf
U0VMRl9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfUkJUUkVFX1RFU1QgaXMgbm90IHNldAojIENP
TkZJR19SRUVEX1NPTE9NT05fVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVSVkFMX1RSRUVf
VEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX1BFUkNQVV9URVNUIGlzIG5vdCBzZXQKQ09ORklHX0FU
T01JQzY0X1NFTEZURVNUPXkKIyBDT05GSUdfQVNZTkNfUkFJRDZfVEVTVCBpcyBub3Qgc2V0CiMg
Q09ORklHX1RFU1RfSEVYRFVNUCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfU1RSSU5HX0hFTFBF
UlMgaXMgbm90IHNldAojIENPTkZJR19URVNUX1NUUlNDUFkgaXMgbm90IHNldAojIENPTkZJR19U
RVNUX0tTVFJUT1ggaXMgbm90IHNldAojIENPTkZJR19URVNUX1BSSU5URiBpcyBub3Qgc2V0CiMg
Q09ORklHX1RFU1RfQklUTUFQIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9CSVRGSUVMRCBpcyBu
b3Qgc2V0CiMgQ09ORklHX1RFU1RfVVVJRCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfWEFSUkFZ
IGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9PVkVSRkxPVyBpcyBub3Qgc2V0CiMgQ09ORklHX1RF
U1RfUkhBU0hUQUJMRSBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfSEFTSCBpcyBub3Qgc2V0CiMg
Q09ORklHX1RFU1RfSURBIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9MS00gaXMgbm90IHNldAoj
IENPTkZJR19URVNUX1ZNQUxMT0MgaXMgbm90IHNldAojIENPTkZJR19URVNUX1VTRVJfQ09QWSBp
cyBub3Qgc2V0CkNPTkZJR19URVNUX0JQRj1tCiMgQ09ORklHX1RFU1RfQkxBQ0tIT0xFX0RFViBp
cyBub3Qgc2V0CiMgQ09ORklHX0ZJTkRfQklUX0JFTkNITUFSSyBpcyBub3Qgc2V0CiMgQ09ORklH
X1RFU1RfRklSTVdBUkUgaXMgbm90IHNldAojIENPTkZJR19URVNUX1NZU0NUTCBpcyBub3Qgc2V0
CkNPTkZJR19TWVNDVExfS1VOSVRfVEVTVD1tCkNPTkZJR19MSVNUX0tVTklUX1RFU1Q9bQojIENP
TkZJR19MSU5FQVJfUkFOR0VTX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19URVNUX1VERUxBWSBp
cyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfU1RBVElDX0tFWVMgaXMgbm90IHNldAojIENPTkZJR19U
RVNUX0tNT0QgaXMgbm90IHNldAojIENPTkZJR19URVNUX01FTUNBVF9QIGlzIG5vdCBzZXQKIyBD
T05GSUdfVEVTVF9MSVZFUEFUQ0ggaXMgbm90IHNldAojIENPTkZJR19URVNUX1NUQUNLSU5JVCBp
cyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfTUVNSU5JVCBpcyBub3Qgc2V0CiMgQ09ORklHX01FTVRF
U1QgaXMgbm90IHNldAojIENPTkZJR19IWVBFUlZfVEVTVElORyBpcyBub3Qgc2V0CiMgZW5kIG9m
IEtlcm5lbCBUZXN0aW5nIGFuZCBDb3ZlcmFnZQojIGVuZCBvZiBLZXJuZWwgaGFja2luZwo=

--===============2007533451001318663==
Content-Type: text/plain
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="job-script.ksh"

IyEvYmluL3NoCgpleHBvcnRfdG9wX2VudigpCnsKCWV4cG9ydCBzdWl0ZT0na2VybmVsLXNlbGZ0
ZXN0cycKCWV4cG9ydCB0ZXN0Y2FzZT0na2VybmVsLXNlbGZ0ZXN0cycKCWV4cG9ydCBjYXRlZ29y
eT0nZnVuY3Rpb25hbCcKCWV4cG9ydCBuZWVkX21lbW9yeT0nMkcnCglleHBvcnQgbmVlZF9jcHU9
MgoJZXhwb3J0IGtlcm5lbF9jbWRsaW5lPSdlcnN0X2Rpc2FibGUnCglleHBvcnQgam9iX29yaWdp
bj0nL2xrcC1zcmMvYWxsb3QvY3ljbGljOnAxOmxpbnV4LWRldmVsOmRldmVsLWhvdXJseS9sa3At
c2tsLWQwMS9rZXJuZWwtc2VsZnRlc3RzLXg4Ni55YW1sJwoJZXhwb3J0IHF1ZXVlX2NtZGxpbmVf
a2V5cz0nYnJhbmNoCmNvbW1pdApxdWV1ZV9hdF9sZWFzdF9vbmNlJwoJZXhwb3J0IHF1ZXVlPSd2
YWxpZGF0ZScKCWV4cG9ydCB0ZXN0Ym94PSdsa3Atc2tsLWQwMScKCWV4cG9ydCB0Ym94X2dyb3Vw
PSdsa3Atc2tsLWQwMScKCWV4cG9ydCBrY29uZmlnPSd4ODZfNjQtcmhlbC03LjYnCglleHBvcnQg
c3VibWl0X2lkPSc1ZWVlYjQ2MTgxZTZjMjI5MzM0ZmVkNGQnCglleHBvcnQgam9iX2ZpbGU9Jy9s
a3Avam9icy9zY2hlZHVsZWQvbGtwLXNrbC1kMDEva2VybmVsLXNlbGZ0ZXN0cy1rc2VsZnRlc3Rz
LXg4Ni11Y29kZT0weGRjLWRlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6LWQ4M2Y5NTliNWU3YTYz
NzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDktMjAyMDA2MjEtMTA1NDctMXk0MzBmMC0yLnlhbWwn
CglleHBvcnQgaWQ9J2IxNjQ5MjIxZTcwZDUwODVjNTRjY2NhZDU2NzViMTYxZTY3ZWRmNmUnCgll
eHBvcnQgcXVldWVyX3ZlcnNpb249Jy9sa3Atc3JjJwoJZXhwb3J0IG1vZGVsPSdTa3lsYWtlJwoJ
ZXhwb3J0IG5yX2NwdT04CglleHBvcnQgbWVtb3J5PScxNkcnCglleHBvcnQgbnJfaGRkX3BhcnRp
dGlvbnM9MQoJZXhwb3J0IGhkZF9wYXJ0aXRpb25zPScvZGV2L2Rpc2svYnktaWQvYXRhLVdEQ19X
RDEwRVpFWC03NVdONEEwX1dELVdDQzZZMkpEOVNMVS1wYXJ0MScKCWV4cG9ydCBzd2FwX3BhcnRp
dGlvbnM9Jy9kZXYvZGlzay9ieS1pZC9hdGEtV0RDX1dEMTBFWkVYLTc1V040QTBfV0QtV0NDNlky
SkQ5U0xVLXBhcnQzJwoJZXhwb3J0IHJvb3Rmc19wYXJ0aXRpb249Jy9kZXYvZGlzay9ieS1pZC9h
dGEtV0RDX1dEMTBFWkVYLTc1V040QTBfV0QtV0NDNlkySkQ5U0xVLXBhcnQyJwoJZXhwb3J0IGJy
YW5kPSdJbnRlbChSKSBDb3JlKFRNKSBpNy02NzAwIENQVSBAIDMuNDBHSHonCglleHBvcnQgY3B1
X2luZm89J3NreWxha2UgaTctNjcwMCcKCWV4cG9ydCBiaW9zX3ZlcnNpb249JzEuMi44JwoJZXhw
b3J0IGNvbW1pdD0nZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OScKCWV4
cG9ydCBuZWVkX2tjb25maWdfaHc9J0NPTkZJR19FMTAwMEU9eQpDT05GSUdfU0FUQV9BSENJJwoJ
ZXhwb3J0IHVjb2RlPScweGRjJwoJZXhwb3J0IG5lZWRfa2VybmVsX2hlYWRlcnM9dHJ1ZQoJZXhw
b3J0IG5lZWRfa2VybmVsX3NlbGZ0ZXN0cz10cnVlCglleHBvcnQgbmVlZF9rY29uZmlnPSdDT05G
SUdfUE9TSVhfVElNRVJTPXkgfiAiPj0gdjQuMTAtcmMxIicKCWV4cG9ydCBlbnF1ZXVlX3RpbWU9
JzIwMjAtMDYtMjEgMDk6MTQ6MTAgKzA4MDAnCglleHBvcnQgX2lkPSc1ZWVlYjQ2NjgxZTZjMjI5
MzM0ZmVkNGUnCglleHBvcnQgX3J0PScvcmVzdWx0L2tlcm5lbC1zZWxmdGVzdHMva3NlbGZ0ZXN0
cy14ODYtdWNvZGU9MHhkYy9sa3Atc2tsLWQwMS9kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnei94
ODZfNjQtcmhlbC03LjYvZ2NjLTkvZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5
NTc0OScKCWV4cG9ydCB1c2VyPSdsa3AnCglleHBvcnQgY29tcGlsZXI9J2djYy05JwoJZXhwb3J0
IGhlYWRfY29tbWl0PSc1NzM4YjlkMGM5MWUyNmM4N2M5M2EwMzk3MmNjMWE1YTgwOWQ0YWY2JwoJ
ZXhwb3J0IGJhc2VfY29tbWl0PSdiM2E5ZTNiOTYyMmFlMTAwNjQ4MjZkY2NiNGY3YTUyYmQ4OGM3
NDA3JwoJZXhwb3J0IGJyYW5jaD0nbGludXgtZGV2ZWwvZGV2ZWwtaG91cmx5LTIwMjAwNjE2MDgn
CglleHBvcnQgcm9vdGZzPSdkZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNneicKCWV4cG9ydCByZXN1
bHRfcm9vdD0nL3Jlc3VsdC9rZXJuZWwtc2VsZnRlc3RzL2tzZWxmdGVzdHMteDg2LXVjb2RlPTB4
ZGMvbGtwLXNrbC1kMDEvZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3oveDg2XzY0LXJoZWwtNy42
L2djYy05L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvMycKCWV4cG9y
dCBzY2hlZHVsZXJfdmVyc2lvbj0nL2xrcC9sa3AvLnNyYy0yMDIwMDYxOS0xOTA3MDAnCglleHBv
cnQgTEtQX1NFUlZFUj0naW5uJwoJZXhwb3J0IGFyY2g9J3g4Nl82NCcKCWV4cG9ydCBtYXhfdXB0
aW1lPTM2MDAKCWV4cG9ydCBpbml0cmQ9Jy9vc2ltYWdlL2RlYmlhbi9kZWJpYW4teDg2XzY0LTIw
MTkxMTE0LmNneicKCWV4cG9ydCBib290bG9hZGVyX2FwcGVuZD0ncm9vdD0vZGV2L3JhbTAKdXNl
cj1sa3AKam9iPS9sa3Avam9icy9zY2hlZHVsZWQvbGtwLXNrbC1kMDEva2VybmVsLXNlbGZ0ZXN0
cy1rc2VsZnRlc3RzLXg4Ni11Y29kZT0weGRjLWRlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6LWQ4
M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDktMjAyMDA2MjEtMTA1NDctMXk0
MzBmMC0yLnlhbWwKQVJDSD14ODZfNjQKa2NvbmZpZz14ODZfNjQtcmhlbC03LjYKYnJhbmNoPWxp
bnV4LWRldmVsL2RldmVsLWhvdXJseS0yMDIwMDYxNjA4CmNvbW1pdD1kODNmOTU5YjVlN2E2Mzc4
YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5CkJPT1RfSU1BR0U9L3BrZy9saW51eC94ODZfNjQtcmhl
bC03LjYvZ2NjLTkvZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS92bWxp
bnV6LTUuNy4wLTAxNzg3LWdkODNmOTU5YjVlN2E2CmVyc3RfZGlzYWJsZQptYXhfdXB0aW1lPTM2
MDAKUkVTVUxUX1JPT1Q9L3Jlc3VsdC9rZXJuZWwtc2VsZnRlc3RzL2tzZWxmdGVzdHMteDg2LXVj
b2RlPTB4ZGMvbGtwLXNrbC1kMDEvZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3oveDg2XzY0LXJo
ZWwtNy42L2djYy05L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvMwpM
S1BfU0VSVkVSPWlubgpub2thc2xyCnNlbGludXg9MApkZWJ1ZwphcGljPWRlYnVnCnN5c3JxX2Fs
d2F5c19lbmFibGVkCnJjdXBkYXRlLnJjdV9jcHVfc3RhbGxfdGltZW91dD0xMDAKbmV0LmlmbmFt
ZXM9MApwcmludGsuZGV2a21zZz1vbgpwYW5pYz0tMQpzb2Z0bG9ja3VwX3BhbmljPTEKbm1pX3dh
dGNoZG9nPXBhbmljCm9vcHM9cGFuaWMKbG9hZF9yYW1kaXNrPTIKcHJvbXB0X3JhbWRpc2s9MApk
cmJkLm1pbm9yX2NvdW50PTgKc3lzdGVtZC5sb2dfbGV2ZWw9ZXJyCmlnbm9yZV9sb2dsZXZlbApj
b25zb2xlPXR0eTAKZWFybHlwcmludGs9dHR5UzAsMTE1MjAwCmNvbnNvbGU9dHR5UzAsMTE1MjAw
CnZnYT1ub3JtYWwKcncnCglleHBvcnQgbW9kdWxlc19pbml0cmQ9Jy9wa2cvbGludXgveDg2XzY0
LXJoZWwtNy42L2djYy05L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkv
bW9kdWxlcy5jZ3onCglleHBvcnQgYm1faW5pdHJkPScvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZf
NjQtMjAxODA0MDMuY2d6L3J1bi1pcGNvbmZpZ18yMDE4LTA0LTAzLmNneiwvb3NpbWFnZS9kZXBz
L2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L2xrcF8yMDE5LTA4LTA1LmNneiwvb3NpbWFnZS9k
ZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L3JzeW5jLXJvb3Rmc18yMDE4LTA0LTAzLmNn
eiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L2tlcm5lbC1zZWxmdGVz
dHNfMjAyMDA0MjguY2d6LC9vc2ltYWdlL3BrZy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei9r
ZXJuZWwtc2VsZnRlc3RzLXg4Nl82NC00NjhmNzg3Zi0xXzIwMjAwNjEyLmNneiwvb3NpbWFnZS9k
ZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L2h3XzIwMjAtMDEtMDIuY2d6JwoJZXhwb3J0
IGxpbnV4X2hlYWRlcnNfaW5pdHJkPScvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9nY2MtOS9k
ODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L2xpbnV4LWhlYWRlcnMuY2d6
JwoJZXhwb3J0IGxpbnV4X3NlbGZ0ZXN0c19pbml0cmQ9Jy9wa2cvbGludXgveDg2XzY0LXJoZWwt
Ny42L2djYy05L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvbGludXgt
c2VsZnRlc3RzLmNneicKCWV4cG9ydCB1Y29kZV9pbml0cmQ9Jy9vc2ltYWdlL3Vjb2RlL2ludGVs
LXVjb2RlLTIwMTkxMTE0LmNneicKCWV4cG9ydCBsa3BfaW5pdHJkPScvb3NpbWFnZS91c2VyL2xr
cC9sa3AteDg2XzY0LmNneicKCWV4cG9ydCBzaXRlPSdpbm4nCglleHBvcnQgTEtQX0NHSV9QT1JU
PTgwCglleHBvcnQgTEtQX0NJRlNfUE9SVD0xMzkKCWV4cG9ydCBsYXN0X2tlcm5lbD0nNC4yMC4w
JwoJZXhwb3J0IHJlcGVhdF90bz00CglleHBvcnQgc2NoZWR1bGVfbm90aWZ5X2FkZHJlc3M9Cgll
eHBvcnQgcXVldWVfYXRfbGVhc3Rfb25jZT0xCglleHBvcnQga2VybmVsPScvcGtnL2xpbnV4L3g4
Nl82NC1yaGVsLTcuNi9nY2MtOS9kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1
NzQ5L3ZtbGludXotNS43LjAtMDE3ODctZ2Q4M2Y5NTliNWU3YTYnCglleHBvcnQgZGVxdWV1ZV90
aW1lPScyMDIwLTA2LTIxIDA5OjMzOjA2ICswODAwJwoJZXhwb3J0IGpvYl9pbml0cmQ9Jy9sa3Av
am9icy9zY2hlZHVsZWQvbGtwLXNrbC1kMDEva2VybmVsLXNlbGZ0ZXN0cy1rc2VsZnRlc3RzLXg4
Ni11Y29kZT0weGRjLWRlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6LWQ4M2Y5NTliNWU3YTYzNzhh
NGFmYmZmMjNkZTJhMmQwNjRkOTU3NDktMjAyMDA2MjEtMTA1NDctMXk0MzBmMC0yLmNneicKCglb
IC1uICIkTEtQX1NSQyIgXSB8fAoJZXhwb3J0IExLUF9TUkM9L2xrcC8ke3VzZXI6LWxrcH0vc3Jj
Cn0KCnJ1bl9qb2IoKQp7CgllY2hvICQkID4gJFRNUC9ydW4tam9iLnBpZAoKCS4gJExLUF9TUkMv
bGliL2h0dHAuc2gKCS4gJExLUF9TUkMvbGliL2pvYi5zaAoJLiAkTEtQX1NSQy9saWIvZW52LnNo
CgoJZXhwb3J0X3RvcF9lbnYKCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVy
IGttc2cKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgaGVhcnRiZWF0Cgly
dW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIG1lbWluZm8KCXJ1bl9tb25pdG9y
ICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgb29tLWtpbGxlcgoJcnVuX21vbml0b3IgJExLUF9T
UkMvbW9uaXRvcnMvcGxhaW4vd2F0Y2hkb2cKCglydW5fdGVzdCBncm91cD0na3NlbGZ0ZXN0cy14
ODYnICRMS1BfU1JDL3Rlc3RzL3dyYXBwZXIga2VybmVsLXNlbGZ0ZXN0cwp9CgpleHRyYWN0X3N0
YXRzKCkKewoJZXhwb3J0IHN0YXRzX3BhcnRfYmVnaW49CglleHBvcnQgc3RhdHNfcGFydF9lbmQ9
CgoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBrZXJuZWwtc2VsZnRlc3RzCgkkTEtQX1NSQy9zdGF0
cy93cmFwcGVyIGttc2cKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgbWVtaW5mbwoKCSRMS1BfU1JD
L3N0YXRzL3dyYXBwZXIgdGltZSBrZXJuZWwtc2VsZnRlc3RzLnRpbWUKCSRMS1BfU1JDL3N0YXRz
L3dyYXBwZXIgZG1lc2cKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIga21zZwoJJExLUF9TUkMvc3Rh
dHMvd3JhcHBlciBsYXN0X3N0YXRlCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIHN0ZGVycgoJJExL
UF9TUkMvc3RhdHMvd3JhcHBlciB0aW1lCn0KCiIkQCIK

--===============2007533451001318663==
Content-Type: text/plain
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="dmesg.ksh"

RGVjb21wcmVzc2luZyBMaW51eC4uLiBQYXJzaW5nIEVMRi4uLiBObyByZWxvY2F0aW9uIG5lZWRl
ZC4uLiBkb25lLgpCb290aW5nIHRoZSBrZXJuZWwuClsgICAgMC4wMDAwMDBdIExpbnV4IHZlcnNp
b24gNS43LjAtMDE3ODctZ2Q4M2Y5NTliNWU3YTYgKGtidWlsZEA4YjE5YzM1YmUyOGQpIChnY2Mg
dmVyc2lvbiA5LjMuMCAoRGViaWFuIDkuMy4wLTEzKSwgR05VIGxkIChHTlUgQmludXRpbHMgZm9y
IFVidW50dSkgMi4zNCkgIzEgU01QIFR1ZSBKdW4gMTYgMDg6MDc6NDkgQ1NUIDIwMjAKWyAgICAw
LjAwMDAwMF0gQ29tbWFuZCBsaW5lOiAgaXA9Ojo6OmxrcC1za2wtZDAxOjpkaGNwIHJvb3Q9L2Rl
di9yYW0wIHVzZXI9bGtwIGpvYj0vbGtwL2pvYnMvc2NoZWR1bGVkL2xrcC1za2wtZDAxL2tlcm5l
bC1zZWxmdGVzdHMta3NlbGZ0ZXN0cy14ODYtdWNvZGU9MHhkYy1kZWJpYW4teDg2XzY0LTIwMTkx
MTE0LmNnei1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5LTIwMjAwNjIx
LTEwNTQ3LTF5NDMwZjAtMi55YW1sIEFSQ0g9eDg2XzY0IGtjb25maWc9eDg2XzY0LXJoZWwtNy42
IGJyYW5jaD1saW51eC1kZXZlbC9kZXZlbC1ob3VybHktMjAyMDA2MTYwOCBjb21taXQ9ZDgzZjk1
OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OSBCT09UX0lNQUdFPS9wa2cvbGludXgv
eDg2XzY0LXJoZWwtNy42L2djYy05L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRk
OTU3NDkvdm1saW51ei01LjcuMC0wMTc4Ny1nZDgzZjk1OWI1ZTdhNiBlcnN0X2Rpc2FibGUgbWF4
X3VwdGltZT0zNjAwIFJFU1VMVF9ST09UPS9yZXN1bHQva2VybmVsLXNlbGZ0ZXN0cy9rc2VsZnRl
c3RzLXg4Ni11Y29kZT0weGRjL2xrcC1za2wtZDAxL2RlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6
L3g4Nl82NC1yaGVsLTcuNi9nY2MtOS9kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0
ZDk1NzQ5LzMgTEtQX1NFUlZFUj1pbm4gbm9rYXNsciBzZWxpbnV4PTAgZGVidWcgYXBpYz1kZWJ1
ZyBzeXNycV9hbHdheXNfZW5hYmxlZCByY3VwZGF0ZS5yY3VfY3B1X3N0YWxsX3RpbWVvdXQ9MTAw
IG5ldC5pZm5hbWVzPTAgcHJpbnRrLmRldmttc2c9b24gcGFuaWM9LTEgc29mdGxvY2t1cF9wYW5p
Yz0xIG5taV93YXRjaGRvZz1wYW5pYyBvb3BzPXBhbmljIGxvYWRfcmFtZGlzaz0yIHByb21wdF9y
YW1kaXNrPTAgZHJiZC5taW5vcl9jb3VudD04IHN5c3RlbWQubG9nX2xldmVsPWVyciBpZ25vcmVf
bG9nbGV2ZWwgY29uc29sZT10dHkwIGVhcmx5cHIKWyAgICAwLjAwMDAwMF0geDg2L2ZwdTogU3Vw
cG9ydGluZyBYU0FWRSBmZWF0dXJlIDB4MDAxOiAneDg3IGZsb2F0aW5nIHBvaW50IHJlZ2lzdGVy
cycKWyAgICAwLjAwMDAwMF0geDg2L2ZwdTogU3VwcG9ydGluZyBYU0FWRSBmZWF0dXJlIDB4MDAy
OiAnU1NFIHJlZ2lzdGVycycKWyAgICAwLjAwMDAwMF0geDg2L2ZwdTogU3VwcG9ydGluZyBYU0FW
RSBmZWF0dXJlIDB4MDA0OiAnQVZYIHJlZ2lzdGVycycKWyAgICAwLjAwMDAwMF0geDg2L2ZwdTog
U3VwcG9ydGluZyBYU0FWRSBmZWF0dXJlIDB4MDA4OiAnTVBYIGJvdW5kcyByZWdpc3RlcnMnClsg
ICAgMC4wMDAwMDBdIHg4Ni9mcHU6IFN1cHBvcnRpbmcgWFNBVkUgZmVhdHVyZSAweDAxMDogJ01Q
WCBDU1InClsgICAgMC4wMDAwMDBdIHg4Ni9mcHU6IHhzdGF0ZV9vZmZzZXRbMl06ICA1NzYsIHhz
dGF0ZV9zaXplc1syXTogIDI1NgpbICAgIDAuMDAwMDAwXSB4ODYvZnB1OiB4c3RhdGVfb2Zmc2V0
WzNdOiAgODMyLCB4c3RhdGVfc2l6ZXNbM106ICAgNjQKWyAgICAwLjAwMDAwMF0geDg2L2ZwdTog
eHN0YXRlX29mZnNldFs0XTogIDg5NiwgeHN0YXRlX3NpemVzWzRdOiAgIDY0ClsgICAgMC4wMDAw
MDBdIHg4Ni9mcHU6IEVuYWJsZWQgeHN0YXRlIGZlYXR1cmVzIDB4MWYsIGNvbnRleHQgc2l6ZSBp
cyA5NjAgYnl0ZXMsIHVzaW5nICdjb21wYWN0ZWQnIGZvcm1hdC4KWyAgICAwLjAwMDAwMF0gQklP
Uy1wcm92aWRlZCBwaHlzaWNhbCBSQU0gbWFwOgpbICAgIDAuMDAwMDAwXSBCSU9TLWU4MjA6IFtt
ZW0gMHgwMDAwMDAwMDAwMDAwMTAwLTB4MDAwMDAwMDAwMDA5YzdmZl0gdXNhYmxlClsgICAgMC4w
MDAwMDBdIEJJT1MtZTgyMDogW21lbSAweDAwMDAwMDAwMDAwOWM4MDAtMHgwMDAwMDAwMDAwMDlm
ZmZmXSByZXNlcnZlZApbICAgIDAuMDAwMDAwXSBCSU9TLWU4MjA6IFttZW0gMHgwMDAwMDAwMDAw
MGUwMDAwLTB4MDAwMDAwMDAwMDBmZmZmZl0gcmVzZXJ2ZWQKWyAgICAwLjAwMDAwMF0gQklPUy1l
ODIwOiBbbWVtIDB4MDAwMDAwMDAwMDEwMDAwMC0weDAwMDAwMDAwOTkxNmJmZmZdIHVzYWJsZQpb
ICAgIDAuMDAwMDAwXSBCSU9TLWU4MjA6IFttZW0gMHgwMDAwMDAwMDk5MTZjMDAwLTB4MDAwMDAw
MDA5OTE2Y2ZmZl0gQUNQSSBOVlMKWyAgICAwLjAwMDAwMF0gQklPUy1lODIwOiBbbWVtIDB4MDAw
MDAwMDA5OTE2ZDAwMC0weDAwMDAwMDAwOTkxYjZmZmZdIHJlc2VydmVkClsgICAgMC4wMDAwMDBd
IEJJT1MtZTgyMDogW21lbSAweDAwMDAwMDAwOTkxYjcwMDAtMHgwMDAwMDAwMDk5MjBhZmZmXSB1
c2FibGUKWyAgICAwLjAwMDAwMF0gQklPUy1lODIwOiBbbWVtIDB4MDAwMDAwMDA5OTIwYjAwMC0w
eDAwMDAwMDAwOTlhMGJmZmZdIHJlc2VydmVkClsgICAgMC4wMDAwMDBdIEJJT1MtZTgyMDogW21l
bSAweDAwMDAwMDAwOTlhMGMwMDAtMHgwMDAwMDAwMDlmMTllZmZmXSB1c2FibGUKWyAgICAwLjAw
MDAwMF0gQklPUy1lODIwOiBbbWVtIDB4MDAwMDAwMDA5ZjE5ZjAwMC0weDAwMDAwMDAwOWYzZjZm
ZmZdIHJlc2VydmVkClsgICAgMC4wMDAwMDBdIEJJT1MtZTgyMDogW21lbSAweDAwMDAwMDAwOWYz
ZjcwMDAtMHgwMDAwMDAwMDlmNDQ0ZmZmXSBBQ1BJIGRhdGEKWyAgICAwLjAwMDAwMF0gQklPUy1l
ODIwOiBbbWVtIDB4MDAwMDAwMDA5ZjQ0NTAwMC0weDAwMDAwMDAwOWZhYmVmZmZdIEFDUEkgTlZT
ClsgICAgMC4wMDAwMDBdIEJJT1MtZTgyMDogW21lbSAweDAwMDAwMDAwOWZhYmYwMDAtMHgwMDAw
MDAwMDlmZmZlZmZmXSByZXNlcnZlZApbICAgIDAuMDAwMDAwXSBCSU9TLWU4MjA6IFttZW0gMHgw
MDAwMDAwMDlmZmZmMDAwLTB4MDAwMDAwMDA5ZmZmZmZmZl0gdXNhYmxlClsgICAgMC4wMDAwMDBd
IEJJT1MtZTgyMDogW21lbSAweDAwMDAwMDAwYTAwMDAwMDAtMHgwMDAwMDAwMGEwMGZmZmZmXSBy
ZXNlcnZlZApbICAgIDAuMDAwMDAwXSBCSU9TLWU4MjA6IFttZW0gMHgwMDAwMDAwMGY4MDAwMDAw
LTB4MDAwMDAwMDBmYmZmZmZmZl0gcmVzZXJ2ZWQKWyAgICAwLjAwMDAwMF0gQklPUy1lODIwOiBb
bWVtIDB4MDAwMDAwMDBmZTAwMDAwMC0weDAwMDAwMDAwZmUwMTBmZmZdIHJlc2VydmVkClsgICAg
MC4wMDAwMDBdIEJJT1MtZTgyMDogW21lbSAweDAwMDAwMDAwZmVjMDAwMDAtMHgwMDAwMDAwMGZl
YzAwZmZmXSByZXNlcnZlZApbICAgIDAuMDAwMDAwXSBCSU9TLWU4MjA6IFttZW0gMHgwMDAwMDAw
MGZlZTAwMDAwLTB4MDAwMDAwMDBmZWUwMGZmZl0gcmVzZXJ2ZWQKWyAgICAwLjAwMDAwMF0gQklP
Uy1lODIwOiBbbWVtIDB4MDAwMDAwMDBmZjAwMDAwMC0weDAwMDAwMDAwZmZmZmZmZmZdIHJlc2Vy
dmVkClsgICAgMC4wMDAwMDBdIEJJT1MtZTgyMDogW21lbSAweDAwMDAwMDAxMDAwMDAwMDAtMHgw
MDAwMDAwNDU5ZmZmZmZmXSB1c2FibGUKWyAgICAwLjAwMDAwMF0gcHJpbnRrOiBkZWJ1ZzogaWdu
b3JpbmcgbG9nbGV2ZWwgc2V0dGluZy4KWyAgICAwLjAwMDAwMF0gcHJpbnRrOiBib290Y29uc29s
ZSBbZWFybHlzZXIwXSBlbmFibGVkClsgICAgMC4wMDAwMDBdIE5YIChFeGVjdXRlIERpc2FibGUp
IHByb3RlY3Rpb246IGFjdGl2ZQpbICAgIDAuMDAwMDAwXSBTTUJJT1MgMi44IHByZXNlbnQuClsg
ICAgMC4wMDAwMDBdIERNSTogRGVsbCBJbmMuIE9wdGlQbGV4IDcwNDAvMFk3V1lULCBCSU9TIDEu
Mi44IDAxLzI2LzIwMTYKWyAgICAwLjAwMDAwMF0gdHNjOiBEZXRlY3RlZCAzNDAwLjAwMCBNSHog
cHJvY2Vzc29yClsgICAgMC4wMDEzMjJdIHRzYzogRGV0ZWN0ZWQgMzM5OS45MDYgTUh6IFRTQwpb
ICAgIDAuMDAxMzIyXSBlODIwOiB1cGRhdGUgW21lbSAweDAwMDAwMDAwLTB4MDAwMDBmZmZdIHVz
YWJsZSA9PT4gcmVzZXJ2ZWQKWyAgICAwLjAxMTg2MF0gZTgyMDogcmVtb3ZlIFttZW0gMHgwMDBh
MDAwMC0weDAwMGZmZmZmXSB1c2FibGUKWyAgICAwLjAxNzM4M10gbGFzdF9wZm4gPSAweDQ1YTAw
MCBtYXhfYXJjaF9wZm4gPSAweDQwMDAwMDAwMApbICAgIDAuMDIyODE1XSBNVFJSIGRlZmF1bHQg
dHlwZTogd3JpdGUtYmFjawpbICAgIDAuMDI2Nzc4XSBNVFJSIGZpeGVkIHJhbmdlcyBlbmFibGVk
OgpbICAgIDAuMDMwNDg4XSAgIDAwMDAwLTlGRkZGIHdyaXRlLWJhY2sKWyAgICAwLjAzNDAyMl0g
ICBBMDAwMC1CRkZGRiB1bmNhY2hhYmxlClsgICAgMC4wMzc1NThdICAgQzAwMDAtRkZGRkYgd3Jp
dGUtcHJvdGVjdApbICAgIDAuMDQxMzUyXSBNVFJSIHZhcmlhYmxlIHJhbmdlcyBlbmFibGVkOgpb
ICAgIDAuMDQ1MzIzXSAgIDAgYmFzZSAwMEMwMDAwMDAwIG1hc2sgN0ZDMDAwMDAwMCB1bmNhY2hh
YmxlClsgICAgMC4wNTA3NjNdICAgMSBiYXNlIDAwQjAwMDAwMDAgbWFzayA3RkYwMDAwMDAwIHVu
Y2FjaGFibGUKWyAgICAwLjA1NjIwMl0gICAyIGJhc2UgMDBBODAwMDAwMCBtYXNrIDdGRjgwMDAw
MDAgdW5jYWNoYWJsZQpbICAgIDAuMDYxNjQ2XSAgIDMgYmFzZSAwMEE0MDAwMDAwIG1hc2sgN0ZG
QzAwMDAwMCB1bmNhY2hhYmxlClsgICAgMC4wNjcwODZdICAgNCBiYXNlIDAwQTIwMDAwMDAgbWFz
ayA3RkZFMDAwMDAwIHVuY2FjaGFibGUKWyAgICAwLjA3MjUyN10gICA1IGJhc2UgMDBBMTgwMDAw
MCBtYXNrIDdGRkY4MDAwMDAgdW5jYWNoYWJsZQpbICAgIDAuMDc3OTYxXSAgIDYgZGlzYWJsZWQK
WyAgICAwLjA4MDQ2MV0gICA3IGRpc2FibGVkClsgICAgMC4wODI5NjJdICAgOCBkaXNhYmxlZApb
ICAgIDAuMDg1NDY0XSAgIDkgZGlzYWJsZWQKWyAgICAwLjA4ODIxMV0geDg2L1BBVDogQ29uZmln
dXJhdGlvbiBbMC03XTogV0IgIFdDICBVQy0gVUMgIFdCICBXUCAgVUMtIFdUICAKWyAgICAwLjA5
NTIwNV0gbGFzdF9wZm4gPSAweGEwMDAwIG1heF9hcmNoX3BmbiA9IDB4NDAwMDAwMDAwClsgICAg
MC4xMDA0ODNdIFNjYW4gZm9yIFNNUCBpbiBbbWVtIDB4MDAwMDAwMDAtMHgwMDAwMDNmZl0KWyAg
ICAwLjEwNTY2OV0gU2NhbiBmb3IgU01QIGluIFttZW0gMHgwMDA5ZmMwMC0weDAwMDlmZmZmXQpb
ICAgIDAuMTEwODQzXSBTY2FuIGZvciBTTVAgaW4gW21lbSAweDAwMGYwMDAwLTB4MDAwZmZmZmZd
ClsgICAgMC4xMjEyOTNdIGZvdW5kIFNNUCBNUC10YWJsZSBhdCBbbWVtIDB4MDAwZmNkZDAtMHgw
MDBmY2RkZl0KWyAgICAwLjEyNjgzMV0gICBtcGM6IGZjYmEwLWZjZDU0ClsgICAgMC4xMjk4OTdd
IFVzaW5nIEdCIHBhZ2VzIGZvciBkaXJlY3QgbWFwcGluZwpbICAgIDAuMTM0Njc1XSBSQU1ESVNL
OiBbbWVtIDB4NDNjZDk3MDAwLTB4NDU2ZmZmZmZmXQpbICAgIDAuMTM5MjY0XSBBQ1BJOiBFYXJs
eSB0YWJsZSBjaGVja3N1bSB2ZXJpZmljYXRpb24gZGlzYWJsZWQKWyAgICAwLjE0NDg3MF0gQUNQ
STogUlNEUCAweDAwMDAwMDAwMDAwRjA1QjAgMDAwMDI0ICh2MDIgREVMTCAgKQpbICAgIDAuMTUw
NTU5XSBBQ1BJOiBYU0RUIDB4MDAwMDAwMDA5RjQxNzBBMCAwMDAwQzQgKHYwMSBERUxMICAgQ0JY
MyAgICAgMDEwNzIwMDkgQU1JICAwMDAxMDAxMykKWyAgICAwLjE1OTAxMV0gQUNQSTogRkFDUCAw
eDAwMDAwMDAwOUY0Mzk3NzAgMDAwMTBDICh2MDUgREVMTCAgIENCWDMgICAgIDAxMDcyMDA5IEFN
SSAgMDAwMTAwMTMpClsgICAgMC4xNjc0NjNdIEFDUEk6IERTRFQgMHgwMDAwMDAwMDlGNDE3MUY4
IDAyMjU3NCAodjAyIERFTEwgICBDQlgzICAgICAwMTA3MjAwOSBJTlRMIDIwMTIwOTEzKQpbICAg
IDAuMTc1OTEyXSBBQ1BJOiBGQUNTIDB4MDAwMDAwMDA5RkFCRUY4MCAwMDAwNDAKWyAgICAwLjE4
MDQ4Ml0gQUNQSTogQVBJQyAweDAwMDAwMDAwOUY0Mzk4ODAgMDAwMEJDICh2MDMgREVMTCAgIENC
WDMgICAgIDAxMDcyMDA5IEFNSSAgMDAwMTAwMTMpClsgICAgMC4xODg5MzNdIEFDUEk6IEZQRFQg
MHgwMDAwMDAwMDlGNDM5OTQwIDAwMDA0NCAodjAxIERFTEwgICBDQlgzICAgICAwMTA3MjAwOSBB
TUkgIDAwMDEwMDEzKQpbICAgIDAuMTk3Mzg1XSBBQ1BJOiBGSURUIDB4MDAwMDAwMDA5RjQzOTk4
OCAwMDAwOUMgKHYwMSBERUxMICAgQ0JYMyAgICAgMDEwNzIwMDkgQU1JICAwMDAxMDAxMykKWyAg
ICAwLjIwNTgzNl0gQUNQSTogTUNGRyAweDAwMDAwMDAwOUY0MzlBMjggMDAwMDNDICh2MDEgREVM
TCAgIENCWDMgICAgIDAxMDcyMDA5IE1TRlQgMDAwMDAwOTcpClsgICAgMC4yMTQyODZdIEFDUEk6
IEhQRVQgMHgwMDAwMDAwMDlGNDM5QTY4IDAwMDAzOCAodjAxIERFTEwgICBDQlgzICAgICAwMTA3
MjAwOSBBTUkuIDAwMDUwMDBCKQpbICAgIDAuMjIyNzM4XSBBQ1BJOiBTU0RUIDB4MDAwMDAwMDA5
RjQzOUFBMCAwMDAzNkQgKHYwMSBTYXRhUmUgU2F0YVRhYmwgMDAwMDEwMDAgSU5UTCAyMDEyMDkx
MykKWyAgICAwLjIzMTE4OV0gQUNQSTogU1NEVCAweDAwMDAwMDAwOUY0MzlFMTAgMDA1M0IyICh2
MDIgU2FTc2R0IFNhU3NkdCAgIDAwMDAzMDAwIElOVEwgMjAxMjA5MTMpClsgICAgMC4yMzk2NDBd
IEFDUEk6IFVFRkkgMHgwMDAwMDAwMDlGNDNGMUM4IDAwMDA0MiAodjAxICAgICAgICAgICAgICAg
ICAwMDAwMDAwMCAgICAgIDAwMDAwMDAwKQpbICAgIDAuMjQ4MDkwXSBBQ1BJOiBMUElUIDB4MDAw
MDAwMDA5RjQzRjIxMCAwMDAwOTQgKHYwMSBJTlRFTCAgU0tMICAgICAgMDAwMDAwMDAgTVNGVCAw
MDAwMDA1RikKWyAgICAwLjI1NjU0MV0gQUNQSTogU1NEVCAweDAwMDAwMDAwOUY0M0YyQTggMDAw
MjQ4ICh2MDIgSU5URUwgIHNlbnNyaHViIDAwMDAwMDAwIElOVEwgMjAxMjA5MTMpClsgICAgMC4y
NjQ5OTFdIEFDUEk6IFNTRFQgMHgwMDAwMDAwMDlGNDNGNEYwIDAwMkJBRSAodjAyIElOVEVMICBQ
dGlkRGV2YyAwMDAwMTAwMCBJTlRMIDIwMTIwOTEzKQpbICAgIDAuMjczNDQyXSBBQ1BJOiBTU0RU
IDB4MDAwMDAwMDA5RjQ0MjBBMCAwMDBCRTMgKHYwMiBJTlRFTCAgVGhlcl9SdnAgMDAwMDEwMDAg
SU5UTCAyMDEyMDkxMykKWyAgICAwLjI4MTg5Ml0gQUNQSTogREJHUCAweDAwMDAwMDAwOUY0NDJD
ODggMDAwMDM0ICh2MDEgSU5URUwgICAgICAgICAgIDAwMDAwMDAwIE1TRlQgMDAwMDAwNUYpClsg
ICAgMC4yOTAzNTZdIEFDUEk6IERCRzIgMHgwMDAwMDAwMDlGNDQyQ0MwIDAwMDA1NCAodjAwIElO
VEVMICAgICAgICAgICAwMDAwMDAwMCBNU0ZUIDAwMDAwMDVGKQpbICAgIDAuMjk4ODIwXSBBQ1BJ
OiBTU0RUIDB4MDAwMDAwMDA5RjQ0MkQxOCAwMDA2MTMgKHYwMiBJTlRFTCAgREVMTF9fTVQgMDAw
MDAwMDAgSU5UTCAyMDEyMDkxMykKWyAgICAwLjMwNzI4NV0gQUNQSTogU1NEVCAweDAwMDAwMDAw
OUY0NDMzMzAgMDAwRTczICh2MDIgQ3B1UmVmIENwdVNzZHQgIDAwMDAzMDAwIElOVEwgMjAxMjA5
MTMpClsgICAgMC4zMTU3NDVdIEFDUEk6IFNMSUMgMHgwMDAwMDAwMDlGNDQ0MUE4IDAwMDE3NiAo
djAzIERFTEwgICBDQlgzICAgICAwMTA3MjAwOSBNU0ZUIDAwMDEwMDEzKQpbICAgIDAuMzI0MTk4
XSBBQ1BJOiBETUFSIDB4MDAwMDAwMDA5RjQ0NDMyMCAwMDAwQTggKHYwMSBJTlRFTCAgU0tMICAg
ICAgMDAwMDAwMDEgSU5UTCAwMDAwMDAwMSkKWyAgICAwLjMzMjY0N10gQUNQSTogQVNGISAweDAw
MDAwMDAwOUY0NDQzQzggMDAwMEE1ICh2MzIgSU5URUwgICBIQ0cgICAgIDAwMDAwMDAxIFRGU00g
MDAwRjQyNDApClsgICAgMC4zNDExMDJdIEFDUEk6IExvY2FsIEFQSUMgYWRkcmVzcyAweGZlZTAw
MDAwClsgICAgMC4zNDU1ODddIG1hcHBlZCBBUElDIHRvIGZmZmZmZmZmZmY1ZmMwMDAgKCAgICAg
ICAgZmVlMDAwMDApClsgICAgMC4zNTE0OTNdIE5vIE5VTUEgY29uZmlndXJhdGlvbiBmb3VuZApb
ICAgIDAuMzU1MTU4XSBGYWtpbmcgYSBub2RlIGF0IFttZW0gMHgwMDAwMDAwMDAwMDAwMDAwLTB4
MDAwMDAwMDQ1OWZmZmZmZl0KWyAgICAwLjM2MTgwNl0gTk9ERV9EQVRBKDApIGFsbG9jYXRlZCBb
bWVtIDB4NDU5ZmQ1MDAwLTB4NDU5ZmZmZmZmXQpbICAgIDAuMzY3OTU3XSBjbWE6IFJlc2VydmVk
IDIwMCBNaUIgYXQgMHgwMDAwMDAwNDMwNDAwMDAwClsgICAgMC4zNzI5OTVdIFpvbmUgcmFuZ2Vz
OgpbICAgIDAuMzc1NDc4XSAgIERNQSAgICAgIFttZW0gMHgwMDAwMDAwMDAwMDAxMDAwLTB4MDAw
MDAwMDAwMGZmZmZmZl0KWyAgICAwLjM4MTYwMV0gICBETUEzMiAgICBbbWVtIDB4MDAwMDAwMDAw
MTAwMDAwMC0weDAwMDAwMDAwZmZmZmZmZmZdClsgICAgMC4zODc3MjNdICAgTm9ybWFsICAgW21l
bSAweDAwMDAwMDAxMDAwMDAwMDAtMHgwMDAwMDAwNDU5ZmZmZmZmXQpbICAgIDAuMzkzODQ4XSAg
IERldmljZSAgIGVtcHR5ClsgICAgMC4zOTY2OTVdIE1vdmFibGUgem9uZSBzdGFydCBmb3IgZWFj
aCBub2RlClsgICAgMC40MDA5MjJdIEVhcmx5IG1lbW9yeSBub2RlIHJhbmdlcwpbICAgIDAuNDA0
NDU4XSAgIG5vZGUgICAwOiBbbWVtIDB4MDAwMDAwMDAwMDAwMTAwMC0weDAwMDAwMDAwMDAwOWJm
ZmZdClsgICAgMC40MTA2NjddICAgbm9kZSAgIDA6IFttZW0gMHgwMDAwMDAwMDAwMTAwMDAwLTB4
MDAwMDAwMDA5OTE2YmZmZl0KWyAgICAwLjQxNjg3OF0gICBub2RlICAgMDogW21lbSAweDAwMDAw
MDAwOTkxYjcwMDAtMHgwMDAwMDAwMDk5MjBhZmZmXQpbICAgIDAuNDIzMDg4XSAgIG5vZGUgICAw
OiBbbWVtIDB4MDAwMDAwMDA5OWEwYzAwMC0weDAwMDAwMDAwOWYxOWVmZmZdClsgICAgMC40Mjky
OTddICAgbm9kZSAgIDA6IFttZW0gMHgwMDAwMDAwMDlmZmZmMDAwLTB4MDAwMDAwMDA5ZmZmZmZm
Zl0KWyAgICAwLjQzNTUwN10gICBub2RlICAgMDogW21lbSAweDAwMDAwMDAxMDAwMDAwMDAtMHgw
MDAwMDAwNDU5ZmZmZmZmXQpbICAgIDAuNDQxOTUwXSBaZXJvZWQgc3RydWN0IHBhZ2UgaW4gdW5h
dmFpbGFibGUgcmFuZ2VzOiAzMDQ4MSBwYWdlcwpbICAgIDAuNDQxOTUxXSBJbml0bWVtIHNldHVw
IG5vZGUgMCBbbWVtIDB4MDAwMDAwMDAwMDAwMTAwMC0weDAwMDAwMDA0NTlmZmZmZmZdClsgICAg
MC40NTQ4MjJdIE9uIG5vZGUgMCB0b3RhbHBhZ2VzOiA0MTYzODIzClsgICAgMC40NTg3ODhdICAg
RE1BIHpvbmU6IDY0IHBhZ2VzIHVzZWQgZm9yIG1lbW1hcApbICAgIDAuNDYzMzU5XSAgIERNQSB6
b25lOiAyMSBwYWdlcyByZXNlcnZlZApbICAgIDAuNDY3MzI1XSAgIERNQSB6b25lOiAzOTk1IHBh
Z2VzLCBMSUZPIGJhdGNoOjAKWyAgICAwLjQ3MTk0Nl0gICBETUEzMiB6b25lOiAxMDA4NiBwYWdl
cyB1c2VkIGZvciBtZW1tYXAKWyAgICAwLjQ3NjkwMF0gICBETUEzMiB6b25lOiA2NDU0NjAgcGFn
ZXMsIExJRk8gYmF0Y2g6NjMKWyAgICAwLjQ4OTcwOV0gICBOb3JtYWwgem9uZTogNTQ5MTIgcGFn
ZXMgdXNlZCBmb3IgbWVtbWFwClsgICAgMC40OTQ2NDRdICAgTm9ybWFsIHpvbmU6IDM1MTQzNjgg
cGFnZXMsIExJRk8gYmF0Y2g6NjMKWyAgICAwLjUwMDIzN10gUmVzZXJ2aW5nIEludGVsIGdyYXBo
aWNzIG1lbW9yeSBhdCBbbWVtIDB4YTIwMDAwMDAtMHhhM2ZmZmZmZl0KWyAgICAwLjUwNzA3NF0g
QUNQSTogUE0tVGltZXIgSU8gUG9ydDogMHgxODA4ClsgICAgMC41MTA5NzNdIEFDUEk6IExvY2Fs
IEFQSUMgYWRkcmVzcyAweGZlZTAwMDAwClsgICAgMC41MTU0NjFdIEFDUEk6IExBUElDX05NSSAo
YWNwaV9pZFsweDAxXSBoaWdoIGVkZ2UgbGludFsweDFdKQpbICAgIDAuNTIxMzIyXSBBQ1BJOiBM
QVBJQ19OTUkgKGFjcGlfaWRbMHgwMl0gaGlnaCBlZGdlIGxpbnRbMHgxXSkKWyAgICAwLjUyNzE5
N10gQUNQSTogTEFQSUNfTk1JIChhY3BpX2lkWzB4MDNdIGhpZ2ggZWRnZSBsaW50WzB4MV0pClsg
ICAgMC41MzMwNzFdIEFDUEk6IExBUElDX05NSSAoYWNwaV9pZFsweDA0XSBoaWdoIGVkZ2UgbGlu
dFsweDFdKQpbICAgIDAuNTM4OTQ5XSBBQ1BJOiBMQVBJQ19OTUkgKGFjcGlfaWRbMHgwNV0gaGln
aCBlZGdlIGxpbnRbMHgxXSkKWyAgICAwLjU0NDgyMl0gQUNQSTogTEFQSUNfTk1JIChhY3BpX2lk
WzB4MDZdIGhpZ2ggZWRnZSBsaW50WzB4MV0pClsgICAgMC41NTA2OTldIEFDUEk6IExBUElDX05N
SSAoYWNwaV9pZFsweDA3XSBoaWdoIGVkZ2UgbGludFsweDFdKQpbICAgIDAuNTU2NTYzXSBBQ1BJ
OiBMQVBJQ19OTUkgKGFjcGlfaWRbMHgwOF0gaGlnaCBlZGdlIGxpbnRbMHgxXSkKWyAgICAwLjU2
MjQ1NV0gSU9BUElDWzBdOiBhcGljX2lkIDIsIHZlcnNpb24gMzIsIGFkZHJlc3MgMHhmZWMwMDAw
MCwgR1NJIDAtMTE5ClsgICAgMC41NjkzMjldIEFDUEk6IElOVF9TUkNfT1ZSIChidXMgMCBidXNf
aXJxIDAgZ2xvYmFsX2lycSAyIGRmbCBkZmwpClsgICAgMC41NzU2MjddIEludDogdHlwZSAwLCBw
b2wgMCwgdHJpZyAwLCBidXMgMDAsIElSUSAwMCwgQVBJQyBJRCAyLCBBUElDIElOVCAwMgpbICAg
IDAuNTgyNzg1XSBBQ1BJOiBJTlRfU1JDX09WUiAoYnVzIDAgYnVzX2lycSA5IGdsb2JhbF9pcnEg
OSBoaWdoIGxldmVsKQpbICAgIDAuNTg5MzM4XSBJbnQ6IHR5cGUgMCwgcG9sIDEsIHRyaWcgMywg
YnVzIDAwLCBJUlEgMDksIEFQSUMgSUQgMiwgQVBJQyBJTlQgMDkKWyAgICAwLjU5NjUwMF0gQUNQ
STogSVJRMCB1c2VkIGJ5IG92ZXJyaWRlLgpbICAgIDAuNjAwMzc5XSBJbnQ6IHR5cGUgMCwgcG9s
IDAsIHRyaWcgMCwgYnVzIDAwLCBJUlEgMDEsIEFQSUMgSUQgMiwgQVBJQyBJTlQgMDEKWyAgICAw
LjYwNzUzN10gSW50OiB0eXBlIDAsIHBvbCAwLCB0cmlnIDAsIGJ1cyAwMCwgSVJRIDAzLCBBUElD
IElEIDIsIEFQSUMgSU5UIDAzClsgICAgMC42MTQ2OTVdIEludDogdHlwZSAwLCBwb2wgMCwgdHJp
ZyAwLCBidXMgMDAsIElSUSAwNCwgQVBJQyBJRCAyLCBBUElDIElOVCAwNApbICAgIDAuNjIxODUz
XSBJbnQ6IHR5cGUgMCwgcG9sIDAsIHRyaWcgMCwgYnVzIDAwLCBJUlEgMDUsIEFQSUMgSUQgMiwg
QVBJQyBJTlQgMDUKWyAgICAwLjYyOTAxMl0gSW50OiB0eXBlIDAsIHBvbCAwLCB0cmlnIDAsIGJ1
cyAwMCwgSVJRIDA2LCBBUElDIElEIDIsIEFQSUMgSU5UIDA2ClsgICAgMC42MzYxNzBdIEludDog
dHlwZSAwLCBwb2wgMCwgdHJpZyAwLCBidXMgMDAsIElSUSAwNywgQVBJQyBJRCAyLCBBUElDIElO
VCAwNwpbICAgIDAuNjQzMzI5XSBJbnQ6IHR5cGUgMCwgcG9sIDAsIHRyaWcgMCwgYnVzIDAwLCBJ
UlEgMDgsIEFQSUMgSUQgMiwgQVBJQyBJTlQgMDgKWyAgICAwLjY1MDQ4N10gQUNQSTogSVJROSB1
c2VkIGJ5IG92ZXJyaWRlLgpbICAgIDAuNjU0MzY4XSBJbnQ6IHR5cGUgMCwgcG9sIDAsIHRyaWcg
MCwgYnVzIDAwLCBJUlEgMGEsIEFQSUMgSUQgMiwgQVBJQyBJTlQgMGEKWyAgICAwLjY2MTUyOV0g
SW50OiB0eXBlIDAsIHBvbCAwLCB0cmlnIDAsIGJ1cyAwMCwgSVJRIDBiLCBBUElDIElEIDIsIEFQ
SUMgSU5UIDBiClsgICAgMC42Njg2ODddIEludDogdHlwZSAwLCBwb2wgMCwgdHJpZyAwLCBidXMg
MDAsIElSUSAwYywgQVBJQyBJRCAyLCBBUElDIElOVCAwYwpbICAgIDAuNjc1ODQ2XSBJbnQ6IHR5
cGUgMCwgcG9sIDAsIHRyaWcgMCwgYnVzIDAwLCBJUlEgMGQsIEFQSUMgSUQgMiwgQVBJQyBJTlQg
MGQKWyAgICAwLjY4MzAwNF0gSW50OiB0eXBlIDAsIHBvbCAwLCB0cmlnIDAsIGJ1cyAwMCwgSVJR
IDBlLCBBUElDIElEIDIsIEFQSUMgSU5UIDBlClsgICAgMC42OTAxNjJdIEludDogdHlwZSAwLCBw
b2wgMCwgdHJpZyAwLCBidXMgMDAsIElSUSAwZiwgQVBJQyBJRCAyLCBBUElDIElOVCAwZgpbICAg
IDAuNjk3MzIxXSBVc2luZyBBQ1BJIChNQURUKSBmb3IgU01QIGNvbmZpZ3VyYXRpb24gaW5mb3Jt
YXRpb24KWyAgICAwLjcwMzE4N10gQUNQSTogSFBFVCBpZDogMHg4MDg2YTcwMSBiYXNlOiAweGZl
ZDAwMDAwClsgICAgMC43MDgyNzldIHNtcGJvb3Q6IEFsbG93aW5nIDggQ1BVcywgMCBob3RwbHVn
IENQVXMKWyAgICAwLjcxMzE5NV0gbWFwcGVkIElPQVBJQyB0byBmZmZmZmZmZmZmNWZiMDAwIChm
ZWMwMDAwMCkKWyAgICAwLjcxODQ2Nl0gUE06IGhpYmVybmF0aW9uOiBSZWdpc3RlcmVkIG5vc2F2
ZSBtZW1vcnk6IFttZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZmXQpbICAgIDAuNzI1OTYyXSBQTTog
aGliZXJuYXRpb246IFJlZ2lzdGVyZWQgbm9zYXZlIG1lbW9yeTogW21lbSAweDAwMDljMDAwLTB4
MDAwOWNmZmZdClsgICAgMC43MzM0NjZdIFBNOiBoaWJlcm5hdGlvbjogUmVnaXN0ZXJlZCBub3Nh
dmUgbWVtb3J5OiBbbWVtIDB4MDAwOWQwMDAtMHgwMDA5ZmZmZl0KWyAgICAwLjc0MDk3MV0gUE06
IGhpYmVybmF0aW9uOiBSZWdpc3RlcmVkIG5vc2F2ZSBtZW1vcnk6IFttZW0gMHgwMDBhMDAwMC0w
eDAwMGRmZmZmXQpbICAgIDAuNzQ4NDc1XSBQTTogaGliZXJuYXRpb246IFJlZ2lzdGVyZWQgbm9z
YXZlIG1lbW9yeTogW21lbSAweDAwMGUwMDAwLTB4MDAwZmZmZmZdClsgICAgMC43NTU5ODFdIFBN
OiBoaWJlcm5hdGlvbjogUmVnaXN0ZXJlZCBub3NhdmUgbWVtb3J5OiBbbWVtIDB4OTkxNmMwMDAt
MHg5OTE2Y2ZmZl0KWyAgICAwLjc2MzQ5Ml0gUE06IGhpYmVybmF0aW9uOiBSZWdpc3RlcmVkIG5v
c2F2ZSBtZW1vcnk6IFttZW0gMHg5OTE2ZDAwMC0weDk5MWI2ZmZmXQpbICAgIDAuNzcxMDEwXSBQ
TTogaGliZXJuYXRpb246IFJlZ2lzdGVyZWQgbm9zYXZlIG1lbW9yeTogW21lbSAweDk5MjBiMDAw
LTB4OTlhMGJmZmZdClsgICAgMC43Nzg1MzBdIFBNOiBoaWJlcm5hdGlvbjogUmVnaXN0ZXJlZCBu
b3NhdmUgbWVtb3J5OiBbbWVtIDB4OWYxOWYwMDAtMHg5ZjNmNmZmZl0KWyAgICAwLjc4NjA0OF0g
UE06IGhpYmVybmF0aW9uOiBSZWdpc3RlcmVkIG5vc2F2ZSBtZW1vcnk6IFttZW0gMHg5ZjNmNzAw
MC0weDlmNDQ0ZmZmXQpbICAgIDAuNzkzNTYwXSBQTTogaGliZXJuYXRpb246IFJlZ2lzdGVyZWQg
bm9zYXZlIG1lbW9yeTogW21lbSAweDlmNDQ1MDAwLTB4OWZhYmVmZmZdClsgICAgMC44MDEwNjZd
IFBNOiBoaWJlcm5hdGlvbjogUmVnaXN0ZXJlZCBub3NhdmUgbWVtb3J5OiBbbWVtIDB4OWZhYmYw
MDAtMHg5ZmZmZWZmZl0KWyAgICAwLjgwODU3Ml0gUE06IGhpYmVybmF0aW9uOiBSZWdpc3RlcmVk
IG5vc2F2ZSBtZW1vcnk6IFttZW0gMHhhMDAwMDAwMC0weGEwMGZmZmZmXQpbICAgIDAuODE2MDc4
XSBQTTogaGliZXJuYXRpb246IFJlZ2lzdGVyZWQgbm9zYXZlIG1lbW9yeTogW21lbSAweGEwMTAw
MDAwLTB4YTFmZmZmZmZdClsgICAgMC44MjM1ODJdIFBNOiBoaWJlcm5hdGlvbjogUmVnaXN0ZXJl
ZCBub3NhdmUgbWVtb3J5OiBbbWVtIDB4YTIwMDAwMDAtMHhhM2ZmZmZmZl0KWyAgICAwLjgzMTA4
OV0gUE06IGhpYmVybmF0aW9uOiBSZWdpc3RlcmVkIG5vc2F2ZSBtZW1vcnk6IFttZW0gMHhhNDAw
MDAwMC0weGY3ZmZmZmZmXQpbICAgIDAuODM4NTkzXSBQTTogaGliZXJuYXRpb246IFJlZ2lzdGVy
ZWQgbm9zYXZlIG1lbW9yeTogW21lbSAweGY4MDAwMDAwLTB4ZmJmZmZmZmZdClsgICAgMC44NDYx
MDBdIFBNOiBoaWJlcm5hdGlvbjogUmVnaXN0ZXJlZCBub3NhdmUgbWVtb3J5OiBbbWVtIDB4ZmMw
MDAwMDAtMHhmZGZmZmZmZl0KWyAgICAwLjg1MzYwM10gUE06IGhpYmVybmF0aW9uOiBSZWdpc3Rl
cmVkIG5vc2F2ZSBtZW1vcnk6IFttZW0gMHhmZTAwMDAwMC0weGZlMDEwZmZmXQpbICAgIDAuODYx
MTA5XSBQTTogaGliZXJuYXRpb246IFJlZ2lzdGVyZWQgbm9zYXZlIG1lbW9yeTogW21lbSAweGZl
MDExMDAwLTB4ZmViZmZmZmZdClsgICAgMC44Njg2MTRdIFBNOiBoaWJlcm5hdGlvbjogUmVnaXN0
ZXJlZCBub3NhdmUgbWVtb3J5OiBbbWVtIDB4ZmVjMDAwMDAtMHhmZWMwMGZmZl0KWyAgICAwLjg3
NjEyMV0gUE06IGhpYmVybmF0aW9uOiBSZWdpc3RlcmVkIG5vc2F2ZSBtZW1vcnk6IFttZW0gMHhm
ZWMwMTAwMC0weGZlZGZmZmZmXQpbICAgIDAuODgzNjI2XSBQTTogaGliZXJuYXRpb246IFJlZ2lz
dGVyZWQgbm9zYXZlIG1lbW9yeTogW21lbSAweGZlZTAwMDAwLTB4ZmVlMDBmZmZdClsgICAgMC44
OTExMzFdIFBNOiBoaWJlcm5hdGlvbjogUmVnaXN0ZXJlZCBub3NhdmUgbWVtb3J5OiBbbWVtIDB4
ZmVlMDEwMDAtMHhmZWZmZmZmZl0KWyAgICAwLjg5ODYzNl0gUE06IGhpYmVybmF0aW9uOiBSZWdp
c3RlcmVkIG5vc2F2ZSBtZW1vcnk6IFttZW0gMHhmZjAwMDAwMC0weGZmZmZmZmZmXQpbICAgIDAu
OTA2MTQyXSBbbWVtIDB4YTQwMDAwMDAtMHhmN2ZmZmZmZl0gYXZhaWxhYmxlIGZvciBQQ0kgZGV2
aWNlcwpbICAgIDAuOTEyMTc5XSBCb290aW5nIHBhcmF2aXJ0dWFsaXplZCBrZXJuZWwgb24gYmFy
ZSBoYXJkd2FyZQpbICAgIDAuOTE3NzAyXSBjbG9ja3NvdXJjZTogcmVmaW5lZC1qaWZmaWVzOiBt
YXNrOiAweGZmZmZmZmZmIG1heF9jeWNsZXM6IDB4ZmZmZmZmZmYsIG1heF9pZGxlX25zOiAxOTEw
OTY5OTQwMzkxNDE5IG5zClsgICAgMC45MzE2NjRdIHNldHVwX3BlcmNwdTogTlJfQ1BVUzo4MTky
IG5yX2NwdW1hc2tfYml0czo4IG5yX2NwdV9pZHM6OCBucl9ub2RlX2lkczoxClsgICAgMC45Mzky
MTBdIHBlcmNwdTogRW1iZWRkZWQgNTYgcGFnZXMvY3B1IHMxOTI1MTIgcjgxOTIgZDI4NjcyIHUy
NjIxNDQKWyAgICAwLjk0NTU3MF0gcGNwdS1hbGxvYzogczE5MjUxMiByODE5MiBkMjg2NzIgdTI2
MjE0NCBhbGxvYz0xKjIwOTcxNTIKWyAgICAwLjk1MTg2M10gcGNwdS1hbGxvYzogWzBdIDAgMSAy
IDMgNCA1IDYgNyAKWyAgICAwLjk1NjEwMl0gQnVpbHQgMSB6b25lbGlzdHMsIG1vYmlsaXR5IGdy
b3VwaW5nIG9uLiAgVG90YWwgcGFnZXM6IDQwOTg3NDAKWyAgICAwLjk2MjkwM10gUG9saWN5IHpv
bmU6IE5vcm1hbApbICAgIDAuOTY2MDA5XSBLZXJuZWwgY29tbWFuZCBsaW5lOiAgaXA9Ojo6Omxr
cC1za2wtZDAxOjpkaGNwIHJvb3Q9L2Rldi9yYW0wIHVzZXI9bGtwIGpvYj0vbGtwL2pvYnMvc2No
ZWR1bGVkL2xrcC1za2wtZDAxL2tlcm5lbC1zZWxmdGVzdHMta3NlbGZ0ZXN0cy14ODYtdWNvZGU9
MHhkYy1kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnei1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIz
ZGUyYTJkMDY0ZDk1NzQ5LTIwMjAwNjIxLTEwNTQ3LTF5NDMwZjAtMi55YW1sIEFSQ0g9eDg2XzY0
IGtjb25maWc9eDg2XzY0LXJoZWwtNy42IGJyYW5jaD1saW51eC1kZXZlbC9kZXZlbC1ob3VybHkt
MjAyMDA2MTYwOCBjb21taXQ9ZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0
OSBCT09UX0lNQUdFPS9wa2cvbGludXgveDg2XzY0LXJoZWwtNy42L2djYy05L2Q4M2Y5NTliNWU3
YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdm1saW51ei01LjcuMC0wMTc4Ny1nZDgzZjk1
OWI1ZTdhNiBlcnN0X2Rpc2FibGUgbWF4X3VwdGltZT0zNjAwIFJFU1VMVF9ST09UPS9yZXN1bHQv
a2VybmVsLXNlbGZ0ZXN0cy9rc2VsZnRlc3RzLXg4Ni11Y29kZT0weGRjL2xrcC1za2wtZDAxL2Rl
Ymlhbi14ODZfNjQtMjAxOTExMTQuY2d6L3g4Nl82NC1yaGVsLTcuNi9nY2MtOS9kODNmOTU5YjVl
N2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5LzMgTEtQX1NFUlZFUj1pbm4gbm9rYXNsciBz
ZWxpbnV4PTAgZGVidWcgYXBpYz1kZWJ1ZyBzeXNycV9hbHdheXNfZW5hYmxlZCByY3VwZGF0ZS5y
Y3VfY3B1X3N0YWxsX3RpbWVvdXQ9MTAwIG5ldC5pZm5hbWVzPTAgcHJpbnRrLmRldmttc2c9b24g
cGFuaWM9LTEgc29mdGxvY2t1cF9wYW5pYz0xIG5taV93YXRjaGRvZz1wYW5pYyBvb3BzPXBhbmlj
IGxvYWRfcmFtZGlzaz0yIHByb21wdF9yYW1kaXNrPTAgZHJiZC5taW5vcl9jb3VudD04IHN5c3Rl
bWQubG9nX2xldmVsPWVyciBpZ25vcmVfbG9nbGV2ZWwgY29uc29sZT10dHkwIApbICAgIDAuOTY2
MjIzXSBzeXNycTogc3lzcnEgYWx3YXlzIGVuYWJsZWQuClsgICAgMS4wNTc0ODddIERlbnRyeSBj
YWNoZSBoYXNoIHRhYmxlIGVudHJpZXM6IDIwOTcxNTIgKG9yZGVyOiAxMiwgMTY3NzcyMTYgYnl0
ZXMsIGxpbmVhcikKWyAgICAxLjA2NTYxNV0gSW5vZGUtY2FjaGUgaGFzaCB0YWJsZSBlbnRyaWVz
OiAxMDQ4NTc2IChvcmRlcjogMTEsIDgzODg2MDggYnl0ZXMsIGxpbmVhcikKWyAgICAxLjA3MzM2
Ml0gbWVtIGF1dG8taW5pdDogc3RhY2s6b2ZmLCBoZWFwIGFsbG9jOm9mZiwgaGVhcCBmcmVlOm9m
ZgpbICAgIDEuMDk0NzM5XSBNZW1vcnk6IDI2NjMyNzJLLzE2NjU1MjkySyBhdmFpbGFibGUgKDE0
MzM5SyBrZXJuZWwgY29kZSwgMjQ3OEsgcndkYXRhLCA0ODQwSyByb2RhdGEsIDI1ODBLIGluaXQs
IDQ5MjBLIGJzcywgODIwMTE2SyByZXNlcnZlZCwgMjA0ODAwSyBjbWEtcmVzZXJ2ZWQpClsgICAg
MS4xMDg4NTVdIFNMVUI6IEhXYWxpZ249NjQsIE9yZGVyPTAtMywgTWluT2JqZWN0cz0wLCBDUFVz
PTgsIE5vZGVzPTEKWyAgICAxLjExNTI5M10gS2VybmVsL1VzZXIgcGFnZSB0YWJsZXMgaXNvbGF0
aW9uOiBlbmFibGVkClsgICAgMS4xMjAzODVdIGZ0cmFjZTogYWxsb2NhdGluZyA0NDUxNCBlbnRy
aWVzIGluIDE3NCBwYWdlcwpbICAgIDEuMTM3MzMyXSBmdHJhY2U6IGFsbG9jYXRlZCAxNzQgcGFn
ZXMgd2l0aCA1IGdyb3VwcwpbICAgIDEuMTQyMjYzXSByY3U6IEhpZXJhcmNoaWNhbCBSQ1UgaW1w
bGVtZW50YXRpb24uClsgICAgMS4xNDY4MzZdIHJjdTogCVJDVSByZXN0cmljdGluZyBDUFVzIGZy
b20gTlJfQ1BVUz04MTkyIHRvIG5yX2NwdV9pZHM9OC4KWyAgICAxLjE1MzU2Nl0gCVJDVSBDUFUg
c3RhbGwgd2FybmluZ3MgdGltZW91dCBzZXQgdG8gMTAwIChyY3VfY3B1X3N0YWxsX3RpbWVvdXQp
LgpbICAgIDEuMTYwODEwXSAJVHJhbXBvbGluZSB2YXJpYW50IG9mIFRhc2tzIFJDVSBlbmFibGVk
LgpbICAgIDEuMTY1ODExXSAJUnVkZSB2YXJpYW50IG9mIFRhc2tzIFJDVSBlbmFibGVkLgpbICAg
IDEuMTcwMjk3XSAJVHJhY2luZyB2YXJpYW50IG9mIFRhc2tzIFJDVSBlbmFibGVkLgpbICAgIDEu
MTc1MDQwXSByY3U6IFJDVSBjYWxjdWxhdGVkIHZhbHVlIG9mIHNjaGVkdWxlci1lbmxpc3RtZW50
IGRlbGF5IGlzIDEwMCBqaWZmaWVzLgpbICAgIDEuMTgyNjMyXSByY3U6IEFkanVzdGluZyBnZW9t
ZXRyeSBmb3IgcmN1X2Zhbm91dF9sZWFmPTE2LCBucl9jcHVfaWRzPTgKWyAgICAxLjE5MTM5M10g
TlJfSVJRUzogNTI0NTQ0LCBucl9pcnFzOiAyMDQ4LCBwcmVhbGxvY2F0ZWQgaXJxczogMTYKWyAg
ICAxLjE5NzY2OF0gcmFuZG9tOiBnZXRfcmFuZG9tX2J5dGVzIGNhbGxlZCBmcm9tIHN0YXJ0X2tl
cm5lbCsweDQ2YS8weDY0OCB3aXRoIGNybmdfaW5pdD0wClsgICAgMS4xOTk1ODFdIENvbnNvbGU6
IGNvbG91ciBWR0ErIDgweDI1ClsgICAgMS4yNDQxOTVdIHByaW50azogY29uc29sZSBbdHR5MF0g
ZW5hYmxlZApbICAgIDEuMjQ4MjQ1XSBwcmludGs6IGNvbnNvbGUgW3R0eVMwXSBlbmFibGVkClsg
ICAgMS4yNDgyNDVdIHByaW50azogY29uc29sZSBbdHR5UzBdIGVuYWJsZWQKWyAgICAxLjI1NjUz
M10gcHJpbnRrOiBib290Y29uc29sZSBbZWFybHlzZXIwXSBkaXNhYmxlZApbICAgIDEuMjU2NTMz
XSBwcmludGs6IGJvb3Rjb25zb2xlIFtlYXJseXNlcjBdIGRpc2FibGVkClsgICAgMS4yNjYzOTdd
IEFDUEk6IENvcmUgcmV2aXNpb24gMjAyMDA1MjgKWyAgICAxLjI3MDYzMl0gY2xvY2tzb3VyY2U6
IGhwZXQ6IG1hc2s6IDB4ZmZmZmZmZmYgbWF4X2N5Y2xlczogMHhmZmZmZmZmZiwgbWF4X2lkbGVf
bnM6IDc5NjM1ODU1MjQ1IG5zClsgICAgMS4yNzk4NTFdIEFQSUM6IFN3aXRjaCB0byBzeW1tZXRy
aWMgSS9PIG1vZGUgc2V0dXAKWyAgICAxLjI4NDkzNl0gRE1BUjogSG9zdCBhZGRyZXNzIHdpZHRo
IDM5ClsgICAgMS4yODg4OThdIERNQVI6IERSSEQgYmFzZTogMHgwMDAwMDBmZWQ5MDAwMCBmbGFn
czogMHgwClsgICAgMS4yOTQzMzFdIERNQVI6IGRtYXIwOiByZWdfYmFzZV9hZGRyIGZlZDkwMDAw
IHZlciAxOjAgY2FwIDFjMDAwMGM0MDY2MDQ2MiBlY2FwIDdlM2ZmMDUwNWUKWyAgICAxLjMwMjgx
OV0gRE1BUjogRFJIRCBiYXNlOiAweDAwMDAwMGZlZDkxMDAwIGZsYWdzOiAweDEKWyAgICAxLjMw
ODI1MF0gRE1BUjogZG1hcjE6IHJlZ19iYXNlX2FkZHIgZmVkOTEwMDAgdmVyIDE6MCBjYXAgZDIw
MDhjNDA2NjA0NjIgZWNhcCBmMDUwZGEKWyAgICAxLjMxNjMwNl0gRE1BUjogUk1SUiBiYXNlOiAw
eDAwMDAwMDlmMjcxMDAwIGVuZDogMHgwMDAwMDA5ZjI5MGZmZgpbICAgIDEuMzIyNjg4XSBETUFS
OiBSTVJSIGJhc2U6IDB4MDAwMDAwYTE4MDAwMDAgZW5kOiAweDAwMDAwMGEzZmZmZmZmClsgICAg
MS4zMjkwNzFdIERNQVI6IFtGaXJtd2FyZSBCdWddOiBObyBmaXJtd2FyZSByZXNlcnZlZCByZWdp
b24gY2FuIGNvdmVyIHRoaXMgUk1SUiBbMHgwMDAwMDAwMGExODAwMDAwLTB4MDAwMDAwMDBhM2Zm
ZmZmZl0sIGNvbnRhY3QgQklPUyB2ZW5kb3IgZm9yIGZpeGVzClsgICAgMS4zNDI4MzBdIERNQVI6
IFtGaXJtd2FyZSBCdWddOiBZb3VyIEJJT1MgaXMgYnJva2VuOyBiYWQgUk1SUiBbMHgwMDAwMDAw
MGExODAwMDAwLTB4MDAwMDAwMDBhM2ZmZmZmZl0KWyAgICAxLjM0MjgzMF0gQklPUyB2ZW5kb3I6
IERlbGwgSW5jLjsgVmVyOiAxLjIuODsgUHJvZHVjdCBWZXJzaW9uOiAKWyAgICAxLjM1ODQ0MV0g
RE1BUi1JUjogSU9BUElDIGlkIDIgdW5kZXIgRFJIRCBiYXNlICAweGZlZDkxMDAwIElPTU1VIDEK
WyAgICAxLjM2NDkwOV0gRE1BUi1JUjogSFBFVCBpZCAwIHVuZGVyIERSSEQgYmFzZSAweGZlZDkx
MDAwClsgICAgMS4zNzA0MjddIERNQVItSVI6IHgyYXBpYyBpcyBkaXNhYmxlZCBiZWNhdXNlIEJJ
T1Mgc2V0cyB4MmFwaWMgb3B0IG91dCBiaXQuClsgICAgMS4zNzA0MjddIERNQVItSVI6IFVzZSAn
aW50cmVtYXA9bm9feDJhcGljX29wdG91dCcgdG8gb3ZlcnJpZGUgdGhlIEJJT1Mgc2V0dGluZy4K
WyAgICAxLjM4NTUxOV0gRE1BUi1JUjogSVJRIHJlbWFwcGluZyB3YXMgZW5hYmxlZCBvbiBkbWFy
MCBidXQgd2UgYXJlIG5vdCBpbiBrZHVtcCBtb2RlClsgICAgMS4zOTM1MzhdIERNQVItSVI6IElS
USByZW1hcHBpbmcgd2FzIGVuYWJsZWQgb24gZG1hcjEgYnV0IHdlIGFyZSBub3QgaW4ga2R1bXAg
bW9kZQpbICAgIDEuNDAyNjUyXSBETUFSLUlSOiBFbmFibGVkIElSUSByZW1hcHBpbmcgaW4geGFw
aWMgbW9kZQpbICAgIDEuNDA4MDU4XSB4MmFwaWM6IElSUSByZW1hcHBpbmcgZG9lc24ndCBzdXBw
b3J0IFgyQVBJQyBtb2RlClsgICAgMS40MTM5MzJdIG1hc2tlZCBFeHRJTlQgb24gQ1BVIzAKWyAg
ICAxLjQyMTIxMF0gRU5BQkxJTkcgSU8tQVBJQyBJUlFzClsgICAgMS40MjQ2MjldIGluaXQgSU9f
QVBJQyBJUlFzClsgICAgMS40Mjc3MDFdICBhcGljIDIgcGluIDAgbm90IGNvbm5lY3RlZApbICAg
IDEuNDMxNjM5XSBJT0FQSUNbMl06IFNldCBJUlRFIGVudHJ5IChQOjEgRlBEOjAgRHN0X01vZGU6
MSBSZWRpcl9oaW50OjEgVHJpZ19Nb2RlOjAgRGx2cnlfTW9kZTowIEF2YWlsOjAgVmVjdG9yOkVG
IERlc3Q6MDAwMDAxMDAgU0lEOkYwRjggU1E6MCBTVlQ6MSkKWyAgICAxLjQ0NTIwNl0gSU9BUElD
WzBdOiBTZXQgcm91dGluZyBlbnRyeSAoMi0xIC0+IDB4ZWYgLT4gSVJRIDEgTW9kZTowIEFjdGl2
ZTowIERlc3Q6MSkKWyAgICAxLjQ1MzI0MF0gSU9BUElDWzJdOiBTZXQgSVJURSBlbnRyeSAoUDox
IEZQRDowIERzdF9Nb2RlOjEgUmVkaXJfaGludDoxIFRyaWdfTW9kZTowIERsdnJ5X01vZGU6MCBB
dmFpbDowIFZlY3RvcjozMCBEZXN0OjAwMDAwMTAwIFNJRDpGMEY4IFNROjAgU1ZUOjEpClsgICAg
MS40NjY4MDZdIElPQVBJQ1swXTogU2V0IHJvdXRpbmcgZW50cnkgKDItMiAtPiAweDMwIC0+IElS
USAwIE1vZGU6MCBBY3RpdmU6MCBEZXN0OjEpClsgICAgMS40NzQ4NDBdIElPQVBJQ1syXTogU2V0
IElSVEUgZW50cnkgKFA6MSBGUEQ6MCBEc3RfTW9kZToxIFJlZGlyX2hpbnQ6MSBUcmlnX01vZGU6
MCBEbHZyeV9Nb2RlOjAgQXZhaWw6MCBWZWN0b3I6RUYgRGVzdDowMDAwMDEwMCBTSUQ6RjBGOCBT
UTowIFNWVDoxKQpbICAgIDEuNDg4NDIzXSBJT0FQSUNbMF06IFNldCByb3V0aW5nIGVudHJ5ICgy
LTMgLT4gMHhlZiAtPiBJUlEgMyBNb2RlOjAgQWN0aXZlOjAgRGVzdDoxKQpbICAgIDEuNDk2NDcw
XSBJT0FQSUNbMl06IFNldCBJUlRFIGVudHJ5IChQOjEgRlBEOjAgRHN0X01vZGU6MSBSZWRpcl9o
aW50OjEgVHJpZ19Nb2RlOjAgRGx2cnlfTW9kZTowIEF2YWlsOjAgVmVjdG9yOkVGIERlc3Q6MDAw
MDAxMDAgU0lEOkYwRjggU1E6MCBTVlQ6MSkKWyAgICAxLjUxMDY2N10gSU9BUElDWzBdOiBTZXQg
cm91dGluZyBlbnRyeSAoMi00IC0+IDB4ZWYgLT4gSVJRIDQgTW9kZTowIEFjdGl2ZTowIERlc3Q6
MSkKWyAgICAxLjUxODcwM10gSU9BUElDWzJdOiBTZXQgSVJURSBlbnRyeSAoUDoxIEZQRDowIERz
dF9Nb2RlOjEgUmVkaXJfaGludDoxIFRyaWdfTW9kZTowIERsdnJ5X01vZGU6MCBBdmFpbDowIFZl
Y3RvcjpFRiBEZXN0OjAwMDAwMTAwIFNJRDpGMEY4IFNROjAgU1ZUOjEpClsgICAgMS41MzIyNjld
IElPQVBJQ1swXTogU2V0IHJvdXRpbmcgZW50cnkgKDItNSAtPiAweGVmIC0+IElSUSA1IE1vZGU6
MCBBY3RpdmU6MCBEZXN0OjEpClsgICAgMS41NDAzMDJdIElPQVBJQ1syXTogU2V0IElSVEUgZW50
cnkgKFA6MSBGUEQ6MCBEc3RfTW9kZToxIFJlZGlyX2hpbnQ6MSBUcmlnX01vZGU6MCBEbHZyeV9N
b2RlOjAgQXZhaWw6MCBWZWN0b3I6RUYgRGVzdDowMDAwMDEwMCBTSUQ6RjBGOCBTUTowIFNWVDox
KQpbICAgIDEuNTUzODY4XSBJT0FQSUNbMF06IFNldCByb3V0aW5nIGVudHJ5ICgyLTYgLT4gMHhl
ZiAtPiBJUlEgNiBNb2RlOjAgQWN0aXZlOjAgRGVzdDoxKQpbICAgIDEuNTYxOTAxXSBJT0FQSUNb
Ml06IFNldCBJUlRFIGVudHJ5IChQOjEgRlBEOjAgRHN0X01vZGU6MSBSZWRpcl9oaW50OjEgVHJp
Z19Nb2RlOjAgRGx2cnlfTW9kZTowIEF2YWlsOjAgVmVjdG9yOkVGIERlc3Q6MDAwMDAxMDAgU0lE
OkYwRjggU1E6MCBTVlQ6MSkKWyAgICAxLjU3NTQ2OV0gSU9BUElDWzBdOiBTZXQgcm91dGluZyBl
bnRyeSAoMi03IC0+IDB4ZWYgLT4gSVJRIDcgTW9kZTowIEFjdGl2ZTowIERlc3Q6MSkKWyAgICAx
LjU4MzUwMV0gSU9BUElDWzJdOiBTZXQgSVJURSBlbnRyeSAoUDoxIEZQRDowIERzdF9Nb2RlOjEg
UmVkaXJfaGludDoxIFRyaWdfTW9kZTowIERsdnJ5X01vZGU6MCBBdmFpbDowIFZlY3RvcjpFRiBE
ZXN0OjAwMDAwMTAwIFNJRDpGMEY4IFNROjAgU1ZUOjEpClsgICAgMS41OTcwNjhdIElPQVBJQ1sw
XTogU2V0IHJvdXRpbmcgZW50cnkgKDItOCAtPiAweGVmIC0+IElSUSA4IE1vZGU6MCBBY3RpdmU6
MCBEZXN0OjEpClsgICAgMS42MDUwOTldIElPQVBJQ1syXTogU2V0IElSVEUgZW50cnkgKFA6MSBG
UEQ6MCBEc3RfTW9kZToxIFJlZGlyX2hpbnQ6MSBUcmlnX01vZGU6MCBEbHZyeV9Nb2RlOjAgQXZh
aWw6MCBWZWN0b3I6RUYgRGVzdDowMDAwMDEwMCBTSUQ6RjBGOCBTUTowIFNWVDoxKQpbICAgIDEu
NjE4NjY0XSBJT0FQSUNbMF06IFNldCByb3V0aW5nIGVudHJ5ICgyLTkgLT4gMHhlZiAtPiBJUlEg
OSBNb2RlOjEgQWN0aXZlOjAgRGVzdDoxKQpbICAgIDEuNjI2Njk4XSBJT0FQSUNbMl06IFNldCBJ
UlRFIGVudHJ5IChQOjEgRlBEOjAgRHN0X01vZGU6MSBSZWRpcl9oaW50OjEgVHJpZ19Nb2RlOjAg
RGx2cnlfTW9kZTowIEF2YWlsOjAgVmVjdG9yOkVGIERlc3Q6MDAwMDAxMDAgU0lEOkYwRjggU1E6
MCBTVlQ6MSkKWyAgICAxLjY0MDI2M10gSU9BUElDWzBdOiBTZXQgcm91dGluZyBlbnRyeSAoMi0x
MCAtPiAweGVmIC0+IElSUSAxMCBNb2RlOjAgQWN0aXZlOjAgRGVzdDoxKQpbICAgIDEuNjQ4NDY4
XSBJT0FQSUNbMl06IFNldCBJUlRFIGVudHJ5IChQOjEgRlBEOjAgRHN0X01vZGU6MSBSZWRpcl9o
aW50OjEgVHJpZ19Nb2RlOjAgRGx2cnlfTW9kZTowIEF2YWlsOjAgVmVjdG9yOkVGIERlc3Q6MDAw
MDAxMDAgU0lEOkYwRjggU1E6MCBTVlQ6MSkKWyAgICAxLjY2MjAzMl0gSU9BUElDWzBdOiBTZXQg
cm91dGluZyBlbnRyeSAoMi0xMSAtPiAweGVmIC0+IElSUSAxMSBNb2RlOjAgQWN0aXZlOjAgRGVz
dDoxKQpbICAgIDEuNjcwMjM3XSBJT0FQSUNbMl06IFNldCBJUlRFIGVudHJ5IChQOjEgRlBEOjAg
RHN0X01vZGU6MSBSZWRpcl9oaW50OjEgVHJpZ19Nb2RlOjAgRGx2cnlfTW9kZTowIEF2YWlsOjAg
VmVjdG9yOkVGIERlc3Q6MDAwMDAxMDAgU0lEOkYwRjggU1E6MCBTVlQ6MSkKWyAgICAxLjY4Mzgw
MV0gSU9BUElDWzBdOiBTZXQgcm91dGluZyBlbnRyeSAoMi0xMiAtPiAweGVmIC0+IElSUSAxMiBN
b2RlOjAgQWN0aXZlOjAgRGVzdDoxKQpbICAgIDEuNjkyMDA2XSBJT0FQSUNbMl06IFNldCBJUlRF
IGVudHJ5IChQOjEgRlBEOjAgRHN0X01vZGU6MSBSZWRpcl9oaW50OjEgVHJpZ19Nb2RlOjAgRGx2
cnlfTW9kZTowIEF2YWlsOjAgVmVjdG9yOkVGIERlc3Q6MDAwMDAxMDAgU0lEOkYwRjggU1E6MCBT
VlQ6MSkKWyAgICAxLjcwNTU3M10gSU9BUElDWzBdOiBTZXQgcm91dGluZyBlbnRyeSAoMi0xMyAt
PiAweGVmIC0+IElSUSAxMyBNb2RlOjAgQWN0aXZlOjAgRGVzdDoxKQpbICAgIDEuNzEzNzc4XSBJ
T0FQSUNbMl06IFNldCBJUlRFIGVudHJ5IChQOjEgRlBEOjAgRHN0X01vZGU6MSBSZWRpcl9oaW50
OjEgVHJpZ19Nb2RlOjAgRGx2cnlfTW9kZTowIEF2YWlsOjAgVmVjdG9yOkVGIERlc3Q6MDAwMDAx
MDAgU0lEOkYwRjggU1E6MCBTVlQ6MSkKWyAgICAxLjcyNzM2Nl0gSU9BUElDWzBdOiBTZXQgcm91
dGluZyBlbnRyeSAoMi0xNCAtPiAweGVmIC0+IElSUSAxNCBNb2RlOjAgQWN0aXZlOjAgRGVzdDox
KQpbICAgIDEuNzM1NTg1XSBJT0FQSUNbMl06IFNldCBJUlRFIGVudHJ5IChQOjEgRlBEOjAgRHN0
X01vZGU6MSBSZWRpcl9oaW50OjEgVHJpZ19Nb2RlOjAgRGx2cnlfTW9kZTowIEF2YWlsOjAgVmVj
dG9yOkVGIERlc3Q6MDAwMDAxMDAgU0lEOkYwRjggU1E6MCBTVlQ6MSkKWyAgICAxLjc0OTE3MV0g
SU9BUElDWzBdOiBTZXQgcm91dGluZyBlbnRyeSAoMi0xNSAtPiAweGVmIC0+IElSUSAxNSBNb2Rl
OjAgQWN0aXZlOjAgRGVzdDoxKQpbICAgIDEuNzU3Mzc0XSAgYXBpYyAyIHBpbiAxNiBub3QgY29u
bmVjdGVkClsgICAgMS43NjEzOTVdICBhcGljIDIgcGluIDE3IG5vdCBjb25uZWN0ZWQKWyAgICAx
Ljc2NTQxNl0gIGFwaWMgMiBwaW4gMTggbm90IGNvbm5lY3RlZApbICAgIDEuNzY5NDM4XSAgYXBp
YyAyIHBpbiAxOSBub3QgY29ubmVjdGVkClsgICAgMS43NzM0NjBdICBhcGljIDIgcGluIDIwIG5v
dCBjb25uZWN0ZWQKWyAgICAxLjc3NzQ4MV0gIGFwaWMgMiBwaW4gMjEgbm90IGNvbm5lY3RlZApb
ICAgIDEuNzgxNTAyXSAgYXBpYyAyIHBpbiAyMiBub3QgY29ubmVjdGVkClsgICAgMS43ODU1MjRd
ICBhcGljIDIgcGluIDIzIG5vdCBjb25uZWN0ZWQKWyAgICAxLjc4OTU0Nl0gIGFwaWMgMiBwaW4g
MjQgbm90IGNvbm5lY3RlZApbICAgIDEuNzkzNTY4XSAgYXBpYyAyIHBpbiAyNSBub3QgY29ubmVj
dGVkClsgICAgMS43OTc1ODhdICBhcGljIDIgcGluIDI2IG5vdCBjb25uZWN0ZWQKWyAgICAxLjgw
MTYwOV0gIGFwaWMgMiBwaW4gMjcgbm90IGNvbm5lY3RlZApbICAgIDEuODA1NjI5XSAgYXBpYyAy
IHBpbiAyOCBub3QgY29ubmVjdGVkClsgICAgMS44MDk2NTRdICBhcGljIDIgcGluIDI5IG5vdCBj
b25uZWN0ZWQKWyAgICAxLjgxMzY3N10gIGFwaWMgMiBwaW4gMzAgbm90IGNvbm5lY3RlZApbICAg
IDEuODE3Njk3XSAgYXBpYyAyIHBpbiAzMSBub3QgY29ubmVjdGVkClsgICAgMS44MjE3MThdICBh
cGljIDIgcGluIDMyIG5vdCBjb25uZWN0ZWQKWyAgICAxLjgyNTczOF0gIGFwaWMgMiBwaW4gMzMg
bm90IGNvbm5lY3RlZApbICAgIDEuODI5NzU5XSAgYXBpYyAyIHBpbiAzNCBub3QgY29ubmVjdGVk
ClsgICAgMS44MzM3ODFdICBhcGljIDIgcGluIDM1IG5vdCBjb25uZWN0ZWQKWyAgICAxLjgzNzgw
NF0gIGFwaWMgMiBwaW4gMzYgbm90IGNvbm5lY3RlZApbICAgIDEuODQxODI3XSAgYXBpYyAyIHBp
biAzNyBub3QgY29ubmVjdGVkClsgICAgMS44NDU4NDhdICBhcGljIDIgcGluIDM4IG5vdCBjb25u
ZWN0ZWQKWyAgICAxLjg0OTg2OV0gIGFwaWMgMiBwaW4gMzkgbm90IGNvbm5lY3RlZApbICAgIDEu
ODUzODkxXSAgYXBpYyAyIHBpbiA0MCBub3QgY29ubmVjdGVkClsgICAgMS44NTc5MTNdICBhcGlj
IDIgcGluIDQxIG5vdCBjb25uZWN0ZWQKWyAgICAxLjg2MTkzNV0gIGFwaWMgMiBwaW4gNDIgbm90
IGNvbm5lY3RlZApbICAgIDEuODY1OTU3XSAgYXBpYyAyIHBpbiA0MyBub3QgY29ubmVjdGVkClsg
ICAgMS44Njk5NzldICBhcGljIDIgcGluIDQ0IG5vdCBjb25uZWN0ZWQKWyAgICAxLjg3NDAwMF0g
IGFwaWMgMiBwaW4gNDUgbm90IGNvbm5lY3RlZApbICAgIDEuODc4MDIyXSAgYXBpYyAyIHBpbiA0
NiBub3QgY29ubmVjdGVkClsgICAgMS44ODIwNDNdICBhcGljIDIgcGluIDQ3IG5vdCBjb25uZWN0
ZWQKWyAgICAxLjg4NjA2NF0gIGFwaWMgMiBwaW4gNDggbm90IGNvbm5lY3RlZApbICAgIDEuODkw
MDg2XSAgYXBpYyAyIHBpbiA0OSBub3QgY29ubmVjdGVkClsgICAgMS44OTQxMDhdICBhcGljIDIg
cGluIDUwIG5vdCBjb25uZWN0ZWQKWyAgICAxLjg5ODEzMF0gIGFwaWMgMiBwaW4gNTEgbm90IGNv
bm5lY3RlZApbICAgIDEuOTAyMTUzXSAgYXBpYyAyIHBpbiA1MiBub3QgY29ubmVjdGVkClsgICAg
MS45MDYxNzddICBhcGljIDIgcGluIDUzIG5vdCBjb25uZWN0ZWQKWyAgICAxLjkxMDE5N10gIGFw
aWMgMiBwaW4gNTQgbm90IGNvbm5lY3RlZApbICAgIDEuOTE0MjE4XSAgYXBpYyAyIHBpbiA1NSBu
b3QgY29ubmVjdGVkClsgICAgMS45MTgyMzldICBhcGljIDIgcGluIDU2IG5vdCBjb25uZWN0ZWQK
WyAgICAxLjkyMjI1OV0gIGFwaWMgMiBwaW4gNTcgbm90IGNvbm5lY3RlZApbICAgIDEuOTI2Mjgy
XSAgYXBpYyAyIHBpbiA1OCBub3QgY29ubmVjdGVkClsgICAgMS45MzAzMDRdICBhcGljIDIgcGlu
IDU5IG5vdCBjb25uZWN0ZWQKWyAgICAxLjkzNDMyNl0gIGFwaWMgMiBwaW4gNjAgbm90IGNvbm5l
Y3RlZApbICAgIDEuOTM4MzQ4XSAgYXBpYyAyIHBpbiA2MSBub3QgY29ubmVjdGVkClsgICAgMS45
NDIzNzFdICBhcGljIDIgcGluIDYyIG5vdCBjb25uZWN0ZWQKWyAgICAxLjk0NjM5Ml0gIGFwaWMg
MiBwaW4gNjMgbm90IGNvbm5lY3RlZApbICAgIDEuOTUwNDEzXSAgYXBpYyAyIHBpbiA2NCBub3Qg
Y29ubmVjdGVkClsgICAgMS45NTQ0MzVdICBhcGljIDIgcGluIDY1IG5vdCBjb25uZWN0ZWQKWyAg
ICAxLjk1ODQ2M10gIGFwaWMgMiBwaW4gNjYgbm90IGNvbm5lY3RlZApbICAgIDEuOTYyNDkwXSAg
YXBpYyAyIHBpbiA2NyBub3QgY29ubmVjdGVkClsgICAgMS45NjY1MThdICBhcGljIDIgcGluIDY4
IG5vdCBjb25uZWN0ZWQKWyAgICAxLjk3MDU0OV0gIGFwaWMgMiBwaW4gNjkgbm90IGNvbm5lY3Rl
ZApbICAgIDEuOTc0NTc3XSAgYXBpYyAyIHBpbiA3MCBub3QgY29ubmVjdGVkClsgICAgMS45Nzg2
MDddICBhcGljIDIgcGluIDcxIG5vdCBjb25uZWN0ZWQKWyAgICAxLjk4MjYzNl0gIGFwaWMgMiBw
aW4gNzIgbm90IGNvbm5lY3RlZApbICAgIDEuOTg2NjYxXSAgYXBpYyAyIHBpbiA3MyBub3QgY29u
bmVjdGVkClsgICAgMS45OTA2ODNdICBhcGljIDIgcGluIDc0IG5vdCBjb25uZWN0ZWQKWyAgICAx
Ljk5NDcwNF0gIGFwaWMgMiBwaW4gNzUgbm90IGNvbm5lY3RlZApbICAgIDEuOTk4NzI5XSAgYXBp
YyAyIHBpbiA3NiBub3QgY29ubmVjdGVkClsgICAgMi4wMDI3NTBdICBhcGljIDIgcGluIDc3IG5v
dCBjb25uZWN0ZWQKWyAgICAyLjAwNjc3Ml0gIGFwaWMgMiBwaW4gNzggbm90IGNvbm5lY3RlZApb
ICAgIDIuMDEwNzk1XSAgYXBpYyAyIHBpbiA3OSBub3QgY29ubmVjdGVkClsgICAgMi4wMTQ4MThd
ICBhcGljIDIgcGluIDgwIG5vdCBjb25uZWN0ZWQKWyAgICAyLjAxODgzOV0gIGFwaWMgMiBwaW4g
ODEgbm90IGNvbm5lY3RlZApbICAgIDIuMDIyODU5XSAgYXBpYyAyIHBpbiA4MiBub3QgY29ubmVj
dGVkClsgICAgMi4wMjY4ODFdICBhcGljIDIgcGluIDgzIG5vdCBjb25uZWN0ZWQKWyAgICAyLjAz
MDkwM10gIGFwaWMgMiBwaW4gODQgbm90IGNvbm5lY3RlZApbICAgIDIuMDM0OTI1XSAgYXBpYyAy
IHBpbiA4NSBub3QgY29ubmVjdGVkClsgICAgMi4wMzg5NDddICBhcGljIDIgcGluIDg2IG5vdCBj
b25uZWN0ZWQKWyAgICAyLjA0Mjk2OF0gIGFwaWMgMiBwaW4gODcgbm90IGNvbm5lY3RlZApbICAg
IDIuMDQ2OTkxXSAgYXBpYyAyIHBpbiA4OCBub3QgY29ubmVjdGVkClsgICAgMi4wNTEwMTRdICBh
cGljIDIgcGluIDg5IG5vdCBjb25uZWN0ZWQKWyAgICAyLjA1NTAzNl0gIGFwaWMgMiBwaW4gOTAg
bm90IGNvbm5lY3RlZApbICAgIDIuMDU5MDU3XSAgYXBpYyAyIHBpbiA5MSBub3QgY29ubmVjdGVk
ClsgICAgMi4wNjMwNzldICBhcGljIDIgcGluIDkyIG5vdCBjb25uZWN0ZWQKWyAgICAyLjA2NzEw
Ml0gIGFwaWMgMiBwaW4gOTMgbm90IGNvbm5lY3RlZApbICAgIDIuMDcxMTIyXSAgYXBpYyAyIHBp
biA5NCBub3QgY29ubmVjdGVkClsgICAgMi4wNzUxNDRdICBhcGljIDIgcGluIDk1IG5vdCBjb25u
ZWN0ZWQKWyAgICAyLjA3OTE2Nl0gIGFwaWMgMiBwaW4gOTYgbm90IGNvbm5lY3RlZApbICAgIDIu
MDgzMTg3XSAgYXBpYyAyIHBpbiA5NyBub3QgY29ubmVjdGVkClsgICAgMi4wODcyMTFdICBhcGlj
IDIgcGluIDk4IG5vdCBjb25uZWN0ZWQKWyAgICAyLjA5MTIzM10gIGFwaWMgMiBwaW4gOTkgbm90
IGNvbm5lY3RlZApbICAgIDIuMDk1MjU2XSAgYXBpYyAyIHBpbiAxMDAgbm90IGNvbm5lY3RlZApb
ICAgIDIuMDk5MzY1XSAgYXBpYyAyIHBpbiAxMDEgbm90IGNvbm5lY3RlZApbICAgIDIuMTAzNDcy
XSAgYXBpYyAyIHBpbiAxMDIgbm90IGNvbm5lY3RlZApbICAgIDIuMTA3NTgyXSAgYXBpYyAyIHBp
biAxMDMgbm90IGNvbm5lY3RlZApbICAgIDIuMTExNjkwXSAgYXBpYyAyIHBpbiAxMDQgbm90IGNv
bm5lY3RlZApbICAgIDIuMTE1Nzk4XSAgYXBpYyAyIHBpbiAxMDUgbm90IGNvbm5lY3RlZApbICAg
IDIuMTE5OTA1XSAgYXBpYyAyIHBpbiAxMDYgbm90IGNvbm5lY3RlZApbICAgIDIuMTI0MDE0XSAg
YXBpYyAyIHBpbiAxMDcgbm90IGNvbm5lY3RlZApbICAgIDIuMTI4MTI0XSAgYXBpYyAyIHBpbiAx
MDggbm90IGNvbm5lY3RlZApbICAgIDIuMTMyMjMzXSAgYXBpYyAyIHBpbiAxMDkgbm90IGNvbm5l
Y3RlZApbICAgIDIuMTM2MzQxXSAgYXBpYyAyIHBpbiAxMTAgbm90IGNvbm5lY3RlZApbICAgIDIu
MTQwNDUwXSAgYXBpYyAyIHBpbiAxMTEgbm90IGNvbm5lY3RlZApbICAgIDIuMTQ0NTU5XSAgYXBp
YyAyIHBpbiAxMTIgbm90IGNvbm5lY3RlZApbICAgIDIuMTQ4NjY2XSAgYXBpYyAyIHBpbiAxMTMg
bm90IGNvbm5lY3RlZApbICAgIDIuMTUyNzc1XSAgYXBpYyAyIHBpbiAxMTQgbm90IGNvbm5lY3Rl
ZApbICAgIDIuMTU2ODgzXSAgYXBpYyAyIHBpbiAxMTUgbm90IGNvbm5lY3RlZApbICAgIDIuMTYw
OTkwXSAgYXBpYyAyIHBpbiAxMTYgbm90IGNvbm5lY3RlZApbICAgIDIuMTY1MDk4XSAgYXBpYyAy
IHBpbiAxMTcgbm90IGNvbm5lY3RlZApbICAgIDIuMTY5MjA2XSAgYXBpYyAyIHBpbiAxMTggbm90
IGNvbm5lY3RlZApbICAgIDIuMTczMzE0XSAgYXBpYyAyIHBpbiAxMTkgbm90IGNvbm5lY3RlZApb
ICAgIDIuMTc3NTcyXSAuLlRJTUVSOiB2ZWN0b3I9MHgzMCBhcGljMT0wIHBpbjE9MiBhcGljMj0t
MSBwaW4yPS0xClsgICAgMi4xODc5NDVdIGNsb2Nrc291cmNlOiB0c2MtZWFybHk6IG1hc2s6IDB4
ZmZmZmZmZmZmZmZmZmZmZiBtYXhfY3ljbGVzOiAweDMxMDFmNTlmNWU2LCBtYXhfaWRsZV9uczog
NDQwNzk1MjU5OTk2IG5zClsgICAgMi4xOTg1NzhdIENhbGlicmF0aW5nIGRlbGF5IGxvb3AgKHNr
aXBwZWQpLCB2YWx1ZSBjYWxjdWxhdGVkIHVzaW5nIHRpbWVyIGZyZXF1ZW5jeS4uIDY3OTkuODEg
Qm9nb01JUFMgKGxwaj0zMzk5OTA2KQpbICAgIDIuMTk5NTc3XSBwaWRfbWF4OiBkZWZhdWx0OiAz
Mjc2OCBtaW5pbXVtOiAzMDEKWyAgICAyLjIwMDU4OV0gTFNNOiBTZWN1cml0eSBGcmFtZXdvcmsg
aW5pdGlhbGl6aW5nClsgICAgMi4yMDE1ODFdIFlhbWE6IGJlY29taW5nIG1pbmRmdWwuClsgICAg
Mi4yMDI1ODhdIEFwcEFybW9yOiBBcHBBcm1vciBpbml0aWFsaXplZApbICAgIDIuMjAzNjA0XSBN
b3VudC1jYWNoZSBoYXNoIHRhYmxlIGVudHJpZXM6IDMyNzY4IChvcmRlcjogNiwgMjYyMTQ0IGJ5
dGVzLCBsaW5lYXIpClsgICAgMi4yMDQ1OThdIE1vdW50cG9pbnQtY2FjaGUgaGFzaCB0YWJsZSBl
bnRyaWVzOiAzMjc2OCAob3JkZXI6IDYsIDI2MjE0NCBieXRlcywgbGluZWFyKQpQb2tpbmcgS0FT
TFIgdXNpbmcgUkRSQU5EIFJEVFNDLi4uClsgICAgMi4yMDkwNjZdIG1jZTogQ1BVMDogVGhlcm1h
bCBtb25pdG9yaW5nIGVuYWJsZWQgKFRNMSkKWyAgICAyLjIwOTU4OF0gcHJvY2VzczogdXNpbmcg
bXdhaXQgaW4gaWRsZSB0aHJlYWRzClsgICAgMi4yMTA1NzldIExhc3QgbGV2ZWwgaVRMQiBlbnRy
aWVzOiA0S0IgNjQsIDJNQiA4LCA0TUIgOApbICAgIDIuMjExNTc3XSBMYXN0IGxldmVsIGRUTEIg
ZW50cmllczogNEtCIDY0LCAyTUIgMCwgNE1CIDAsIDFHQiA0ClsgICAgMi4yMTI1NzldIFNwZWN0
cmUgVjEgOiBNaXRpZ2F0aW9uOiB1c2VyY29weS9zd2FwZ3MgYmFycmllcnMgYW5kIF9fdXNlciBw
b2ludGVyIHNhbml0aXphdGlvbgpbICAgIDIuMjEzNTgwXSBTcGVjdHJlIFYyIDogTWl0aWdhdGlv
bjogRnVsbCBnZW5lcmljIHJldHBvbGluZQpbICAgIDIuMjE0NTc3XSBTcGVjdHJlIFYyIDogU3Bl
Y3RyZSB2MiAvIFNwZWN0cmVSU0IgbWl0aWdhdGlvbjogRmlsbGluZyBSU0Igb24gY29udGV4dCBz
d2l0Y2gKWyAgICAyLjIxNTU3N10gU3BlY3RyZSBWMiA6IEVuYWJsaW5nIFJlc3RyaWN0ZWQgU3Bl
Y3VsYXRpb24gZm9yIGZpcm13YXJlIGNhbGxzClsgICAgMi4yMTY1NzldIFNwZWN0cmUgVjIgOiBt
aXRpZ2F0aW9uOiBFbmFibGluZyBjb25kaXRpb25hbCBJbmRpcmVjdCBCcmFuY2ggUHJlZGljdGlv
biBCYXJyaWVyClsgICAgMi4yMTc1NzddIFNwZWN0cmUgVjIgOiBVc2VyIHNwYWNlOiBNaXRpZ2F0
aW9uOiBTVElCUCB2aWEgc2VjY29tcCBhbmQgcHJjdGwKWyAgICAyLjIxODU3OV0gU3BlY3VsYXRp
dmUgU3RvcmUgQnlwYXNzOiBNaXRpZ2F0aW9uOiBTcGVjdWxhdGl2ZSBTdG9yZSBCeXBhc3MgZGlz
YWJsZWQgdmlhIHByY3RsIGFuZCBzZWNjb21wClsgICAgMi4yMTk1NzldIFRBQTogTWl0aWdhdGlv
bjogQ2xlYXIgQ1BVIGJ1ZmZlcnMKWyAgICAyLjIyMDU3N10gTURTOiBNaXRpZ2F0aW9uOiBDbGVh
ciBDUFUgYnVmZmVycwpbICAgIDIuMjIyNjEyXSBGcmVlaW5nIFNNUCBhbHRlcm5hdGl2ZXMgbWVt
b3J5OiA0MEsKWyAgICAyLjIyNTY5MV0gc21wYm9vdDogQ1BVMDogSW50ZWwoUikgQ29yZShUTSkg
aTctNjcwMCBDUFUgQCAzLjQwR0h6IChmYW1pbHk6IDB4NiwgbW9kZWw6IDB4NWUsIHN0ZXBwaW5n
OiAweDMpClsgICAgMi4yMjY2MzRdIFBlcmZvcm1hbmNlIEV2ZW50czogUEVCUyBmbXQzKywgU2t5
bGFrZSBldmVudHMsIDMyLWRlZXAgTEJSLCBmdWxsLXdpZHRoIGNvdW50ZXJzLCBJbnRlbCBQTVUg
ZHJpdmVyLgpbICAgIDIuMjI3NTc4XSAuLi4gdmVyc2lvbjogICAgICAgICAgICAgICAgNApbICAg
IDIuMjI4NTc3XSAuLi4gYml0IHdpZHRoOiAgICAgICAgICAgICAgNDgKWyAgICAyLjIyOTU3N10g
Li4uIGdlbmVyaWMgcmVnaXN0ZXJzOiAgICAgIDQKWyAgICAyLjIzMDU3N10gLi4uIHZhbHVlIG1h
c2s6ICAgICAgICAgICAgIDAwMDBmZmZmZmZmZmZmZmYKWyAgICAyLjIzMTU3N10gLi4uIG1heCBw
ZXJpb2Q6ICAgICAgICAgICAgIDAwMDA3ZmZmZmZmZmZmZmYKWyAgICAyLjIzMjU3N10gLi4uIGZp
eGVkLXB1cnBvc2UgZXZlbnRzOiAgIDMKWyAgICAyLjIzMzU3N10gLi4uIGV2ZW50IG1hc2s6ICAg
ICAgICAgICAgIDAwMDAwMDA3MDAwMDAwMGYKWyAgICAyLjIzNDYwN10gcmN1OiBIaWVyYXJjaGlj
YWwgU1JDVSBpbXBsZW1lbnRhdGlvbi4KWyAgICAyLjIzNjQwN10gTk1JIHdhdGNoZG9nOiBFbmFi
bGVkLiBQZXJtYW5lbnRseSBjb25zdW1lcyBvbmUgaHctUE1VIGNvdW50ZXIuClsgICAgMi4yMzY2
MzFdIHNtcDogQnJpbmdpbmcgdXAgc2Vjb25kYXJ5IENQVXMgLi4uClsgICAgMi4yMzc2MjhdIHg4
NjogQm9vdGluZyBTTVAgY29uZmlndXJhdGlvbjoKWyAgICAyLjIzODU3OV0gLi4uLiBub2RlICAj
MCwgQ1BVczogICAgICAjMQpbICAgIDAuOTc3MDM2XSBtYXNrZWQgRXh0SU5UIG9uIENQVSMxClsg
ICAgMi4yNDYzMDhdICAjMgpbICAgIDAuOTc3MDM2XSBtYXNrZWQgRXh0SU5UIG9uIENQVSMyClsg
ICAgMi4yNTE4ODJdICAjMwpbICAgIDAuOTc3MDM2XSBtYXNrZWQgRXh0SU5UIG9uIENQVSMzClsg
ICAgMi4yNTc0NThdICAjNApbICAgIDAuOTc3MDM2XSBtYXNrZWQgRXh0SU5UIG9uIENQVSM0Clsg
ICAgMi4yNjMxMDldIE1EUyBDUFUgYnVnIHByZXNlbnQgYW5kIFNNVCBvbiwgZGF0YSBsZWFrIHBv
c3NpYmxlLiBTZWUgaHR0cHM6Ly93d3cua2VybmVsLm9yZy9kb2MvaHRtbC9sYXRlc3QvYWRtaW4t
Z3VpZGUvaHctdnVsbi9tZHMuaHRtbCBmb3IgbW9yZSBkZXRhaWxzLgpbICAgIDIuMjYzNTc4XSBU
QUEgQ1BVIGJ1ZyBwcmVzZW50IGFuZCBTTVQgb24sIGRhdGEgbGVhayBwb3NzaWJsZS4gU2VlIGh0
dHBzOi8vd3d3Lmtlcm5lbC5vcmcvZG9jL2h0bWwvbGF0ZXN0L2FkbWluLWd1aWRlL2h3LXZ1bG4v
dHN4X2FzeW5jX2Fib3J0Lmh0bWwgZm9yIG1vcmUgZGV0YWlscy4KWyAgICAyLjI2NDY1MF0gICM1
ClsgICAgMC45NzcwMzZdIG1hc2tlZCBFeHRJTlQgb24gQ1BVIzUKWyAgICAyLjI3MDExMl0gICM2
ClsgICAgMC45NzcwMzZdIG1hc2tlZCBFeHRJTlQgb24gQ1BVIzYKWyAgICAyLjI3NTY4MF0gICM3
ClsgICAgMC45NzcwMzZdIG1hc2tlZCBFeHRJTlQgb24gQ1BVIzcKWyAgICAyLjI4MTI1NF0gc21w
OiBCcm91Z2h0IHVwIDEgbm9kZSwgOCBDUFVzClsgICAgMi4yODE1NzhdIHNtcGJvb3Q6IE1heCBs
b2dpY2FsIHBhY2thZ2VzOiAxClsgICAgMi4yODI1NzhdIHNtcGJvb3Q6IFRvdGFsIG9mIDggcHJv
Y2Vzc29ycyBhY3RpdmF0ZWQgKDU0Mzk4LjQ5IEJvZ29NSVBTKQpbICAgIDIuMzE1NTgwXSBub2Rl
IDAgaW5pdGlhbGlzZWQsIDMyNDE3NzYgcGFnZXMgaW4gMzFtcwpbICAgIDIuMzIxOTUwXSBkZXZ0
bXBmczogaW5pdGlhbGl6ZWQKWyAgICAyLjMyMjYwOV0geDg2L21tOiBNZW1vcnkgYmxvY2sgc2l6
ZTogMTI4TUIKWyAgICAyLjMyNDcxNF0gUE06IFJlZ2lzdGVyaW5nIEFDUEkgTlZTIHJlZ2lvbiBb
bWVtIDB4OTkxNmMwMDAtMHg5OTE2Y2ZmZl0gKDQwOTYgYnl0ZXMpClsgICAgMi4zMjU1NzldIFBN
OiBSZWdpc3RlcmluZyBBQ1BJIE5WUyByZWdpb24gW21lbSAweDlmNDQ1MDAwLTB4OWZhYmVmZmZd
ICg2NzkxMTY4IGJ5dGVzKQpbICAgIDIuMzI2NjgwXSBjbG9ja3NvdXJjZTogamlmZmllczogbWFz
azogMHhmZmZmZmZmZiBtYXhfY3ljbGVzOiAweGZmZmZmZmZmLCBtYXhfaWRsZV9uczogMTkxMTI2
MDQ0NjI3NTAwMCBucwpbICAgIDIuMzI3NTgxXSBmdXRleCBoYXNoIHRhYmxlIGVudHJpZXM6IDIw
NDggKG9yZGVyOiA1LCAxMzEwNzIgYnl0ZXMsIGxpbmVhcikKWyAgICAyLjMyOTA0MF0gcGluY3Ry
bCBjb3JlOiBpbml0aWFsaXplZCBwaW5jdHJsIHN1YnN5c3RlbQpbICAgIDIuMzI5Njg1XSBQTTog
UlRDIHRpbWU6IDAxOjMxOjQ0LCBkYXRlOiAyMDIwLTA2LTIxClsgICAgMi4zMzA1NzldIHRoZXJt
YWxfc3lzOiBSZWdpc3RlcmVkIHRoZXJtYWwgZ292ZXJub3IgJ2ZhaXJfc2hhcmUnClsgICAgMi4z
MzA1NzldIHRoZXJtYWxfc3lzOiBSZWdpc3RlcmVkIHRoZXJtYWwgZ292ZXJub3IgJ2JhbmdfYmFu
ZycKWyAgICAyLjMzMTU3N10gdGhlcm1hbF9zeXM6IFJlZ2lzdGVyZWQgdGhlcm1hbCBnb3Zlcm5v
ciAnc3RlcF93aXNlJwpbICAgIDIuMzMyNTc3XSB0aGVybWFsX3N5czogUmVnaXN0ZXJlZCB0aGVy
bWFsIGdvdmVybm9yICd1c2VyX3NwYWNlJwpbICAgIDIuMzMzNjY1XSBORVQ6IFJlZ2lzdGVyZWQg
cHJvdG9jb2wgZmFtaWx5IDE2ClsgICAgMi4zMzU3NDVdIGF1ZGl0OiBpbml0aWFsaXppbmcgbmV0
bGluayBzdWJzeXMgKGRpc2FibGVkKQpbICAgIDIuMzM2NTg0XSBhdWRpdDogdHlwZT0yMDAwIGF1
ZGl0KDE1OTI3MDMxMDIuMTYzOjEpOiBzdGF0ZT1pbml0aWFsaXplZCBhdWRpdF9lbmFibGVkPTAg
cmVzPTEKWyAgICAyLjM0NDU3OV0gY3B1aWRsZTogdXNpbmcgZ292ZXJub3IgbWVudQpbICAgIDIu
MzQ1Njk2XSBBQ1BJIEZBRFQgZGVjbGFyZXMgdGhlIHN5c3RlbSBkb2Vzbid0IHN1cHBvcnQgUENJ
ZSBBU1BNLCBzbyBkaXNhYmxlIGl0ClsgICAgMi4zNDY1NzhdIEFDUEk6IGJ1cyB0eXBlIFBDSSBy
ZWdpc3RlcmVkClsgICAgMi4zNDc1NzhdIGFjcGlwaHA6IEFDUEkgSG90IFBsdWcgUENJIENvbnRy
b2xsZXIgRHJpdmVyIHZlcnNpb246IDAuNQpbICAgIDIuMzQ4NjIyXSBQQ0k6IE1NQ09ORklHIGZv
ciBkb21haW4gMDAwMCBbYnVzIDAwLTNmXSBhdCBbbWVtIDB4ZjgwMDAwMDAtMHhmYmZmZmZmZl0g
KGJhc2UgMHhmODAwMDAwMCkKWyAgICAyLjM0OTU3OV0gUENJOiBNTUNPTkZJRyBhdCBbbWVtIDB4
ZjgwMDAwMDAtMHhmYmZmZmZmZl0gcmVzZXJ2ZWQgaW4gRTgyMApbICAgIDIuMzUwNTgzXSBQQ0k6
IFVzaW5nIGNvbmZpZ3VyYXRpb24gdHlwZSAxIGZvciBiYXNlIGFjY2VzcwpbICAgIDIuMzUzNDIw
XSBIdWdlVExCIHJlZ2lzdGVyZWQgMS4wMCBHaUIgcGFnZSBzaXplLCBwcmUtYWxsb2NhdGVkIDAg
cGFnZXMKWyAgICAyLjM1MzU3OF0gSHVnZVRMQiByZWdpc3RlcmVkIDIuMDAgTWlCIHBhZ2Ugc2l6
ZSwgcHJlLWFsbG9jYXRlZCAwIHBhZ2VzClsgICAgMi4zNTQ2MTVdIEFDUEk6IEFkZGVkIF9PU0ko
TW9kdWxlIERldmljZSkKWyAgICAyLjM1NTU3OV0gQUNQSTogQWRkZWQgX09TSShQcm9jZXNzb3Ig
RGV2aWNlKQpbICAgIDIuMzU2NTgwXSBBQ1BJOiBBZGRlZCBfT1NJKDMuMCBfU0NQIEV4dGVuc2lv
bnMpClsgICAgMi4zNTc1NzhdIEFDUEk6IEFkZGVkIF9PU0koUHJvY2Vzc29yIEFnZ3JlZ2F0b3Ig
RGV2aWNlKQpbICAgIDIuMzU4NTc4XSBBQ1BJOiBBZGRlZCBfT1NJKExpbnV4LURlbGwtVmlkZW8p
ClsgICAgMi4zNTk1NzhdIEFDUEk6IEFkZGVkIF9PU0koTGludXgtTGVub3ZvLU5WLUhETUktQXVk
aW8pClsgICAgMi4zNjA1NzhdIEFDUEk6IEFkZGVkIF9PU0koTGludXgtSFBJLUh5YnJpZC1HcmFw
aGljcykKWyAgICAyLjM4MTA3Ml0gQUNQSTogOCBBQ1BJIEFNTCB0YWJsZXMgc3VjY2Vzc2Z1bGx5
IGFjcXVpcmVkIGFuZCBsb2FkZWQKWyAgICAyLjM4MzIyNV0gQUNQSTogW0Zpcm13YXJlIEJ1Z106
IEJJT1MgX09TSShMaW51eCkgcXVlcnkgaWdub3JlZApbICAgIDIuMzg1NjM0XSBBQ1BJOiBEeW5h
bWljIE9FTSBUYWJsZSBMb2FkOgpbICAgIDIuMzg2NTgxXSBBQ1BJOiBTU0RUIDB4RkZGRjg4ODEw
NzFDNjAwMCAwMDA2RTQgKHYwMiBQbVJlZiAgQ3B1MElzdCAgMDAwMDMwMDAgSU5UTCAyMDEyMDkx
MykKWyAgICAyLjM4ODM4Nl0gQUNQSTogXF9QUl8uQ1BVMDogX09TQyBuYXRpdmUgdGhlcm1hbCBM
VlQgQWNrZWQKWyAgICAyLjM4OTY0Nl0gQUNQSTogRHluYW1pYyBPRU0gVGFibGUgTG9hZDoKWyAg
ICAyLjM5MDU4MF0gQUNQSTogU1NEVCAweEZGRkY4ODgxMDcxOUY0MDAgMDAwMzdGICh2MDIgUG1S
ZWYgIENwdTBDc3QgIDAwMDAzMDAxIElOVEwgMjAxMjA5MTMpClsgICAgMi4zOTIzNDJdIEFDUEk6
IER5bmFtaWMgT0VNIFRhYmxlIExvYWQ6ClsgICAgMi4zOTI1NzldIEFDUEk6IFNTRFQgMHhGRkZG
ODg4MTA3Mjc1MDAwIDAwMDA4RSAodjAyIFBtUmVmICBDcHUwSHdwICAwMDAwMzAwMCBJTlRMIDIw
MTIwOTEzKQpbICAgIDIuMzk0MjgyXSBBQ1BJOiBEeW5hbWljIE9FTSBUYWJsZSBMb2FkOgpbICAg
IDIuMzk0NTc5XSBBQ1BJOiBTU0RUIDB4RkZGRjg4ODQ1OTUxQTAwMCAwMDAxMzAgKHYwMiBQbVJl
ZiAgSHdwTHZ0ICAgMDAwMDMwMDAgSU5UTCAyMDEyMDkxMykKWyAgICAyLjM5NjczMF0gQUNQSTog
RHluYW1pYyBPRU0gVGFibGUgTG9hZDoKWyAgICAyLjM5NzU4MV0gQUNQSTogU1NEVCAweEZGRkY4
ODgxMDcxQzcwMDAgMDAwNUFBICh2MDIgUG1SZWYgIEFwSXN0ICAgIDAwMDAzMDAwIElOVEwgMjAx
MjA5MTMpClsgICAgMi4zOTk0NzRdIEFDUEk6IER5bmFtaWMgT0VNIFRhYmxlIExvYWQ6ClsgICAg
Mi4zOTk1NzldIEFDUEk6IFNTRFQgMHhGRkZGODg4MTA3MzZDMDAwIDAwMDExOSAodjAyIFBtUmVm
ICBBcEh3cCAgICAwMDAwMzAwMCBJTlRMIDIwMTIwOTEzKQpbICAgIDIuNDAxMzMwXSBBQ1BJOiBE
eW5hbWljIE9FTSBUYWJsZSBMb2FkOgpbICAgIDIuNDAxNTc5XSBBQ1BJOiBTU0RUIDB4RkZGRjg4
ODEwNzM2QzIwMCAwMDAxMTkgKHYwMiBQbVJlZiAgQXBDc3QgICAgMDAwMDMwMDAgSU5UTCAyMDEy
MDkxMykKWyAgICAyLjQwNzIxNV0gQUNQSTogSW50ZXJwcmV0ZXIgZW5hYmxlZApbICAgIDIuNDA3
NTk5XSBBQ1BJOiAoc3VwcG9ydHMgUzAgUzMgUzQgUzUpClsgICAgMi40MDg1NzhdIEFDUEk6IFVz
aW5nIElPQVBJQyBmb3IgaW50ZXJydXB0IHJvdXRpbmcKWyAgICAyLjQwOTU5OF0gUENJOiBVc2lu
ZyBob3N0IGJyaWRnZSB3aW5kb3dzIGZyb20gQUNQSTsgaWYgbmVjZXNzYXJ5LCB1c2UgInBjaT1u
b2NycyIgYW5kIHJlcG9ydCBhIGJ1ZwpbICAgIDIuNDExMTEyXSBBQ1BJOiBFbmFibGVkIDcgR1BF
cyBpbiBibG9jayAwMCB0byA3RgpbICAgIDIuNDEyOTg1XSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBb
UEcwMF0gKG9uKQpbICAgIDIuNDEzODEyXSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBbUEcwMV0gKG9u
KQpbICAgIDIuNDE0NzkxXSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBbUEcwMl0gKG9uKQpbICAgIDIu
NDE3MTAzXSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBbV1JTVF0gKG9mZikKWyAgICAyLjQxNzc2Nl0g
QUNQSTogUG93ZXIgUmVzb3VyY2UgW1dSU1RdIChvZmYpClsgICAgMi40MTg3NzBdIEFDUEk6IFBv
d2VyIFJlc291cmNlIFtXUlNUXSAob2ZmKQpbICAgIDIuNDE5NzY0XSBBQ1BJOiBQb3dlciBSZXNv
dXJjZSBbV1JTVF0gKG9mZikKWyAgICAyLjQyMDc2NF0gQUNQSTogUG93ZXIgUmVzb3VyY2UgW1dS
U1RdIChvZmYpClsgICAgMi40MjE3NzJdIEFDUEk6IFBvd2VyIFJlc291cmNlIFtXUlNUXSAob2Zm
KQpbICAgIDIuNDIyNzY4XSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBbV1JTVF0gKG9mZikKWyAgICAy
LjQyMzc3MF0gQUNQSTogUG93ZXIgUmVzb3VyY2UgW1dSU1RdIChvZmYpClsgICAgMi40MjQ3NjRd
IEFDUEk6IFBvd2VyIFJlc291cmNlIFtXUlNUXSAob2ZmKQpbICAgIDIuNDI1NzY1XSBBQ1BJOiBQ
b3dlciBSZXNvdXJjZSBbV1JTVF0gKG9mZikKWyAgICAyLjQyNjc2Nl0gQUNQSTogUG93ZXIgUmVz
b3VyY2UgW1dSU1RdIChvZmYpClsgICAgMi40Mjc3NjRdIEFDUEk6IFBvd2VyIFJlc291cmNlIFtX
UlNUXSAob2ZmKQpbICAgIDIuNDI4NzY4XSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBbV1JTVF0gKG9m
ZikKWyAgICAyLjQyOTc2NV0gQUNQSTogUG93ZXIgUmVzb3VyY2UgW1dSU1RdIChvZmYpClsgICAg
Mi40MzA3NjVdIEFDUEk6IFBvd2VyIFJlc291cmNlIFtXUlNUXSAob2ZmKQpbICAgIDIuNDMxNzYz
XSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBbV1JTVF0gKG9mZikKWyAgICAyLjQzMjc2NF0gQUNQSTog
UG93ZXIgUmVzb3VyY2UgW1dSU1RdIChvZmYpClsgICAgMi40MzM3NzBdIEFDUEk6IFBvd2VyIFJl
c291cmNlIFtXUlNUXSAob2ZmKQpbICAgIDIuNDM0NzcwXSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBb
V1JTVF0gKG9mZikKWyAgICAyLjQzNTc2Nl0gQUNQSTogUG93ZXIgUmVzb3VyY2UgW1dSU1RdIChv
ZmYpClsgICAgMi40NDQ0MDVdIEFDUEk6IFBvd2VyIFJlc291cmNlIFtGTjAwXSAob2ZmKQpbICAg
IDIuNDQ0NjM0XSBBQ1BJOiBQb3dlciBSZXNvdXJjZSBbRk4wMV0gKG9mZikKWyAgICAyLjQ0NTYz
MV0gQUNQSTogUG93ZXIgUmVzb3VyY2UgW0ZOMDJdIChvZmYpClsgICAgMi40NDY2MzFdIEFDUEk6
IFBvd2VyIFJlc291cmNlIFtGTjAzXSAob2ZmKQpbICAgIDIuNDQ3NjMzXSBBQ1BJOiBQb3dlciBS
ZXNvdXJjZSBbRk4wNF0gKG9mZikKWyAgICAyLjQ0OTI5MF0gQUNQSTogUENJIFJvb3QgQnJpZGdl
IFtQQ0kwXSAoZG9tYWluIDAwMDAgW2J1cyAwMC0zZV0pClsgICAgMi40NDk1ODFdIGFjcGkgUE5Q
MEEwODowMDogX09TQzogT1Mgc3VwcG9ydHMgW0V4dGVuZGVkQ29uZmlnIEFTUE0gQ2xvY2tQTSBT
ZWdtZW50cyBNU0kgSFBYLVR5cGUzXQpbICAgIDIuNDUxNzMwXSBhY3BpIFBOUDBBMDg6MDA6IF9P
U0M6IE9TIG5vdyBjb250cm9scyBbUENJZUhvdHBsdWcgU0hQQ0hvdHBsdWcgUE1FIEFFUiBQQ0ll
Q2FwYWJpbGl0eSBMVFJdClsgICAgMi40NTI1NzhdIGFjcGkgUE5QMEEwODowMDogRkFEVCBpbmRp
Y2F0ZXMgQVNQTSBpcyB1bnN1cHBvcnRlZCwgdXNpbmcgQklPUyBjb25maWd1cmF0aW9uClsgICAg
Mi40NTQwMTBdIFBDSSBob3N0IGJyaWRnZSB0byBidXMgMDAwMDowMApbICAgIDIuNDU0NTc5XSBw
Y2lfYnVzIDAwMDA6MDA6IHJvb3QgYnVzIHJlc291cmNlIFtpbyAgMHgwMDAwLTB4MGNmNyB3aW5k
b3ddClsgICAgMi40NTU1NzhdIHBjaV9idXMgMDAwMDowMDogcm9vdCBidXMgcmVzb3VyY2UgW2lv
ICAweDBkMDAtMHhmZmZmIHdpbmRvd10KWyAgICAyLjQ1NjU3OV0gcGNpX2J1cyAwMDAwOjAwOiBy
b290IGJ1cyByZXNvdXJjZSBbbWVtIDB4MDAwYTAwMDAtMHgwMDBiZmZmZiB3aW5kb3ddClsgICAg
Mi40NTc1NzhdIHBjaV9idXMgMDAwMDowMDogcm9vdCBidXMgcmVzb3VyY2UgW21lbSAweGE0MDAw
MDAwLTB4ZjdmZmZmZmYgd2luZG93XQpbICAgIDIuNDU4NTc4XSBwY2lfYnVzIDAwMDA6MDA6IHJv
b3QgYnVzIHJlc291cmNlIFttZW0gMHhmZDAwMDAwMC0weGZlN2ZmZmZmIHdpbmRvd10KWyAgICAy
LjQ1OTU3OF0gcGNpX2J1cyAwMDAwOjAwOiByb290IGJ1cyByZXNvdXJjZSBbYnVzIDAwLTNlXQpb
ICAgIDIuNDYwNTg0XSBwY2kgMDAwMDowMDowMC4wOiBbODA4NjoxOTFmXSB0eXBlIDAwIGNsYXNz
IDB4MDYwMDAwClsgICAgMi40NjE3NzhdIHBjaSAwMDAwOjAwOjAxLjA6IFs4MDg2OjE5MDFdIHR5
cGUgMDEgY2xhc3MgMHgwNjA0MDAKWyAgICAyLjQ2MjYxMV0gcGNpIDAwMDA6MDA6MDEuMDogUE1F
IyBzdXBwb3J0ZWQgZnJvbSBEMCBEM2hvdCBEM2NvbGQKWyAgICAyLjQ2MzcxM10gcGNpIDAwMDA6
MDA6MDIuMDogWzgwODY6MTkxMl0gdHlwZSAwMCBjbGFzcyAweDAzMDAwMApbICAgIDIuNDY0NTg1
XSBwY2kgMDAwMDowMDowMi4wOiByZWcgMHgxMDogW21lbSAweGY2MDAwMDAwLTB4ZjZmZmZmZmYg
NjRiaXRdClsgICAgMi40NjU1ODFdIHBjaSAwMDAwOjAwOjAyLjA6IHJlZyAweDE4OiBbbWVtIDB4
ZTAwMDAwMDAtMHhlZmZmZmZmZiA2NGJpdCBwcmVmXQpbICAgIDIuNDY2NTgwXSBwY2kgMDAwMDow
MDowMi4wOiByZWcgMHgyMDogW2lvICAweGYwMDAtMHhmMDNmXQpbICAgIDIuNDY3NzI3XSBwY2kg
MDAwMDowMDoxNC4wOiBbODA4NjphMTJmXSB0eXBlIDAwIGNsYXNzIDB4MGMwMzMwClsgICAgMi40
Njg1OTVdIHBjaSAwMDAwOjAwOjE0LjA6IHJlZyAweDEwOiBbbWVtIDB4ZjcwMzAwMDAtMHhmNzAz
ZmZmZiA2NGJpdF0KWyAgICAyLjQ2OTYzMV0gcGNpIDAwMDA6MDA6MTQuMDogUE1FIyBzdXBwb3J0
ZWQgZnJvbSBEM2hvdCBEM2NvbGQKWyAgICAyLjQ3MDY3OF0gcGNpIDAwMDA6MDA6MTQuMjogWzgw
ODY6YTEzMV0gdHlwZSAwMCBjbGFzcyAweDExODAwMApbICAgIDIuNDcxNTk0XSBwY2kgMDAwMDow
MDoxNC4yOiByZWcgMHgxMDogW21lbSAweGY3MDRlMDAwLTB4ZjcwNGVmZmYgNjRiaXRdClsgICAg
Mi40NzI3MTBdIHBjaSAwMDAwOjAwOjE2LjA6IFs4MDg2OmExM2FdIHR5cGUgMDAgY2xhc3MgMHgw
NzgwMDAKWyAgICAyLjQ3MzU5OV0gcGNpIDAwMDA6MDA6MTYuMDogcmVnIDB4MTA6IFttZW0gMHhm
NzA0ZDAwMC0weGY3MDRkZmZmIDY0Yml0XQpbICAgIDIuNDc0NjM5XSBwY2kgMDAwMDowMDoxNi4w
OiBQTUUjIHN1cHBvcnRlZCBmcm9tIEQzaG90ClsgICAgMi40NzU3MDFdIHBjaSAwMDAwOjAwOjE3
LjA6IFs4MDg2OmExMDJdIHR5cGUgMDAgY2xhc3MgMHgwMTA2MDEKWyAgICAyLjQ3NjU5MV0gcGNp
IDAwMDA6MDA6MTcuMDogcmVnIDB4MTA6IFttZW0gMHhmNzA0ODAwMC0weGY3MDQ5ZmZmXQpbICAg
IDIuNDc3NTgzXSBwY2kgMDAwMDowMDoxNy4wOiByZWcgMHgxNDogW21lbSAweGY3MDRjMDAwLTB4
ZjcwNGMwZmZdClsgICAgMi40Nzg1ODNdIHBjaSAwMDAwOjAwOjE3LjA6IHJlZyAweDE4OiBbaW8g
IDB4ZjA5MC0weGYwOTddClsgICAgMi40Nzk1ODNdIHBjaSAwMDAwOjAwOjE3LjA6IHJlZyAweDFj
OiBbaW8gIDB4ZjA4MC0weGYwODNdClsgICAgMi40ODA1ODNdIHBjaSAwMDAwOjAwOjE3LjA6IHJl
ZyAweDIwOiBbaW8gIDB4ZjA2MC0weGYwN2ZdClsgICAgMi40ODE1ODNdIHBjaSAwMDAwOjAwOjE3
LjA6IHJlZyAweDI0OiBbbWVtIDB4ZjcwNGIwMDAtMHhmNzA0YjdmZl0KWyAgICAyLjQ4MjYwOV0g
cGNpIDAwMDA6MDA6MTcuMDogUE1FIyBzdXBwb3J0ZWQgZnJvbSBEM2hvdApbICAgIDIuNDgzNjgw
XSBwY2kgMDAwMDowMDoxYy4wOiBbODA4NjphMTEwXSB0eXBlIDAxIGNsYXNzIDB4MDYwNDAwClsg
ICAgMi40ODQ2MzZdIHBjaSAwMDAwOjAwOjFjLjA6IFBNRSMgc3VwcG9ydGVkIGZyb20gRDAgRDNo
b3QgRDNjb2xkClsgICAgMi40ODU3MjhdIHBjaSAwMDAwOjAwOjFmLjA6IFs4MDg2OmExNDZdIHR5
cGUgMDAgY2xhc3MgMHgwNjAxMDAKWyAgICAyLjQ4Njc2MV0gcGNpIDAwMDA6MDA6MWYuMjogWzgw
ODY6YTEyMV0gdHlwZSAwMCBjbGFzcyAweDA1ODAwMApbICAgIDIuNDg3NTkxXSBwY2kgMDAwMDow
MDoxZi4yOiByZWcgMHgxMDogW21lbSAweGY3MDQ0MDAwLTB4ZjcwNDdmZmZdClsgICAgMi40ODg3
MDldIHBjaSAwMDAwOjAwOjFmLjM6IFs4MDg2OmExNzBdIHR5cGUgMDAgY2xhc3MgMHgwNDAzMDAK
WyAgICAyLjQ4OTYwMV0gcGNpIDAwMDA6MDA6MWYuMzogcmVnIDB4MTA6IFttZW0gMHhmNzA0MDAw
MC0weGY3MDQzZmZmIDY0Yml0XQpbICAgIDIuNDkwNjA1XSBwY2kgMDAwMDowMDoxZi4zOiByZWcg
MHgyMDogW21lbSAweGY3MDIwMDAwLTB4ZjcwMmZmZmYgNjRiaXRdClsgICAgMi40OTE2MTldIHBj
aSAwMDAwOjAwOjFmLjM6IFBNRSMgc3VwcG9ydGVkIGZyb20gRDNob3QgRDNjb2xkClsgICAgMi40
OTI3MDldIHBjaSAwMDAwOjAwOjFmLjQ6IFs4MDg2OmExMjNdIHR5cGUgMDAgY2xhc3MgMHgwYzA1
MDAKWyAgICAyLjQ5MzYzNl0gcGNpIDAwMDA6MDA6MWYuNDogcmVnIDB4MTA6IFttZW0gMHhmNzA0
YTAwMC0weGY3MDRhMGZmIDY0Yml0XQpbICAgIDIuNDk0NjQ2XSBwY2kgMDAwMDowMDoxZi40OiBy
ZWcgMHgyMDogW2lvICAweGYwNDAtMHhmMDVmXQpbICAgIDIuNDk1NzQyXSBwY2kgMDAwMDowMDox
Zi42OiBbODA4NjoxNWI3XSB0eXBlIDAwIGNsYXNzIDB4MDIwMDAwClsgICAgMi40OTY2MDJdIHBj
aSAwMDAwOjAwOjFmLjY6IHJlZyAweDEwOiBbbWVtIDB4ZjcwMDAwMDAtMHhmNzAxZmZmZl0KWyAg
ICAyLjQ5NzY3Nl0gcGNpIDAwMDA6MDA6MWYuNjogUE1FIyBzdXBwb3J0ZWQgZnJvbSBEMCBEM2hv
dCBEM2NvbGQKWyAgICAyLjQ5ODY5M10gcGNpIDAwMDA6MDA6MDEuMDogUENJIGJyaWRnZSB0byBb
YnVzIDAxXQpbICAgIDIuNDk5NjI5XSBwY2kgMDAwMDowMjowMC4wOiBbMTA0Yzo4MjQwXSB0eXBl
IDAxIGNsYXNzIDB4MDYwNDAwClsgICAgMi41MDA3MTNdIHBjaSAwMDAwOjAyOjAwLjA6IHN1cHBv
cnRzIEQxIEQyClsgICAgMi41MDE2ODBdIHBjaSAwMDAwOjAwOjFjLjA6IFBDSSBicmlkZ2UgdG8g
W2J1cyAwMi0wM10KWyAgICAyLjUwMjYyN10gcGNpX2J1cyAwMDAwOjAzOiBleHRlbmRlZCBjb25m
aWcgc3BhY2Ugbm90IGFjY2Vzc2libGUKWyAgICAyLjUwMzY0Ml0gcGNpIDAwMDA6MDI6MDAuMDog
UENJIGJyaWRnZSB0byBbYnVzIDAzXQpbICAgIDIuNTA1NzAyXSBBQ1BJOiBQQ0kgSW50ZXJydXB0
IExpbmsgW0xOS0FdIChJUlFzICo3IDEyKSwgZGlzYWJsZWQuClsgICAgMi41MDY2MTBdIEFDUEk6
IFBDSSBJbnRlcnJ1cHQgTGluayBbTE5LQl0gKElSUXMgMyAqMTApLCBkaXNhYmxlZC4KWyAgICAy
LjUwNzYwOF0gQUNQSTogUENJIEludGVycnVwdCBMaW5rIFtMTktDXSAoSVJRcyA0ICo1KSwgZGlz
YWJsZWQuClsgICAgMi41MDg2MDhdIEFDUEk6IFBDSSBJbnRlcnJ1cHQgTGluayBbTE5LRF0gKElS
UXMgNiAqMTEpLCBkaXNhYmxlZC4KWyAgICAyLjUwOTYwOF0gQUNQSTogUENJIEludGVycnVwdCBM
aW5rIFtMTktFXSAoSVJRcyAqNyAxMSksIGRpc2FibGVkLgpbICAgIDIuNTEwNjA4XSBBQ1BJOiBQ
Q0kgSW50ZXJydXB0IExpbmsgW0xOS0ZdIChJUlFzICozIDEwKSwgZGlzYWJsZWQuClsgICAgMi41
MTE2MDldIEFDUEk6IFBDSSBJbnRlcnJ1cHQgTGluayBbTE5LR10gKElSUXMgKjQgNSksIGRpc2Fi
bGVkLgpbICAgIDIuNTEyNjA4XSBBQ1BJOiBQQ0kgSW50ZXJydXB0IExpbmsgW0xOS0hdIChJUlFz
IDYgMTIpICoxMSwgZGlzYWJsZWQuClsgICAgMi41MTM5NDhdIGlvbW11OiBEZWZhdWx0IGRvbWFp
biB0eXBlOiBUcmFuc2xhdGVkIApbICAgIDIuNTE0NTg5XSBwY2kgMDAwMDowMDowMi4wOiB2Z2Fh
cmI6IHNldHRpbmcgYXMgYm9vdCBWR0EgZGV2aWNlClsgICAgMi41MTU1NzddIHBjaSAwMDAwOjAw
OjAyLjA6IHZnYWFyYjogVkdBIGRldmljZSBhZGRlZDogZGVjb2Rlcz1pbyttZW0sb3ducz1pbytt
ZW0sbG9ja3M9bm9uZQpbICAgIDIuNTE1NTc5XSBwY2kgMDAwMDowMDowMi4wOiB2Z2FhcmI6IGJy
aWRnZSBjb250cm9sIHBvc3NpYmxlClsgICAgMi41MTY1NzddIHZnYWFyYjogbG9hZGVkClsgICAg
Mi41MTc2MjhdIFNDU0kgc3Vic3lzdGVtIGluaXRpYWxpemVkClsgICAgMi41MTg1ODddIEFDUEk6
IGJ1cyB0eXBlIFVTQiByZWdpc3RlcmVkClsgICAgMi41MTk1ODZdIHVzYmNvcmU6IHJlZ2lzdGVy
ZWQgbmV3IGludGVyZmFjZSBkcml2ZXIgdXNiZnMKWyAgICAyLjUyMDU4MV0gdXNiY29yZTogcmVn
aXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZlciBodWIKWyAgICAyLjUyMTU4OV0gdXNiY29yZTog
cmVnaXN0ZXJlZCBuZXcgZGV2aWNlIGRyaXZlciB1c2IKWyAgICAyLjUyMjU5MF0gcHBzX2NvcmU6
IExpbnV4UFBTIEFQSSB2ZXIuIDEgcmVnaXN0ZXJlZApbICAgIDIuNTIzNTc3XSBwcHNfY29yZTog
U29mdHdhcmUgdmVyLiA1LjMuNiAtIENvcHlyaWdodCAyMDA1LTIwMDcgUm9kb2xmbyBHaW9tZXR0
aSA8Z2lvbWV0dGlAbGludXguaXQ+ClsgICAgMi41MjQ1NzhdIFBUUCBjbG9jayBzdXBwb3J0IHJl
Z2lzdGVyZWQKWyAgICAyLjUyNTU4OF0gRURBQyBNQzogVmVyOiAzLjAuMApbICAgIDIuNTI2NjI4
XSBQQ0k6IFVzaW5nIEFDUEkgZm9yIElSUSByb3V0aW5nClsgICAgMi41MzQyMjNdIFBDSTogcGNp
X2NhY2hlX2xpbmVfc2l6ZSBzZXQgdG8gNjQgYnl0ZXMKWyAgICAyLjUzNDYwOF0gZTgyMDogcmVz
ZXJ2ZSBSQU0gYnVmZmVyIFttZW0gMHgwMDA5YzgwMC0weDAwMDlmZmZmXQpbICAgIDIuNTM1NTc4
XSBlODIwOiByZXNlcnZlIFJBTSBidWZmZXIgW21lbSAweDk5MTZjMDAwLTB4OWJmZmZmZmZdClsg
ICAgMi41MzY1NzhdIGU4MjA6IHJlc2VydmUgUkFNIGJ1ZmZlciBbbWVtIDB4OTkyMGIwMDAtMHg5
YmZmZmZmZl0KWyAgICAyLjUzNzU3OF0gZTgyMDogcmVzZXJ2ZSBSQU0gYnVmZmVyIFttZW0gMHg5
ZjE5ZjAwMC0weDlmZmZmZmZmXQpbICAgIDIuNTM4NTc4XSBlODIwOiByZXNlcnZlIFJBTSBidWZm
ZXIgW21lbSAweDQ1YTAwMDAwMC0weDQ1YmZmZmZmZl0KWyAgICAyLjUzOTY0NV0gTmV0TGFiZWw6
IEluaXRpYWxpemluZwpbICAgIDIuNTQwNTc4XSBOZXRMYWJlbDogIGRvbWFpbiBoYXNoIHNpemUg
PSAxMjgKWyAgICAyLjU0MTU3N10gTmV0TGFiZWw6ICBwcm90b2NvbHMgPSBVTkxBQkVMRUQgQ0lQ
U092NCBDQUxJUFNPClsgICAgMi41NDI1ODddIE5ldExhYmVsOiAgdW5sYWJlbGVkIHRyYWZmaWMg
YWxsb3dlZCBieSBkZWZhdWx0ClsgICAgMi41NDM2OTddIGhwZXQwOiBhdCBNTUlPIDB4ZmVkMDAw
MDAsIElSUXMgMiwgOCwgMCwgMCwgMCwgMCwgMCwgMApbICAgIDIuNTQ0NTc4XSBocGV0MDogOCBj
b21wYXJhdG9ycywgNjQtYml0IDI0LjAwMDAwMCBNSHogY291bnRlcgpbICAgIDIuNTQ3NTg3XSBj
bG9ja3NvdXJjZTogU3dpdGNoZWQgdG8gY2xvY2tzb3VyY2UgdHNjLWVhcmx5ClsgICAgMi41NzA4
MzhdIFZGUzogRGlzayBxdW90YXMgZHF1b3RfNi42LjAKWyAgICAyLjU3NDkxMl0gVkZTOiBEcXVv
dC1jYWNoZSBoYXNoIHRhYmxlIGVudHJpZXM6IDUxMiAob3JkZXIgMCwgNDA5NiBieXRlcykKWyAg
ICAyLjU4MTk5NF0gQXBwQXJtb3I6IEFwcEFybW9yIEZpbGVzeXN0ZW0gRW5hYmxlZApbICAgIDIu
NTg2ODU1XSBwbnA6IFBuUCBBQ1BJIGluaXQKWyAgICAyLjU5MDE5M10gc3lzdGVtIDAwOjAwOiBb
aW8gIDB4MGEwMC0weDBhM2ZdIGhhcyBiZWVuIHJlc2VydmVkClsgICAgMi41OTYyNTFdIHN5c3Rl
bSAwMDowMDogW2lvICAweDBhNDAtMHgwYTdmXSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuNjAy
MzAwXSBzeXN0ZW0gMDA6MDA6IFBsdWcgYW5kIFBsYXkgQUNQSSBkZXZpY2UsIElEcyBQTlAwYzAy
IChhY3RpdmUpClsgICAgMi42MDk2NDZdIHBucCAwMDowMTogW2RtYSAwIGRpc2FibGVkXQpbICAg
IDIuNjEzNjQ3XSBwbnAgMDA6MDE6IFBsdWcgYW5kIFBsYXkgQUNQSSBkZXZpY2UsIElEcyBQTlAw
NTAxIChhY3RpdmUpClsgICAgMi42MjAzOTddIHN5c3RlbSAwMDowMjogW2lvICAweDA2ODAtMHgw
NjlmXSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuNjI2NDQ1XSBzeXN0ZW0gMDA6MDI6IFtpbyAg
MHhmZmZmXSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuNjMxODg1XSBzeXN0ZW0gMDA6MDI6IFtp
byAgMHhmZmZmXSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuNjM3MzI3XSBzeXN0ZW0gMDA6MDI6
IFtpbyAgMHhmZmZmXSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuNjQyNzgzXSBzeXN0ZW0gMDA6
MDI6IFtpbyAgMHgxODAwLTB4MThmZV0gaGFzIGJlZW4gcmVzZXJ2ZWQKWyAgICAyLjY0ODgyOF0g
c3lzdGVtIDAwOjAyOiBbaW8gIDB4MTY0ZS0weDE2NGZdIGhhcyBiZWVuIHJlc2VydmVkClsgICAg
Mi42NTQ4NzhdIHN5c3RlbSAwMDowMjogUGx1ZyBhbmQgUGxheSBBQ1BJIGRldmljZSwgSURzIFBO
UDBjMDIgKGFjdGl2ZSkKWyAgICAyLjY2MTgzOV0gc3lzdGVtIDAwOjAzOiBbaW8gIDB4MDgwMC0w
eDA4N2ZdIGhhcyBiZWVuIHJlc2VydmVkClsgICAgMi42Njc4ODldIHN5c3RlbSAwMDowMzogUGx1
ZyBhbmQgUGxheSBBQ1BJIGRldmljZSwgSURzIFBOUDBjMDIgKGFjdGl2ZSkKWyAgICAyLjY3NDgw
OV0gcG5wIDAwOjA0OiBQbHVnIGFuZCBQbGF5IEFDUEkgZGV2aWNlLCBJRHMgUE5QMGIwMCAoYWN0
aXZlKQpbICAgIDIuNjgxNDgyXSBzeXN0ZW0gMDA6MDU6IFtpbyAgMHgxODU0LTB4MTg1N10gaGFz
IGJlZW4gcmVzZXJ2ZWQKWyAgICAyLjY4NzUzMV0gc3lzdGVtIDAwOjA1OiBQbHVnIGFuZCBQbGF5
IEFDUEkgZGV2aWNlLCBJRHMgSU5UM2YwZCBQTlAwYzAyIChhY3RpdmUpClsgICAgMi42OTUzMjVd
IHN5c3RlbSAwMDowNjogW21lbSAweGZlZDEwMDAwLTB4ZmVkMTdmZmZdIGhhcyBiZWVuIHJlc2Vy
dmVkClsgICAgMi43MDIwNjZdIHN5c3RlbSAwMDowNjogW21lbSAweGZlZDE4MDAwLTB4ZmVkMThm
ZmZdIGhhcyBiZWVuIHJlc2VydmVkClsgICAgMi43MDg4MDNdIHN5c3RlbSAwMDowNjogW21lbSAw
eGZlZDE5MDAwLTB4ZmVkMTlmZmZdIGhhcyBiZWVuIHJlc2VydmVkClsgICAgMi43MTU1NDJdIHN5
c3RlbSAwMDowNjogW21lbSAweGY4MDAwMDAwLTB4ZmJmZmZmZmZdIGhhcyBiZWVuIHJlc2VydmVk
ClsgICAgMi43MjIyODBdIHN5c3RlbSAwMDowNjogW21lbSAweGZlZDIwMDAwLTB4ZmVkM2ZmZmZd
IGhhcyBiZWVuIHJlc2VydmVkClsgICAgMi43MjkwMjBdIHN5c3RlbSAwMDowNjogW21lbSAweGZl
ZDkwMDAwLTB4ZmVkOTNmZmZdIGNvdWxkIG5vdCBiZSByZXNlcnZlZApbICAgIDIuNzM2MTA2XSBz
eXN0ZW0gMDA6MDY6IFttZW0gMHhmZWQ0NTAwMC0weGZlZDhmZmZmXSBoYXMgYmVlbiByZXNlcnZl
ZApbICAgIDIuNzQyODQ0XSBzeXN0ZW0gMDA6MDY6IFttZW0gMHhmZjAwMDAwMC0weGZmZmZmZmZm
XSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuNzQ5NTgxXSBzeXN0ZW0gMDA6MDY6IFttZW0gMHhm
ZWUwMDAwMC0weGZlZWZmZmZmXSBjb3VsZCBub3QgYmUgcmVzZXJ2ZWQKWyAgICAyLjc1NjY2OF0g
c3lzdGVtIDAwOjA2OiBbbWVtIDB4ZjdmZTAwMDAtMHhmN2ZmZmZmZl0gaGFzIGJlZW4gcmVzZXJ2
ZWQKWyAgICAyLjc2MzQwNl0gc3lzdGVtIDAwOjA2OiBQbHVnIGFuZCBQbGF5IEFDUEkgZGV2aWNl
LCBJRHMgUE5QMGMwMiAoYWN0aXZlKQpbICAgIDIuNzcwMzQ2XSBzeXN0ZW0gMDA6MDc6IFttZW0g
MHhmZDAwMDAwMC0weGZkYWJmZmZmXSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuNzc3MDg5XSBz
eXN0ZW0gMDA6MDc6IFttZW0gMHhmZGFkMDAwMC0weGZkYWRmZmZmXSBoYXMgYmVlbiByZXNlcnZl
ZApbICAgIDIuNzgzODI3XSBzeXN0ZW0gMDA6MDc6IFttZW0gMHhmZGIwMDAwMC0weGZkZmZmZmZm
XSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuNzkwNTY3XSBzeXN0ZW0gMDA6MDc6IFttZW0gMHhm
ZTAwMDAwMC0weGZlMDFmZmZmXSBjb3VsZCBub3QgYmUgcmVzZXJ2ZWQKWyAgICAyLjc5NzY1M10g
c3lzdGVtIDAwOjA3OiBbbWVtIDB4ZmUwMzYwMDAtMHhmZTAzYmZmZl0gaGFzIGJlZW4gcmVzZXJ2
ZWQKWyAgICAyLjgwNDM5Ml0gc3lzdGVtIDAwOjA3OiBbbWVtIDB4ZmUwM2QwMDAtMHhmZTNmZmZm
Zl0gaGFzIGJlZW4gcmVzZXJ2ZWQKWyAgICAyLjgxMTE0Nl0gc3lzdGVtIDAwOjA3OiBbbWVtIDB4
ZmU0MTAwMDAtMHhmZTdmZmZmZl0gaGFzIGJlZW4gcmVzZXJ2ZWQKWyAgICAyLjgxNzg5N10gc3lz
dGVtIDAwOjA3OiBQbHVnIGFuZCBQbGF5IEFDUEkgZGV2aWNlLCBJRHMgUE5QMGMwMiAoYWN0aXZl
KQpbICAgIDIuODI0OTc1XSBzeXN0ZW0gMDA6MDg6IFtpbyAgMHhmZjAwLTB4ZmZmZV0gaGFzIGJl
ZW4gcmVzZXJ2ZWQKWyAgICAyLjgzMTAzN10gc3lzdGVtIDAwOjA4OiBQbHVnIGFuZCBQbGF5IEFD
UEkgZGV2aWNlLCBJRHMgUE5QMGMwMiAoYWN0aXZlKQpbICAgIDIuODM4NTQ2XSBzeXN0ZW0gMDA6
MDk6IFttZW0gMHhmZGFmMDAwMC0weGZkYWZmZmZmXSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIu
ODQ1Mjg3XSBzeXN0ZW0gMDA6MDk6IFttZW0gMHhmZGFlMDAwMC0weGZkYWVmZmZmXSBoYXMgYmVl
biByZXNlcnZlZApbICAgIDIuODUyMDI3XSBzeXN0ZW0gMDA6MDk6IFttZW0gMHhmZGFjMDAwMC0w
eGZkYWNmZmZmXSBoYXMgYmVlbiByZXNlcnZlZApbICAgIDIuODU4NzY3XSBzeXN0ZW0gMDA6MDk6
IFBsdWcgYW5kIFBsYXkgQUNQSSBkZXZpY2UsIElEcyBQTlAwYzAyIChhY3RpdmUpClsgICAgMi44
NjYxNTNdIHBucDogUG5QIEFDUEk6IGZvdW5kIDEwIGRldmljZXMKWyAgICAyLjg3NTc2OF0gY2xv
Y2tzb3VyY2U6IGFjcGlfcG06IG1hc2s6IDB4ZmZmZmZmIG1heF9jeWNsZXM6IDB4ZmZmZmZmLCBt
YXhfaWRsZV9uczogMjA4NTcwMTAyNCBucwpbICAgIDIuODg0ODQwXSBwY2kgMDAwMDowMDowMS4w
OiBQQ0kgYnJpZGdlIHRvIFtidXMgMDFdClsgICAgMi44ODk5MzldIHBjaSAwMDAwOjAyOjAwLjA6
IFBDSSBicmlkZ2UgdG8gW2J1cyAwM10KWyAgICAyLjg5NTA0OF0gcGNpIDAwMDA6MDA6MWMuMDog
UENJIGJyaWRnZSB0byBbYnVzIDAyLTAzXQpbICAgIDIuOTAwNDEwXSBwY2lfYnVzIDAwMDA6MDA6
IHJlc291cmNlIDQgW2lvICAweDAwMDAtMHgwY2Y3IHdpbmRvd10KWyAgICAyLjkwNjcxNV0gcGNp
X2J1cyAwMDAwOjAwOiByZXNvdXJjZSA1IFtpbyAgMHgwZDAwLTB4ZmZmZiB3aW5kb3ddClsgICAg
Mi45MTMwMjFdIHBjaV9idXMgMDAwMDowMDogcmVzb3VyY2UgNiBbbWVtIDB4MDAwYTAwMDAtMHgw
MDBiZmZmZiB3aW5kb3ddClsgICAgMi45MjAwMThdIHBjaV9idXMgMDAwMDowMDogcmVzb3VyY2Ug
NyBbbWVtIDB4YTQwMDAwMDAtMHhmN2ZmZmZmZiB3aW5kb3ddClsgICAgMi45MjcwMTZdIHBjaV9i
dXMgMDAwMDowMDogcmVzb3VyY2UgOCBbbWVtIDB4ZmQwMDAwMDAtMHhmZTdmZmZmZiB3aW5kb3dd
ClsgICAgMi45MzQwOThdIE5FVDogUmVnaXN0ZXJlZCBwcm90b2NvbCBmYW1pbHkgMgpbICAgIDIu
OTM4NjgzXSB0Y3BfbGlzdGVuX3BvcnRhZGRyX2hhc2ggaGFzaCB0YWJsZSBlbnRyaWVzOiA4MTky
IChvcmRlcjogNSwgMTMxMDcyIGJ5dGVzLCBsaW5lYXIpClsgICAgMi45NDc0OTFdIFRDUCBlc3Rh
Ymxpc2hlZCBoYXNoIHRhYmxlIGVudHJpZXM6IDEzMTA3MiAob3JkZXI6IDgsIDEwNDg1NzYgYnl0
ZXMsIGxpbmVhcikKWyAgICAyLjk1NTg2Ml0gVENQIGJpbmQgaGFzaCB0YWJsZSBlbnRyaWVzOiA2
NTUzNiAob3JkZXI6IDgsIDEwNDg1NzYgYnl0ZXMsIGxpbmVhcikKWyAgICAyLjk2MzUzMV0gVENQ
OiBIYXNoIHRhYmxlcyBjb25maWd1cmVkIChlc3RhYmxpc2hlZCAxMzEwNzIgYmluZCA2NTUzNikK
WyAgICAyLjk3MDI5MF0gVURQIGhhc2ggdGFibGUgZW50cmllczogODE5MiAob3JkZXI6IDYsIDI2
MjE0NCBieXRlcywgbGluZWFyKQpbICAgIDIuOTc3MjI4XSBVRFAtTGl0ZSBoYXNoIHRhYmxlIGVu
dHJpZXM6IDgxOTIgKG9yZGVyOiA2LCAyNjIxNDQgYnl0ZXMsIGxpbmVhcikKWyAgICAyLjk4NDY5
Ml0gTkVUOiBSZWdpc3RlcmVkIHByb3RvY29sIGZhbWlseSAxClsgICAgMi45ODkyNDhdIFJQQzog
UmVnaXN0ZXJlZCBuYW1lZCBVTklYIHNvY2tldCB0cmFuc3BvcnQgbW9kdWxlLgpbICAgIDIuOTk1
Mjk2XSBSUEM6IFJlZ2lzdGVyZWQgdWRwIHRyYW5zcG9ydCBtb2R1bGUuClsgICAgMy4wMDAxMzJd
IFJQQzogUmVnaXN0ZXJlZCB0Y3AgdHJhbnNwb3J0IG1vZHVsZS4KWyAgICAzLjAwNDk2OF0gUlBD
OiBSZWdpc3RlcmVkIHRjcCBORlN2NC4xIGJhY2tjaGFubmVsIHRyYW5zcG9ydCBtb2R1bGUuClsg
ICAgMy4wMTE1MzldIHBjaSAwMDAwOjAwOjAyLjA6IFZpZGVvIGRldmljZSB3aXRoIHNoYWRvd2Vk
IFJPTSBhdCBbbWVtIDB4MDAwYzAwMDAtMHgwMDBkZmZmZl0KWyAgICAzLjAyMDE0MF0gSU9BUElD
WzJdOiBTZXQgSVJURSBlbnRyeSAoUDoxIEZQRDowIERzdF9Nb2RlOjEgUmVkaXJfaGludDoxIFRy
aWdfTW9kZTowIERsdnJ5X01vZGU6MCBBdmFpbDowIFZlY3RvcjpFRiBEZXN0OjAwMDAwMTAwIFNJ
RDpGMEY4IFNROjAgU1ZUOjEpClsgICAgMy4wMzM3NzZdIElPQVBJQ1swXTogU2V0IHJvdXRpbmcg
ZW50cnkgKDItMTYgLT4gMHhlZiAtPiBJUlEgMTYgTW9kZToxIEFjdGl2ZToxIERlc3Q6MSkKWyAg
ICAzLjA0MjEyNF0gcGNpIDAwMDA6MDA6MTQuMDogcXVpcmtfdXNiX2Vhcmx5X2hhbmRvZmYrMHgw
LzB4NjQ1IHRvb2sgMjE1MjggdXNlY3MKWyAgICAzLjA0OTc0Nl0gUENJOiBDTFMgMCBieXRlcywg
ZGVmYXVsdCA2NApbICAgIDMuMDUzODMwXSBUcnlpbmcgdG8gdW5wYWNrIHJvb3RmcyBpbWFnZSBh
cyBpbml0cmFtZnMuLi4KWyAgICA3LjYyNTg1NV0gRnJlZWluZyBpbml0cmQgbWVtb3J5OiA0Mjg0
NTJLClsgICAgNy42MzAzMDddIFBDSS1ETUE6IFVzaW5nIHNvZnR3YXJlIGJvdW5jZSBidWZmZXJp
bmcgZm9yIElPIChTV0lPVExCKQpbICAgIDcuNjM2ODc3XSBzb2Z0d2FyZSBJTyBUTEI6IG1hcHBl
ZCBbbWVtIDB4OWIxOWYwMDAtMHg5ZjE5ZjAwMF0gKDY0TUIpClsgICAgNy42NDQ2MzldIEluaXRp
YWxpc2Ugc3lzdGVtIHRydXN0ZWQga2V5cmluZ3MKWyAgICA3LjY0OTIyOV0gS2V5IHR5cGUgYmxh
Y2tsaXN0IHJlZ2lzdGVyZWQKWyAgICA3LjY1MzM5NF0gd29ya2luZ3NldDogdGltZXN0YW1wX2Jp
dHM9MzYgbWF4X29yZGVyPTIyIGJ1Y2tldF9vcmRlcj0wClsgICAgNy42NjA3MjddIHpidWQ6IGxv
YWRlZApbICAgIDcuNjYzNTQ4XSA5cDogSW5zdGFsbGluZyB2OWZzIDlwMjAwMCBmaWxlIHN5c3Rl
bSBzdXBwb3J0ClsgICAgNy42NzUyOTFdIE5FVDogUmVnaXN0ZXJlZCBwcm90b2NvbCBmYW1pbHkg
MzgKWyAgICA3LjY3OTg3MF0gS2V5IHR5cGUgYXN5bW1ldHJpYyByZWdpc3RlcmVkClsgICAgNy42
ODQxMDNdIEFzeW1tZXRyaWMga2V5IHBhcnNlciAneDUwOScgcmVnaXN0ZXJlZApbICAgIDcuNjg5
MTE2XSBCbG9jayBsYXllciBTQ1NJIGdlbmVyaWMgKGJzZykgZHJpdmVyIHZlcnNpb24gMC40IGxv
YWRlZCAobWFqb3IgMjQ2KQpbICAgIDcuNjk2NzI0XSBpbyBzY2hlZHVsZXIgbXEtZGVhZGxpbmUg
cmVnaXN0ZXJlZApbICAgIDcuNzAxMzg4XSBpbyBzY2hlZHVsZXIga3liZXIgcmVnaXN0ZXJlZApb
ICAgIDcuNzA1NTY0XSBhdG9taWM2NF90ZXN0OiBwYXNzZWQgZm9yIHg4Ni02NCBwbGF0Zm9ybSB3
aXRoIENYOCBhbmQgd2l0aCBTU0UKWyAgICA3LjcxMjc1NF0gSU9BUElDWzJdOiBTZXQgSVJURSBl
bnRyeSAoUDoxIEZQRDowIERzdF9Nb2RlOjEgUmVkaXJfaGludDoxIFRyaWdfTW9kZTowIERsdnJ5
X01vZGU6MCBBdmFpbDowIFZlY3RvcjpFRiBEZXN0OjAwMDAwMTAwIFNJRDpGMEY4IFNROjAgU1ZU
OjEpClsgICAgNy43MjYzOTBdIElPQVBJQ1swXTogU2V0IHJvdXRpbmcgZW50cnkgKDItMTYgLT4g
MHhlZiAtPiBJUlEgMTYgTW9kZToxIEFjdGl2ZToxIERlc3Q6MSkKWyAgICA3LjczNDcwMl0gcGNp
ZXBvcnQgMDAwMDowMDowMS4wOiBQTUU6IFNpZ25hbGluZyB3aXRoIElSUSAxMjIKWyAgICA3Ljc0
MDc4MF0gcGNpZXBvcnQgMDAwMDowMDoxYy4wOiBQTUU6IFNpZ25hbGluZyB3aXRoIElSUSAxMjMK
WyAgICA3Ljc0Njc3M10gcGNpZXBvcnQgMDAwMDowMDoxYy4wOiBBRVI6IGVuYWJsZWQgd2l0aCBJ
UlEgMTIzClsgICAgNy43NTI2MjZdIHNocGNocDogU3RhbmRhcmQgSG90IFBsdWcgUENJIENvbnRy
b2xsZXIgRHJpdmVyIHZlcnNpb246IDAuNApbICAgIDcuNzU5NDY4XSBpbnRlbF9pZGxlOiBNV0FJ
VCBzdWJzdGF0ZXM6IDB4MTQyMTIwClsgICAgNy43NjQzMDVdIGludGVsX2lkbGU6IHYwLjUuMSBt
b2RlbCAweDVFClsgICAgNy43Njg3MjldIGludGVsX2lkbGU6IExvY2FsIEFQSUMgdGltZXIgaXMg
cmVsaWFibGUgaW4gYWxsIEMtc3RhdGVzClsgICAgNy43NzUzMjJdIGlucHV0OiBTbGVlcCBCdXR0
b24gYXMgL2RldmljZXMvTE5YU1lTVE06MDAvTE5YU1lCVVM6MDAvUE5QMEMwRTowMC9pbnB1dC9p
bnB1dDAKWyAgICA3Ljc4Mzg3MF0gQUNQSTogU2xlZXAgQnV0dG9uIFtTTFBCXQpbICAgIDcuNzg3
Njg2XSBpbnB1dDogUG93ZXIgQnV0dG9uIGFzIC9kZXZpY2VzL0xOWFNZU1RNOjAwL0xOWFNZQlVT
OjAwL1BOUDBDMEM6MDAvaW5wdXQvaW5wdXQxClsgICAgNy43OTYyMjddIEFDUEk6IFBvd2VyIEJ1
dHRvbiBbUFdSQl0KWyAgICA3LjgwMDA0NF0gaW5wdXQ6IFBvd2VyIEJ1dHRvbiBhcyAvZGV2aWNl
cy9MTlhTWVNUTTowMC9MTlhQV1JCTjowMC9pbnB1dC9pbnB1dDIKWyAgICA3LjgwNzY0NV0gQUNQ
STogUG93ZXIgQnV0dG9uIFtQV1JGXQpbICAgIDcuODEyNTcyXSB0aGVybWFsIExOWFRIRVJNOjAw
OiByZWdpc3RlcmVkIGFzIHRoZXJtYWxfem9uZTAKWyAgICA3LjgxODM2MF0gQUNQSTogVGhlcm1h
bCBab25lIFtUWjAwXSAoMjggQykKWyAgICA3LjgyMjg0Ml0gdGhlcm1hbCBMTlhUSEVSTTowMTog
cmVnaXN0ZXJlZCBhcyB0aGVybWFsX3pvbmUxClsgICAgNy44Mjg2MzldIEFDUEk6IFRoZXJtYWwg
Wm9uZSBbVFowMV0gKDMwIEMpClsgICAgNy44MzMwODldIEVSU1Q6IEVycm9yIFJlY29yZCBTZXJp
YWxpemF0aW9uIFRhYmxlIChFUlNUKSBzdXBwb3J0IGlzIGRpc2FibGVkLgpbICAgIDcuODQwNTI5
XSBFUlNUIERCRzogRVJTVCBzdXBwb3J0IGlzIGRpc2FibGVkLgpbICAgIDcuODQ1MzA0XSBTZXJp
YWw6IDgyNTAvMTY1NTAgZHJpdmVyLCA0IHBvcnRzLCBJUlEgc2hhcmluZyBlbmFibGVkClsgICAg
Ny44NTE3NjhdIDAwOjAxOiB0dHlTMCBhdCBJL08gMHgzZjggKGlycSA9IDQsIGJhc2VfYmF1ZCA9
IDExNTIwMCkgaXMgYSAxNjU1MEEKWyAgICA3Ljg1OTgxMV0gTm9uLXZvbGF0aWxlIG1lbW9yeSBk
cml2ZXIgdjEuMwpbICAgIDcuODY0MTgwXSBMaW51eCBhZ3BnYXJ0IGludGVyZmFjZSB2MC4xMDMK
WyAgICA3Ljg2OTE1MV0gcmRhYzogZGV2aWNlIGhhbmRsZXIgcmVnaXN0ZXJlZApbICAgIDcuODcz
NTM1XSBocF9zdzogZGV2aWNlIGhhbmRsZXIgcmVnaXN0ZXJlZApbICAgIDcuODc3OTU0XSBlbWM6
IGRldmljZSBoYW5kbGVyIHJlZ2lzdGVyZWQKWyAgICA3Ljg4MjI3Nl0gYWx1YTogZGV2aWNlIGhh
bmRsZXIgcmVnaXN0ZXJlZApbICAgIDcuODg2NjQ5XSBsaWJwaHk6IEZpeGVkIE1ESU8gQnVzOiBw
cm9iZWQKWyAgICA3Ljg5MDkxMV0gZTEwMDA6IEludGVsKFIpIFBSTy8xMDAwIE5ldHdvcmsgRHJp
dmVyIC0gdmVyc2lvbiA3LjMuMjEtazgtTkFQSQpbICAgIDcuODk4MDgwXSBlMTAwMDogQ29weXJp
Z2h0IChjKSAxOTk5LTIwMDYgSW50ZWwgQ29ycG9yYXRpb24uClsgICAgNy45MDU5MzRdIGUxMDAw
ZTogSW50ZWwoUikgUFJPLzEwMDAgTmV0d29yayBEcml2ZXIgLSAzLjIuNi1rClsgICAgNy45MTE4
OTNdIGUxMDAwZTogQ29weXJpZ2h0KGMpIDE5OTkgLSAyMDE1IEludGVsIENvcnBvcmF0aW9uLgpb
ICAgIDcuOTE3OTk1XSBJT0FQSUNbMl06IFNldCBJUlRFIGVudHJ5IChQOjEgRlBEOjAgRHN0X01v
ZGU6MSBSZWRpcl9oaW50OjEgVHJpZ19Nb2RlOjAgRGx2cnlfTW9kZTowIEF2YWlsOjAgVmVjdG9y
OkVGIERlc3Q6MDAwMDAxMDAgU0lEOkYwRjggU1E6MCBTVlQ6MSkKWyAgICA3LjkzMTY1NV0gSU9B
UElDWzBdOiBTZXQgcm91dGluZyBlbnRyeSAoMi0xOSAtPiAweGVmIC0+IElSUSAxOSBNb2RlOjEg
QWN0aXZlOjEgRGVzdDoxKQpbICAgIDcuOTM5OTczXSBlMTAwMGUgMDAwMDowMDoxZi42OiBJbnRl
cnJ1cHQgVGhyb3R0bGluZyBSYXRlIChpbnRzL3NlYykgc2V0IHRvIGR5bmFtaWMgY29uc2VydmF0
aXZlIG1vZGUKWyAgICA4LjE3ODA3NF0gZTEwMDBlIDAwMDA6MDA6MWYuNiAwMDAwOjAwOjFmLjYg
KHVuaW5pdGlhbGl6ZWQpOiByZWdpc3RlcmVkIFBIQyBjbG9jawpbICAgIDguMjUwMTUwXSBlMTAw
MGUgMDAwMDowMDoxZi42IGV0aDA6IChQQ0kgRXhwcmVzczoyLjVHVC9zOldpZHRoIHgxKSBmNDo4
ZTozODo3Yzo1YjpkZQpbICAgIDguMjU4MzEzXSBlMTAwMGUgMDAwMDowMDoxZi42IGV0aDA6IElu
dGVsKFIpIFBSTy8xMDAwIE5ldHdvcmsgQ29ubmVjdGlvbgpbICAgIDguMjY1MzkwXSBlMTAwMGUg
MDAwMDowMDoxZi42IGV0aDA6IE1BQzogMTIsIFBIWTogMTIsIFBCQSBObzogRkZGRkZGLTBGRgpb
ICAgIDguMjcyNDE2XSBpZ2I6IEludGVsKFIpIEdpZ2FiaXQgRXRoZXJuZXQgTmV0d29yayBEcml2
ZXIgLSB2ZXJzaW9uIDUuNi4wLWsKWyAgICA4LjI3OTUwNl0gaWdiOiBDb3B5cmlnaHQgKGMpIDIw
MDctMjAxNCBJbnRlbCBDb3Jwb3JhdGlvbi4KWyAgICA4LjI4NTIyNF0gaXhnYmU6IEludGVsKFIp
IDEwIEdpZ2FiaXQgUENJIEV4cHJlc3MgTmV0d29yayBEcml2ZXIgLSB2ZXJzaW9uIDUuMS4wLWsK
WyAgICA4LjI5MzA3Ml0gaXhnYmU6IENvcHlyaWdodCAoYykgMTk5OS0yMDE2IEludGVsIENvcnBv
cmF0aW9uLgpbICAgIDguMjk5MTI3XSBpNDBlOiBJbnRlbChSKSBFdGhlcm5ldCBDb25uZWN0aW9u
IFhMNzEwIE5ldHdvcmsgRHJpdmVyIC0gdmVyc2lvbiAyLjguMjAtawpbICAgIDguMzA3MjQzXSBp
NDBlOiBDb3B5cmlnaHQgKGMpIDIwMTMgLSAyMDE5IEludGVsIENvcnBvcmF0aW9uLgpbICAgIDgu
MzEzMzQzXSB1c2Jjb3JlOiByZWdpc3RlcmVkIG5ldyBpbnRlcmZhY2UgZHJpdmVyIGNhdGMKWyAg
ICA4LjMxODg4OF0gdXNiY29yZTogcmVnaXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZlciBrYXdl
dGgKWyAgICA4LjMyNDYwMV0gcGVnYXN1czogdjAuOS4zICgyMDEzLzA0LzI1KSwgUGVnYXN1cy9Q
ZWdhc3VzIElJIFVTQiBFdGhlcm5ldCBkcml2ZXIKWyAgICA4LjMzMjE5Ml0gdXNiY29yZTogcmVn
aXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZlciBwZWdhc3VzClsgICAgOC4zMzc5ODNdIHVzYmNv
cmU6IHJlZ2lzdGVyZWQgbmV3IGludGVyZmFjZSBkcml2ZXIgcnRsODE1MApbICAgIDguMzQzNzcy
XSB1c2Jjb3JlOiByZWdpc3RlcmVkIG5ldyBpbnRlcmZhY2UgZHJpdmVyIGFzaXgKWyAgICA4LjM0
OTMwMl0gdXNiY29yZTogcmVnaXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZlciBjZGNfZXRoZXIK
WyAgICA4LjM1NTI2M10gdXNiY29yZTogcmVnaXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZlciBj
ZGNfZWVtClsgICAgOC4zNjEwNTBdIHVzYmNvcmU6IHJlZ2lzdGVyZWQgbmV3IGludGVyZmFjZSBk
cml2ZXIgZG05NjAxClsgICAgOC4zNjY3NTRdIHVzYmNvcmU6IHJlZ2lzdGVyZWQgbmV3IGludGVy
ZmFjZSBkcml2ZXIgc21zYzc1eHgKWyAgICA4LjM3MjYzMV0gdXNiY29yZTogcmVnaXN0ZXJlZCBu
ZXcgaW50ZXJmYWNlIGRyaXZlciBzbXNjOTV4eApbICAgIDguMzc4NTA3XSB1c2Jjb3JlOiByZWdp
c3RlcmVkIG5ldyBpbnRlcmZhY2UgZHJpdmVyIGdsNjIwYQpbICAgIDguMzg0MjA4XSB1c2Jjb3Jl
OiByZWdpc3RlcmVkIG5ldyBpbnRlcmZhY2UgZHJpdmVyIG5ldDEwODAKWyAgICA4LjM4OTk5N10g
dXNiY29yZTogcmVnaXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZlciBwbHVzYgpbICAgIDguMzk1
NjEzXSB1c2Jjb3JlOiByZWdpc3RlcmVkIG5ldyBpbnRlcmZhY2UgZHJpdmVyIHJuZGlzX2hvc3QK
WyAgICA4LjQwMTY2MF0gdXNiY29yZTogcmVnaXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZlciBj
ZGNfc3Vic2V0ClsgICAgOC40MDc3MDddIHVzYmNvcmU6IHJlZ2lzdGVyZWQgbmV3IGludGVyZmFj
ZSBkcml2ZXIgemF1cnVzClsgICAgOC40MTM0MDldIHVzYmNvcmU6IHJlZ2lzdGVyZWQgbmV3IGlu
dGVyZmFjZSBkcml2ZXIgTU9TQ0hJUCB1c2ItZXRoZXJuZXQgZHJpdmVyClsgICAgOC40MjA5OTdd
IHVzYmNvcmU6IHJlZ2lzdGVyZWQgbmV3IGludGVyZmFjZSBkcml2ZXIgaW50NTF4MQpbICAgIDgu
NDI2Nzg0XSB1c2Jjb3JlOiByZWdpc3RlcmVkIG5ldyBpbnRlcmZhY2UgZHJpdmVyIGlwaGV0aApb
ICAgIDguNDMyNDg2XSB1c2Jjb3JlOiByZWdpc3RlcmVkIG5ldyBpbnRlcmZhY2UgZHJpdmVyIHNp
ZXJyYV9uZXQKWyAgICA4LjQzODY1M10gZWhjaV9oY2Q6IFVTQiAyLjAgJ0VuaGFuY2VkJyBIb3N0
IENvbnRyb2xsZXIgKEVIQ0kpIERyaXZlcgpbICAgIDguNDQ1MzIwXSBlaGNpLXBjaTogRUhDSSBQ
Q0kgcGxhdGZvcm0gZHJpdmVyClsgICAgOC40NDk5MDRdIG9oY2lfaGNkOiBVU0IgMS4xICdPcGVu
JyBIb3N0IENvbnRyb2xsZXIgKE9IQ0kpIERyaXZlcgpbICAgIDguNDU2MjA5XSBvaGNpLXBjaTog
T0hDSSBQQ0kgcGxhdGZvcm0gZHJpdmVyClsgICAgOC40NjA3OTFdIHVoY2lfaGNkOiBVU0IgVW5p
dmVyc2FsIEhvc3QgQ29udHJvbGxlciBJbnRlcmZhY2UgZHJpdmVyClsgICAgOC40NjczNzhdIHho
Y2lfaGNkIDAwMDA6MDA6MTQuMDogeEhDSSBIb3N0IENvbnRyb2xsZXIKWyAgICA4LjQ3Mjg1N10g
eGhjaV9oY2QgMDAwMDowMDoxNC4wOiBuZXcgVVNCIGJ1cyByZWdpc3RlcmVkLCBhc3NpZ25lZCBi
dXMgbnVtYmVyIDEKWyAgICA4LjQ4MTUxNF0geGhjaV9oY2QgMDAwMDowMDoxNC4wOiBoY2MgcGFy
YW1zIDB4MjAwMDc3YzEgaGNpIHZlcnNpb24gMHgxMDAgcXVpcmtzIDB4MDAwMDAwMDAwMTEwOTgx
MApbICAgIDguNDkwODYzXSB4aGNpX2hjZCAwMDAwOjAwOjE0LjA6IGNhY2hlIGxpbmUgc2l6ZSBv
ZiA2NCBpcyBub3Qgc3VwcG9ydGVkClsgICAgOC40OTc4OTBdIHVzYiB1c2IxOiBOZXcgVVNCIGRl
dmljZSBmb3VuZCwgaWRWZW5kb3I9MWQ2YiwgaWRQcm9kdWN0PTAwMDIsIGJjZERldmljZT0gNS4w
NwpbICAgIDguNTA2MzM4XSB1c2IgdXNiMTogTmV3IFVTQiBkZXZpY2Ugc3RyaW5nczogTWZyPTMs
IFByb2R1Y3Q9MiwgU2VyaWFsTnVtYmVyPTEKWyAgICA4LjUxMzc0OV0gdXNiIHVzYjE6IFByb2R1
Y3Q6IHhIQ0kgSG9zdCBDb250cm9sbGVyClsgICAgOC41MTg3NTZdIHVzYiB1c2IxOiBNYW51ZmFj
dHVyZXI6IExpbnV4IDUuNy4wLTAxNzg3LWdkODNmOTU5YjVlN2E2IHhoY2ktaGNkClsgICAgOC41
MjYwMTFdIHVzYiB1c2IxOiBTZXJpYWxOdW1iZXI6IDAwMDA6MDA6MTQuMApbICAgIDguNTMwOTQ2
XSBodWIgMS0wOjEuMDogVVNCIGh1YiBmb3VuZApbICAgIDguNTM0ODQ2XSBodWIgMS0wOjEuMDog
MTYgcG9ydHMgZGV0ZWN0ZWQKWyAgICA4LjUzOTg1N10geGhjaV9oY2QgMDAwMDowMDoxNC4wOiB4
SENJIEhvc3QgQ29udHJvbGxlcgpbICAgIDguNTQ1MzY0XSB4aGNpX2hjZCAwMDAwOjAwOjE0LjA6
IG5ldyBVU0IgYnVzIHJlZ2lzdGVyZWQsIGFzc2lnbmVkIGJ1cyBudW1iZXIgMgpbICAgIDguNTUy
OTc5XSB4aGNpX2hjZCAwMDAwOjAwOjE0LjA6IEhvc3Qgc3VwcG9ydHMgVVNCIDMuMCBTdXBlclNw
ZWVkClsgICAgOC41NTk0MTRdIHVzYiB1c2IyOiBOZXcgVVNCIGRldmljZSBmb3VuZCwgaWRWZW5k
b3I9MWQ2YiwgaWRQcm9kdWN0PTAwMDMsIGJjZERldmljZT0gNS4wNwpbICAgIDguNTY3ODcyXSB1
c2IgdXNiMjogTmV3IFVTQiBkZXZpY2Ugc3RyaW5nczogTWZyPTMsIFByb2R1Y3Q9MiwgU2VyaWFs
TnVtYmVyPTEKWyAgICA4LjU3NTI4M10gdXNiIHVzYjI6IFByb2R1Y3Q6IHhIQ0kgSG9zdCBDb250
cm9sbGVyClsgICAgOC41ODAyOTRdIHVzYiB1c2IyOiBNYW51ZmFjdHVyZXI6IExpbnV4IDUuNy4w
LTAxNzg3LWdkODNmOTU5YjVlN2E2IHhoY2ktaGNkClsgICAgOC41ODc1NDldIHVzYiB1c2IyOiBT
ZXJpYWxOdW1iZXI6IDAwMDA6MDA6MTQuMApbICAgIDguNTkyNDcxXSBodWIgMi0wOjEuMDogVVNC
IGh1YiBmb3VuZApbICAgIDguNTk2MzcxXSBodWIgMi0wOjEuMDogMTAgcG9ydHMgZGV0ZWN0ZWQK
WyAgICA4LjYwMDk2NF0gdXNiOiBwb3J0IHBvd2VyIG1hbmFnZW1lbnQgbWF5IGJlIHVucmVsaWFi
bGUKWyAgICA4LjYwNjU1OV0gdXNiY29yZTogcmVnaXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZl
ciB1c2JzZXJpYWxfZ2VuZXJpYwpbICAgIDguNjEzMjExXSB1c2JzZXJpYWw6IFVTQiBTZXJpYWwg
c3VwcG9ydCByZWdpc3RlcmVkIGZvciBnZW5lcmljClsgICAgOC42MTkzNjJdIGk4MDQyOiBQTlA6
IE5vIFBTLzIgY29udHJvbGxlciBmb3VuZC4KWyAgICA4LjYyNDI0N10gbW91c2VkZXY6IFBTLzIg
bW91c2UgZGV2aWNlIGNvbW1vbiBmb3IgYWxsIG1pY2UKWyAgICA4LjYzMDE2Nl0gcnRjX2Ntb3Mg
MDA6MDQ6IFJUQyBjYW4gd2FrZSBmcm9tIFM0ClsgICAgOC42MzU0MTBdIHJ0Y19jbW9zIDAwOjA0
OiByZWdpc3RlcmVkIGFzIHJ0YzAKWyAgICA4LjY0MDE0OF0gcnRjX2Ntb3MgMDA6MDQ6IHNldHRp
bmcgc3lzdGVtIGNsb2NrIHRvIDIwMjAtMDYtMjFUMDE6MzE6NTEgVVRDICgxNTkyNzAzMTExKQpb
ICAgIDguNjQ4NDc0XSBydGNfY21vcyAwMDowNDogYWxhcm1zIHVwIHRvIG9uZSBtb250aCwgeTNr
LCAyNDIgYnl0ZXMgbnZyYW0sIGhwZXQgaXJxcwpbICAgIDguNjU2MzkyXSBpODAxX3NtYnVzIDAw
MDA6MDA6MWYuNDogU1BEIFdyaXRlIERpc2FibGUgaXMgc2V0ClsgICAgOC42NjIyOTddIGk4MDFf
c21idXMgMDAwMDowMDoxZi40OiBTTUJ1cyB1c2luZyBQQ0kgaW50ZXJydXB0ClsgICAgOC42Njk2
MjRdIHRzYzogUmVmaW5lZCBUU0MgY2xvY2tzb3VyY2UgY2FsaWJyYXRpb246IDM0MDguMDAwIE1I
egpbICAgIDguNjcxMTIxXSBpVENPX3dkdDogSW50ZWwgVENPIFdhdGNoRG9nIFRpbWVyIERyaXZl
ciB2MS4xMQpbICAgIDguNjc1OTQ0XSBjbG9ja3NvdXJjZTogdHNjOiBtYXNrOiAweGZmZmZmZmZm
ZmZmZmZmZmYgbWF4X2N5Y2xlczogMHgzMTFmZDNjZDQ5NCwgbWF4X2lkbGVfbnM6IDQ0MDc5NTIy
Mzg3OSBucwpbICAgIDguNjgxNzQ1XSBpVENPX3dkdDogRm91bmQgYSBJbnRlbCBQQ0ggVENPIGRl
dmljZSAoVmVyc2lvbj00LCBUQ09CQVNFPTB4MDQwMCkKWyAgICA4LjY5OTI3M10gY2xvY2tzb3Vy
Y2U6IFN3aXRjaGVkIHRvIGNsb2Nrc291cmNlIHRzYwpbICAgIDguNjk5NDAxXSBpVENPX3dkdDog
aW5pdGlhbGl6ZWQuIGhlYXJ0YmVhdD0zMCBzZWMgKG5vd2F5b3V0PTApClsgICAgOC43MTA1NDVd
IGlUQ09fdmVuZG9yX3N1cHBvcnQ6IHZlbmRvci1zdXBwb3J0PTAKWyAgICA4LjcxNTM2OV0gaW50
ZWxfcHN0YXRlOiBJbnRlbCBQLXN0YXRlIGRyaXZlciBpbml0aWFsaXppbmcKWyAgICA4LjcyMTE0
Nl0gY3B1ZnJlcTogY3B1ZnJlcV9vbmxpbmU6IEZhaWxlZCB0byBpbml0aWFsaXplIHBvbGljeSBm
b3IgY3B1OiAwICgtNjEpClsgICAgOC43Mjg5MDBdIGNwdWZyZXE6IGNwdWZyZXFfb25saW5lOiBG
YWlsZWQgdG8gaW5pdGlhbGl6ZSBwb2xpY3kgZm9yIGNwdTogMSAoLTYxKQpbICAgIDguNzM2NjE1
XSBjcHVmcmVxOiBjcHVmcmVxX29ubGluZTogRmFpbGVkIHRvIGluaXRpYWxpemUgcG9saWN5IGZv
ciBjcHU6IDIgKC02MSkKWyAgICA4Ljc0NDQwMF0gY3B1ZnJlcTogY3B1ZnJlcV9vbmxpbmU6IEZh
aWxlZCB0byBpbml0aWFsaXplIHBvbGljeSBmb3IgY3B1OiAzICgtNjEpClsgICAgOC43NTIyMjJd
IGNwdWZyZXE6IGNwdWZyZXFfb25saW5lOiBGYWlsZWQgdG8gaW5pdGlhbGl6ZSBwb2xpY3kgZm9y
IGNwdTogNCAoLTYxKQpbICAgIDguNzYwMDEwXSBjcHVmcmVxOiBjcHVmcmVxX29ubGluZTogRmFp
bGVkIHRvIGluaXRpYWxpemUgcG9saWN5IGZvciBjcHU6IDUgKC02MSkKWyAgICA4Ljc2ODA3N10g
Y3B1ZnJlcTogY3B1ZnJlcV9vbmxpbmU6IEZhaWxlZCB0byBpbml0aWFsaXplIHBvbGljeSBmb3Ig
Y3B1OiA2ICgtNjEpClsgICAgOC43NzU4OTFdIGNwdWZyZXE6IGNwdWZyZXFfb25saW5lOiBGYWls
ZWQgdG8gaW5pdGlhbGl6ZSBwb2xpY3kgZm9yIGNwdTogNyAoLTYxKQpbICAgIDguNzgzODYxXSBo
aWQ6IHJhdyBISUQgZXZlbnRzIGRyaXZlciAoQykgSmlyaSBLb3NpbmEKWyAgICA4Ljc4OTIxMV0g
dXNiY29yZTogcmVnaXN0ZXJlZCBuZXcgaW50ZXJmYWNlIGRyaXZlciB1c2JoaWQKWyAgICA4Ljc5
NDkwOF0gdXNiaGlkOiBVU0IgSElEIGNvcmUgZHJpdmVyClsgICAgOC43OTg5MDJdIGRyb3BfbW9u
aXRvcjogSW5pdGlhbGl6aW5nIG5ldHdvcmsgZHJvcCBtb25pdG9yIHNlcnZpY2UKWyAgICA4Ljgw
NTM2NV0gSW5pdGlhbGl6aW5nIFhGUk0gbmV0bGluayBzb2NrZXQKWyAgICA4LjgwOTgxN10gTkVU
OiBSZWdpc3RlcmVkIHByb3RvY29sIGZhbWlseSAxMApbICAgIDguODE0NTg2XSBTZWdtZW50IFJv
dXRpbmcgd2l0aCBJUHY2ClsgICAgOC44MTgzODldIE5FVDogUmVnaXN0ZXJlZCBwcm90b2NvbCBm
YW1pbHkgMTcKWyAgICA4LjgyMjk2OV0gOXBuZXQ6IEluc3RhbGxpbmcgOVAyMDAwIHN1cHBvcnQK
WyAgICA4LjgyNzM2N10gbXBsc19nc286IE1QTFMgR1NPIHN1cHBvcnQKWyAgICA4LjgzMjIwNF0g
bWljcm9jb2RlOiBzaWc9MHg1MDZlMywgcGY9MHgyLCByZXZpc2lvbj0weGRjClsgICAgOC44Mzc5
NTNdIG1pY3JvY29kZTogTWljcm9jb2RlIFVwZGF0ZSBEcml2ZXI6IHYyLjIuClsgICAgOC44Mzc5
NTVdIElQSSBzaG9ydGhhbmQgYnJvYWRjYXN0OiBlbmFibGVkClsgICAgOC44NDc2MTJdIC4uLiBB
UElDIElEOiAgICAgIDAwMDAwMDAwICgwKQpbICAgIDguODQ4NjEwXSAuLi4gQVBJQyBWRVJTSU9O
OiAwMTA2MDAxNQpbICAgIDguODQ4NjEwXSAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAw
MDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwClsgICAgOC44NjI2MjBdIDAwMDAwMDAw
MDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAK
WyAgICA4Ljg2NTYxN10gdXNiIDEtNDogbmV3IGxvdy1zcGVlZCBVU0IgZGV2aWNlIG51bWJlciAy
IHVzaW5nIHhoY2lfaGNkClsgICAgOC44NjI2MjBdIDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAw
MDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAwMDAKWyAgICA4Ljg3MDAxN10gbnVt
YmVyIG9mIE1QIElSUSBzb3VyY2VzOiAxNS4KWyAgICA4Ljg3MDAxN10gbnVtYmVyIG9mIElPLUFQ
SUMgIzIgcmVnaXN0ZXJzOiAxMjAuClsgICAgOC44NzAwMThdIHRlc3RpbmcgdGhlIElPIEFQSUMu
Li4uLi4uLi4uLi4uLi4uLi4uLi4uLgpbICAgIDguODk3ODc3XSBJTyBBUElDICMyLi4uLi4uClsg
ICAgOC45MDA4OTFdIC4uLi4gcmVnaXN0ZXIgIzAwOiAwMjAwMDAwMApbICAgIDguOTA0ODU1XSAu
Li4uLi4uICAgIDogcGh5c2ljYWwgQVBJQyBpZDogMDIKWyAgICA4LjkwOTMzNl0gLi4uLi4uLiAg
ICA6IERlbGl2ZXJ5IFR5cGU6IDAKWyAgICA4LjkxMzQ3Ml0gLi4uLi4uLiAgICA6IExUUyAgICAg
ICAgICA6IDAKWyAgICA4LjkxNzYwOV0gLi4uLiByZWdpc3RlciAjMDE6IDAwNzcwMDIwClsgICAg
OC45MjE1NzFdIC4uLi4uLi4gICAgIDogbWF4IHJlZGlyZWN0aW9uIGVudHJpZXM6IDc3ClsgICAg
OC45MjY3NjhdIC4uLi4uLi4gICAgIDogUFJRIGltcGxlbWVudGVkOiAwClsgICAgOC45MzExNjFd
IC4uLi4uLi4gICAgIDogSU8gQVBJQyB2ZXJzaW9uOiAyMApbICAgIDguOTM1NjQxXSAuLi4uIHJl
Z2lzdGVyICMwMjogMDAwMDAwMDAKWyAgICA4LjkzOTYwM10gLi4uLi4uLiAgICAgOiBhcmJpdHJh
dGlvbjogMDAKWyAgICA4Ljk0MzczOF0gLi4uLiBJUlEgcmVkaXJlY3Rpb24gdGFibGU6ClsgICAg
OC45NDc3MDJdIElPQVBJQyAwOgpbICAgIDguOTUwMTIzXSAgcGluMDAsIGRpc2FibGVkLCBlZGdl
ICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAg
OC45NTgxMzBdICBwaW4wMSwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBT
KDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA4Ljk2NjEzOF0gIHBpbjAyLCBlbmFibGVk
ICwgZWRnZSAsIGhpZ2gsIFYoMDIpLCBJUlIoMCksIFMoMCksIHJlbWFwcGVkLCBJKDAwMDEpLCAg
WigwKQpbICAgIDguOTc0NDA0XSAgcGluMDMsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCks
IElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOC45ODI0MTFdICBwaW4w
NCwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwg
RCgwMCksIE0oMCkKWyAgICA4Ljk5MDQxOV0gIHBpbjA1LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gs
IFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDguOTk4NDI1
XSAgcGluMDYsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5
c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4wMDY0NjNdICBwaW4wNywgZGlzYWJsZWQsIGVkZ2Ug
LCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5
LjAwOTc0Nl0gdXNiIDEtNDogTmV3IFVTQiBkZXZpY2UgZm91bmQsIGlkVmVuZG9yPTE0ZGQsIGlk
UHJvZHVjdD0xMDA3LCBiY2REZXZpY2U9IDAuMDAKWyAgICA5LjAxNDQ3MF0gIHBpbjA4LCBlbmFi
bGVkICwgZWRnZSAsIGhpZ2gsIFYoMDgpLCBJUlIoMCksIFMoMCksIHJlbWFwcGVkLCBJKDAwMDcp
LCAgWigwKQpbICAgIDkuMDIyODQ5XSB1c2IgMS00OiBOZXcgVVNCIGRldmljZSBzdHJpbmdzOiBN
ZnI9MSwgUHJvZHVjdD0yLCBTZXJpYWxOdW1iZXI9NwpbICAgIDkuMDMxMTI5XSAgcGluMDksIGVu
YWJsZWQgLCBsZXZlbCwgaGlnaCwgVigwOSksIElSUigwKSwgUygwKSwgcmVtYXBwZWQsIEkoMDAw
OCksICBaKDApClsgICAgOS4wMzgzNzddIHVzYiAxLTQ6IFByb2R1Y3Q6IEQyQ0lNLURWVVNCClsg
ICAgOS4wMzgzNzhdIHVzYiAxLTQ6IE1hbnVmYWN0dXJlcjogUmFyaXRhbgpbICAgIDkuMDQ2Njc2
XSAgcGluMGEsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5
c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4wNTA4MTJdIHVzYiAxLTQ6IFNlcmlhbE51bWJlcjog
SFVYNDkwMDA4MTAwMDAwMDcKWyAgICA5LjA1NTA0NF0gIHBpbjBiLCBkaXNhYmxlZCwgZWRnZSAs
IGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDgwKSwgTSgyKQpbICAgIDku
MDY5ODg1XSBpbnB1dDogUmFyaXRhbiBEMkNJTS1EVlVTQiBhcyAvZGV2aWNlcy9wY2kwMDAwOjAw
LzAwMDA6MDA6MTQuMC91c2IxLzEtNC8xLTQ6MS4wLzAwMDM6MTRERDoxMDA3LjAwMDEvaW5wdXQv
aW5wdXQzClsgICAgOS4wNzAxODNdICBwaW4wYywgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAw
KSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjA3MDE5M10gIHBp
bjBkLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2Fs
LCBEKDAwKSwgTSgwKQpbICAgIDkuMTA1NTQ4XSAgcGluMGUsIGRpc2FibGVkLCBlZGdlICwgaGln
aCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4xMTM1
NTRdICBwaW4wZiwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBw
aHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjEyMTU1OF0gIHBpbjEwLCBlbmFibGVkICwgbGV2
ZWwsIGxvdyAsIFYoMTApLCBJUlIoMCksIFMoMCksIHJlbWFwcGVkLCBJKDAwMEYpLCAgWigwKQpb
ICAgIDkuMTI5NzA5XSBoaWQtZ2VuZXJpYyAwMDAzOjE0REQ6MTAwNy4wMDAxOiBpbnB1dCxoaWRy
YXcwOiBVU0IgSElEIHYxLjEwIEtleWJvYXJkIFtSYXJpdGFuIEQyQ0lNLURWVVNCXSBvbiB1c2It
MDAwMDowMDoxNC4wLTQvaW5wdXQwClsgICAgOS4xMjk4NTBdICBwaW4xMSwgZGlzYWJsZWQsIGVk
Z2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAg
ICA5LjE0NjE3NF0gaW5wdXQ6IFJhcml0YW4gRDJDSU0tRFZVU0IgYXMgL2RldmljZXMvcGNpMDAw
MDowMC8wMDAwOjAwOjE0LjAvdXNiMS8xLTQvMS00OjEuMS8wMDAzOjE0REQ6MTAwNy4wMDAyL2lu
cHV0L2lucHV0NApbICAgIDkuMTQ5OTk0XSAgcGluMTIsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwg
VigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4xNjE0OTFd
IGhpZC1nZW5lcmljIDAwMDM6MTRERDoxMDA3LjAwMDI6IGlucHV0LGhpZHJhdzE6IFVTQiBISUQg
djEuMTAgTW91c2UgW1Jhcml0YW4gRDJDSU0tRFZVU0JdIG9uIHVzYi0wMDAwOjAwOjE0LjAtNC9p
bnB1dDEKWyAgICA5LjE2OTM1Nl0gIHBpbjEzLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDAp
LCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuMTg1ODYzXSBpbnB1
dDogUmFyaXRhbiBEMkNJTS1EVlVTQiBhcyAvZGV2aWNlcy9wY2kwMDAwOjAwLzAwMDA6MDA6MTQu
MC91c2IxLzEtNC8xLTQ6MS4yLzAwMDM6MTRERDoxMDA3LjAwMDMvaW5wdXQvaW5wdXQ1ClsgICAg
OS4xODkyMzVdICBwaW4xNCwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBT
KDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjIwMDgwMl0gaGlkLWdlbmVyaWMgMDAw
MzoxNEREOjEwMDcuMDAwMzogaW5wdXQsaGlkcmF3MjogVVNCIEhJRCB2MS4xMCBNb3VzZSBbUmFy
aXRhbiBEMkNJTS1EVlVTQl0gb24gdXNiLTAwMDA6MDA6MTQuMC00L2lucHV0MgpbICAgIDkuMjA4
NjAxXSAgcGluMTUsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwg
cGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4yMjg0ODFdICBwaW4xNiwgZGlzYWJsZWQsIGVk
Z2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAg
ICA5LjIzNjQ4Nl0gIHBpbjE3LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCks
IFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuMjQ0NDk0XSAgcGluMTgsIGRpc2Fi
bGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBN
KDApClsgICAgOS4yNTI0OTldICBwaW4xOSwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwg
SVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjI2MDUxNl0gIHBpbjFh
LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBE
KDAwKSwgTSgwKQpbICAgIDkuMjY4NTM2XSAgcGluMWIsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwg
VigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4yNzY1NTRd
ICBwaW4xYywgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlz
aWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjI4NDU2N10gIHBpbjFkLCBkaXNhYmxlZCwgZWRnZSAs
IGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgyKQpbICAgIDku
MjkyNTc1XSAgcGluMWUsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygw
KSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4zMDA1NzldICBwaW4xZiwgZGlzYWJsZWQs
IGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkK
WyAgICA5LjMwODU4Nl0gIHBpbjIwLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIo
MCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuMzE2NTkwXSAgcGluMjEsIGRp
c2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDAp
LCBNKDApClsgICAgOS4zMjQ1OTZdICBwaW4yMiwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAw
KSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjMzMjYwM10gIHBp
bjIzLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2Fs
LCBEKDAwKSwgTSgwKQpbICAgIDkuMzQwNjEwXSAgcGluMjQsIGRpc2FibGVkLCBlZGdlICwgaGln
aCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4zNDg2
MThdICBwaW4yNSwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBw
aHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjM1NjYyMl0gIHBpbjI2LCBkaXNhYmxlZCwgZWRn
ZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAg
IDkuMzY0NjI5XSAgcGluMjcsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwg
UygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS4zNzI2MzhdICBwaW4yOCwgZGlzYWJs
ZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0o
MCkKWyAgICA5LjM4MDY0NF0gIHBpbjI5LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJ
UlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuMzg4NjUyXSAgcGluMmEs
IGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQo
MDApLCBNKDApClsgICAgOS4zOTY2NThdICBwaW4yYiwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBW
KDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjQwNDY2M10g
IHBpbjJjLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNp
Y2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNDEyNjY3XSAgcGluMmQsIGRpc2FibGVkLCBlZGdlICwg
aGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS40
MjA2NzNdICBwaW4yZSwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDAp
LCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjQyODY4MF0gIHBpbjJmLCBkaXNhYmxlZCwg
ZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpb
ICAgIDkuNDM2Njg1XSAgcGluMzAsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigw
KSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS40NDQ2OTFdICBwaW4zMSwgZGlz
YWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCks
IE0oMCkKWyAgICA5LjQ1MjY5N10gIHBpbjMyLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDAp
LCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNDYwNzA1XSAgcGlu
MzMsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWws
IEQoMDApLCBNKDApClsgICAgOS40Njg3MTJdICBwaW4zNCwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdo
LCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjQ3Njcy
MF0gIHBpbjM1LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBo
eXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNDg0NzI0XSAgcGluMzYsIGRpc2FibGVkLCBlZGdl
ICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAg
OS40OTI3MzZdICBwaW4zNywgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAyKSwgSVJSKDApLCBT
KDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMikKWyAgICA5LjUwMDc1M10gIHBpbjM4LCBkaXNhYmxl
ZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgw
KQpbICAgIDkuNTA4Nzc0XSAgcGluMzksIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElS
UigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS41MTY3OTVdICBwaW4zYSwg
ZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgw
MCksIE0oMCkKWyAgICA5LjUyNDgwN10gIHBpbjNiLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYo
MDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgyKQpbICAgIDkuNTMyODE3XSAg
cGluM2MsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2lj
YWwsIEQoMDApLCBNKDApClsgICAgOS41NDA4MjRdICBwaW4zZCwgZGlzYWJsZWQsIGVkZ2UgLCBo
aWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjU0
ODgyOV0gIHBpbjNlLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCks
IHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNTU2ODM2XSAgcGluM2YsIGRpc2FibGVkLCBl
ZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsg
ICAgOS41NjQ4NDRdICBwaW40MCwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDAp
LCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjU3Mjg1MF0gIHBpbjQxLCBkaXNh
YmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwg
TSgwKQpbICAgIDkuNTgwODU2XSAgcGluNDIsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCks
IElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS41ODg4NjJdICBwaW40
MywgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwg
RCgwMCksIE0oMCkKWyAgICA5LjU5Njg3MF0gIHBpbjQ0LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gs
IFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNjA0ODc4
XSAgcGluNDUsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5
c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS42MTI4ODNdICBwaW40NiwgZGlzYWJsZWQsIGVkZ2Ug
LCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5
LjYyMDg5MV0gIHBpbjQ3LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMo
MCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNjI4ODk2XSAgcGluNDgsIGRpc2FibGVk
LCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDAp
ClsgICAgOS42MzY5MDRdICBwaW40OSwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJS
KDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjY0NDkxM10gIHBpbjRhLCBk
aXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDEpLCBJUlIoMCksIFMoMCksIGxvZ2ljYWwgLCBEKDQw
KSwgTSgyKQpbICAgIDkuNjUyOTE4XSAgcGluNGIsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigw
MCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS42NjA5MjddICBw
aW40YywgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNh
bCwgRCgwMCksIE0oMCkKWyAgICA5LjY2ODkzNF0gIHBpbjRkLCBkaXNhYmxlZCwgZWRnZSAsIGhp
Z2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNjc2
OTQwXSAgcGluNGUsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwg
cGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS42ODQ5NDldICBwaW40ZiwgZGlzYWJsZWQsIGVk
Z2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAg
ICA5LjY5Mjk1N10gIHBpbjUwLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCks
IFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNzAwOTY3XSAgcGluNTEsIGRpc2Fi
bGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBN
KDApClsgICAgOS43MDg5NzRdICBwaW41MiwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwg
SVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5LjcxNjk4M10gIHBpbjUz
LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBE
KDAwKSwgTSgwKQpbICAgIDkuNzI0OTkzXSAgcGluNTQsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwg
VigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS43MzMwMTBd
ICBwaW41NSwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlz
aWNhbCwgRCgwMCksIE0oMCkKWyAgICA5Ljc0MTAyOV0gIHBpbjU2LCBkaXNhYmxlZCwgZWRnZSAs
IGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDku
NzQ5MDUyXSAgcGluNTcsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygw
KSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS43NTcwNzVdICBwaW41OCwgZGlzYWJsZWQs
IGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkK
WyAgICA5Ljc2NTA4NF0gIHBpbjU5LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIo
MCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuNzczMDkyXSAgcGluNWEsIGRp
c2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDAp
LCBNKDApClsgICAgOS43ODExMDFdICBwaW41YiwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAw
KSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5Ljc4OTEwOF0gIHBp
bjVjLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2Fs
LCBEKDAwKSwgTSgwKQpbICAgIDkuNzk3MTE1XSAgcGluNWQsIGRpc2FibGVkLCBlZGdlICwgaGln
aCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS44MDUx
MjZdICBwaW41ZSwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBy
ZW1hcHBlZCwgSSg0MTQ0KSwgIFooMikKWyAgICA5LjgxNTQxNF0gIHBpbjVmLCBkaXNhYmxlZCwg
ZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpb
ICAgIDkuODIzNDIzXSAgcGluNjAsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigw
KSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS44MzE0MzJdICBwaW42MSwgZGlz
YWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCks
IE0oMCkKWyAgICA5LjgzOTQ0M10gIHBpbjYyLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDAp
LCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuODQ3NDQ5XSAgcGlu
NjMsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWws
IEQoMDApLCBNKDApClsgICAgOS44NTU0NTVdICBwaW42NCwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdo
LCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5Ljg2MzQ2
M10gIHBpbjY1LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBo
eXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuODcxNDY5XSAgcGluNjYsIGRpc2FibGVkLCBlZGdl
ICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAg
OS44Nzk0NzZdICBwaW42NywgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBT
KDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5Ljg4NzQ4NF0gIHBpbjY4LCBkaXNhYmxl
ZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgw
KQpbICAgIDkuODk1NDg4XSAgcGluNjksIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElS
UigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS45MDM1MDldICBwaW42YSwg
ZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgw
MCksIE0oMCkKWyAgICA5LjkxMTUzMV0gIHBpbjZiLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYo
MDgpLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDgwKSwgTSgyKQpbICAgIDkuOTE5NTUyXSAg
cGluNmMsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2lj
YWwsIEQoMDApLCBNKDApClsgICAgOS45Mjc1NzFdICBwaW42ZCwgZGlzYWJsZWQsIGVkZ2UgLCBo
aWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5Ljkz
NTU5M10gIHBpbjZlLCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCks
IHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuOTQzNjAxXSAgcGluNmYsIGRpc2FibGVkLCBl
ZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsg
ICAgOS45NTE2MDZdICBwaW43MCwgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDAp
LCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgICA5Ljk1OTYyNl0gIHBpbjcxLCBkaXNh
YmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwg
TSgwKQpbICAgIDkuOTY3NjQ5XSAgcGluNzIsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCks
IElSUigwKSwgUygwKSwgcGh5c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS45NzU2ODVdICBwaW43
MywgZGlzYWJsZWQsIGVkZ2UgLCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwg
RCgwMCksIE0oMCkKWyAgICA5Ljk4MzcyMF0gIHBpbjc0LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gs
IFYoMDApLCBJUlIoMCksIFMoMCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgIDkuOTkxNzQw
XSAgcGluNzUsIGRpc2FibGVkLCBlZGdlICwgaGlnaCwgVigwMCksIElSUigwKSwgUygwKSwgcGh5
c2ljYWwsIEQoMDApLCBNKDApClsgICAgOS45OTk3NzBdICBwaW43NiwgZGlzYWJsZWQsIGVkZ2Ug
LCBoaWdoLCBWKDAwKSwgSVJSKDApLCBTKDApLCBwaHlzaWNhbCwgRCgwMCksIE0oMCkKWyAgIDEw
LjAwNzc5NF0gIHBpbjc3LCBkaXNhYmxlZCwgZWRnZSAsIGhpZ2gsIFYoMDApLCBJUlIoMCksIFMo
MCksIHBoeXNpY2FsLCBEKDAwKSwgTSgwKQpbICAgMTAuMDE1ODA2XSBJUlEgdG8gcGluIG1hcHBp
bmdzOgpbICAgMTAuMDE5MTY1XSBJUlEwIC0+IDA6MgpbICAgMTAuMDIxNzUxXSBJUlExIC0+IDA6
MQpbICAgMTAuMDI0MzM0XSBJUlEzIC0+IDA6MwpbICAgMTAuMDI2OTE4XSBJUlE0IC0+IDA6NApb
ICAgMTAuMDI5NTAxXSBJUlE1IC0+IDA6NQpbICAgMTAuMDMyMDg3XSBJUlE2IC0+IDA6NgpbICAg
MTAuMDM0NzEyXSBJUlE3IC0+IDA6NwpbICAgMTAuMDM3Mjk3XSBJUlE4IC0+IDA6OApbICAgMTAu
MDM5ODgxXSBJUlE5IC0+IDA6OQpbICAgMTAuMDQyNDY1XSBJUlExMCAtPiAwOjEwClsgICAxMC4w
NDUyMjJdIElSUTExIC0+IDA6MTEKWyAgIDEwLjA0Nzk4MF0gSVJRMTIgLT4gMDoxMgpbICAgMTAu
MDUwNzYyXSBJUlExMyAtPiAwOjEzClsgICAxMC4wNTM1MTldIElSUTE0IC0+IDA6MTQKWyAgIDEw
LjA1NjI3NF0gSVJRMTUgLT4gMDoxNQpbICAgMTAuMDU5MDMxXSBJUlExNiAtPiAwOjE2ClsgICAx
MC4wNjE3ODldIElSUTE5IC0+IDA6MTkKWyAgIDEwLjA2NDU0Nl0gLi4uLi4uLi4uLi4uLi4uLi4u
Li4uLi4uLi4uLi4uLi4uLi4uIGRvbmUuClsgICAxMC4wNjk4MTVdIHNjaGVkX2Nsb2NrOiBNYXJr
aW5nIHN0YWJsZSAoOTA5Mzc2OTg1MiwgOTc2MDM2NDY0KS0+KDExMTMxMjI5OTQ4LCAtMTA2MTQy
MzYzMikKWyAgIDEwLjA3ODU2OV0gcmVnaXN0ZXJlZCB0YXNrc3RhdHMgdmVyc2lvbiAxClsgICAx
MC4wODI4MDBdIExvYWRpbmcgY29tcGlsZWQtaW4gWC41MDkgY2VydGlmaWNhdGVzClsgICAxMC4w
ODg2NTJdIExvYWRlZCBYLjUwOSBjZXJ0ICdCdWlsZCB0aW1lIGF1dG9nZW5lcmF0ZWQga2VybmVs
IGtleTogMDMyOGUyNDc1MDBhMDQ0NjRiZDI0OTFhNTc1MzQyZjA2MGNjODY0YicKWyAgIDEwLjA5
ODc4OF0genN3YXA6IGxvYWRlZCB1c2luZyBwb29sIGx6by96YnVkClsgICAxMC4xMDMzOTNdIEtl
eSB0eXBlIC5fZnNjcnlwdCByZWdpc3RlcmVkClsgICAxMC4xMDc1MzFdIEtleSB0eXBlIC5mc2Ny
eXB0IHJlZ2lzdGVyZWQKWyAgIDEwLjExMTU4MV0gS2V5IHR5cGUgZnNjcnlwdC1wcm92aXNpb25p
bmcgcmVnaXN0ZXJlZApbICAgMTAuMTE5ODA3XSBLZXkgdHlwZSBiaWdfa2V5IHJlZ2lzdGVyZWQK
WyAgIDEwLjEyNTQxM10gS2V5IHR5cGUgZW5jcnlwdGVkIHJlZ2lzdGVyZWQKWyAgIDEwLjEyOTU1
Ml0gQXBwQXJtb3I6IEFwcEFybW9yIHNoYTEgcG9saWN5IGhhc2hpbmcgZW5hYmxlZApbICAgMTAu
MTM1MTU2XSBpbWE6IE5vIFRQTSBjaGlwIGZvdW5kLCBhY3RpdmF0aW5nIFRQTS1ieXBhc3MhClsg
ICAxMC4xNDA4MDRdIGltYTogQWxsb2NhdGVkIGhhc2ggYWxnb3JpdGhtOiBzaGExClsgICAxMC4x
NDU0NjFdIGltYTogTm8gYXJjaGl0ZWN0dXJlIHBvbGljaWVzIGZvdW5kClsgICAxMC4xNTAxMTZd
IGV2bTogSW5pdGlhbGlzaW5nIEVWTSBleHRlbmRlZCBhdHRyaWJ1dGVzOgpbICAgMTAuMTU1Mzcy
XSBldm06IHNlY3VyaXR5LnNlbGludXgKWyAgIDEwLjE1ODgyOV0gZXZtOiBzZWN1cml0eS5hcHBh
cm1vcgpbICAgMTAuMTYyMzYwXSBldm06IHNlY3VyaXR5LmltYQpbICAgMTAuMTY1NDYxXSBldm06
IHNlY3VyaXR5LmNhcGFiaWxpdHkKWyAgIDEwLjE2OTE2NV0gZXZtOiBITUFDIGF0dHJzOiAweDEK
WyAgIDEwLjE3MzAwN10gUE06ICAgTWFnaWMgbnVtYmVyOiA4OjE1OTo1MDkKWyAgIDE1LjE4NTEw
OV0gZTEwMDBlIDAwMDA6MDA6MWYuNiBldGgwOiBOSUMgTGluayBpcyBVcCAxMDAwIE1icHMgRnVs
bCBEdXBsZXgsIEZsb3cgQ29udHJvbDogTm9uZQpbICAgMTUuMTk2ODk3XSBJUHY2OiBBRERSQ09O
RihORVRERVZfQ0hBTkdFKTogZXRoMDogbGluayBiZWNvbWVzIHJlYWR5ClsgICAxNS4yMDg3ODJd
IFNlbmRpbmcgREhDUCByZXF1ZXN0cyAuLgpbICAgMTkuMDM5OTMyXSByYW5kb206IGZhc3QgaW5p
dCBkb25lClsgICAyMS4yOTU2NjVdIC4sIE9LClsgICAyMS4zMTE4MzVdIElQLUNvbmZpZzogR290
IERIQ1AgYW5zd2VyIGZyb20gMTkyLjE2OC4zLjIsIG15IGFkZHJlc3MgaXMgMTkyLjE2OC4zLjc2
ClsgICAyMS4zMTk2NjRdIElQLUNvbmZpZzogQ29tcGxldGU6ClsgICAyMS4zMjMwMjVdICAgICAg
ZGV2aWNlPWV0aDAsIGh3YWRkcj1mNDo4ZTozODo3Yzo1YjpkZSwgaXBhZGRyPTE5Mi4xNjguMy43
NiwgbWFzaz0yNTUuMjU1LjI1NS4wLCBndz0xOTIuMTY4LjMuMjAwClsgICAyMS4zMzM0MzVdICAg
ICAgaG9zdD1sa3Atc2tsLWQwMSwgZG9tYWluPWxrcC5pbnRlbC5jb20sIG5pcy1kb21haW49KG5v
bmUpClsgICAyMS4zNDA0MTRdICAgICAgYm9vdHNlcnZlcj0xOTIuMTY4LjMuMjAwLCByb290c2Vy
dmVyPTE5Mi4xNjguMy4yMDAsIHJvb3RwYXRoPQpbICAgMjEuMzQwNDE1XSAgICAgIG5hbWVzZXJ2
ZXIwPTE5Mi4xNjguMy4yMDAKWyAgIDIxLjM1MzA0Nl0gRnJlZWluZyB1bnVzZWQgZGVjcnlwdGVk
IG1lbW9yeTogMjA0MEsKWyAgIDIxLjM1ODMzMF0gRnJlZWluZyB1bnVzZWQga2VybmVsIGltYWdl
IChpbml0bWVtKSBtZW1vcnk6IDI1ODBLClsgICAyMS4zNzM3MzJdIFdyaXRlIHByb3RlY3Rpbmcg
dGhlIGtlcm5lbCByZWFkLW9ubHkgZGF0YTogMjI1MjhrClsgICAyMS4zODAyMjddIEZyZWVpbmcg
dW51c2VkIGtlcm5lbCBpbWFnZSAodGV4dC9yb2RhdGEgZ2FwKSBtZW1vcnk6IDIwNDRLClsgICAy
MS4zODczMDBdIEZyZWVpbmcgdW51c2VkIGtlcm5lbCBpbWFnZSAocm9kYXRhL2RhdGEgZ2FwKSBt
ZW1vcnk6IDEzMDRLClsgICAyMS4zOTQwODVdIHJvZGF0YV90ZXN0OiBhbGwgdGVzdHMgd2VyZSBz
dWNjZXNzZnVsClsgICAyMS4zOTkwMDhdIFJ1biAvaW5pdCBhcyBpbml0IHByb2Nlc3MKWyAgIDIx
LjQwMjgwNl0gICB3aXRoIGFyZ3VtZW50czoKWyAgIDIxLjQwNTkxNF0gICAgIC9pbml0ClsgICAy
MS40MDgzMzBdICAgICBlcnN0X2Rpc2FibGUKWyAgIDIxLjQxMTM0OF0gICAgIG5va2FzbHIKWyAg
IDIxLjQxMzkzNV0gICB3aXRoIGVudmlyb25tZW50OgpbICAgMjEuNDE3MjE0XSAgICAgSE9NRT0v
ClsgICAyMS40MTk3NDNdICAgICBURVJNPWxpbnV4ClsgICAyMS40MjI1ODddICAgICB1c2VyPWxr
cApbICAgMjEuNDI1Mjc3XSAgICAgam9iPS9sa3Avam9icy9zY2hlZHVsZWQvbGtwLXNrbC1kMDEv
a2VybmVsLXNlbGZ0ZXN0cy1rc2VsZnRlc3RzLXg4Ni11Y29kZT0weGRjLWRlYmlhbi14ODZfNjQt
MjAxOTExMTQuY2d6LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDktMjAy
MDA2MjEtMTA1NDctMXk0MzBmMC0yLnlhbWwKWyAgIDIxLjQ0MjU3Nl0gICAgIEFSQ0g9eDg2XzY0
ClsgICAyMS40NDU1MDRdICAgICBrY29uZmlnPXg4Nl82NC1yaGVsLTcuNgpbICAgMjEuNDQ5NDY4
XSAgICAgYnJhbmNoPWxpbnV4LWRldmVsL2RldmVsLWhvdXJseS0yMDIwMDYxNjA4ClsgICAyMS40
NTUwNjldICAgICBjb21taXQ9ZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0
OQpbICAgMjEuNDYxMDk5XSAgICAgQk9PVF9JTUFHRT0vcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcu
Ni9nY2MtOS9kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3ZtbGludXot
NS43LjAtMDE3ODctZ2Q4M2Y5NTliNWU3YTYKWyAgIDIxLjQ3MzQwMl0gICAgIG1heF91cHRpbWU9
MzYwMApbICAgMjEuNDc2NzE5XSAgICAgUkVTVUxUX1JPT1Q9L3Jlc3VsdC9rZXJuZWwtc2VsZnRl
c3RzL2tzZWxmdGVzdHMteDg2LXVjb2RlPTB4ZGMvbGtwLXNrbC1kMDEvZGViaWFuLXg4Nl82NC0y
MDE5MTExNC5jZ3oveDg2XzY0LXJoZWwtNy42L2djYy05L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZm
MjNkZTJhMmQwNjRkOTU3NDkvMwpbICAgMjEuNDkzMTQ3XSAgICAgTEtQX1NFUlZFUj1pbm4KWyAg
IDIxLjQ5NjMzNF0gICAgIHByb21wdF9yYW1kaXNrPTAKWyAgIDIxLjQ5OTcyMV0gICAgIHZnYT1u
b3JtYWwKWyAgIDIxLjUwNDM0Ml0gc3lzdGVtZFsxXTogUlRDIGNvbmZpZ3VyZWQgaW4gbG9jYWx0
aW1lLCBhcHBseWluZyBkZWx0YSBvZiA0ODAgbWludXRlcyB0byBzeXN0ZW0gdGltZS4KWyAgIDIx
LjUxNTQ3OV0gcmFuZG9tOiBzeXN0ZW1kOiB1bmluaXRpYWxpemVkIHVyYW5kb20gcmVhZCAoMTYg
Ynl0ZXMgcmVhZCkKWyAgIDIxLjUyMjQzN10gcmFuZG9tOiBzeXN0ZW1kOiB1bmluaXRpYWxpemVk
IHVyYW5kb20gcmVhZCAoMTYgYnl0ZXMgcmVhZCkKWyAgIDIxLjUyOTE3NF0gcmFuZG9tOiBzeXN0
ZW1kOiB1bmluaXRpYWxpemVkIHVyYW5kb20gcmVhZCAoMTYgYnl0ZXMgcmVhZCkKCgogICAgICAg
ICBNb3VudGluZyBSUEMgUGlwZSBGaWxlIFN5c3RlbS4uLgogICAgICAgICBNb3VudGluZyBQT1NJ
WCBNZXNzYWdlIFF1ZXVlIEZpbGUgU3lzdGVtLi4uCiAgICAgICAgIE1vdW50aW5nIERlYnVnIEZp
bGUgU3lzdGVtLi4uCiAgICAgICAgIFN0YXJ0aW5nIEpvdXJuYWwgU2VydmljZS4uLgogICAgICAg
ICBTdGFydGluZyBSZW1vdW50IFJvb3QgYW5kIEtlcm5lbCBGaWxlIFN5c3RlbXMuLi4KICAgICAg
ICAgU3RhcnRpbmcgTG9hZCBLZXJuClsgICAyMS42OTQ0NTddIHdtaV9idXMgd21pX2J1cy1QTlAw
QzE0OjAwOiBXUUJDIGRhdGEgYmxvY2sgcXVlcnkgY29udHJvbCBtZXRob2Qgbm90IGZvdW5kCmVs
IE1vZHVsZXMuLi4KdWRldiBDb250cm9sIFNvY2tldC4KICAgICAgICAgTW91bnRpbmcgSHVnZSBQ
YWdlcyBGaWxlIFN5c3RlbS4uLgpTeXN0ZW0uCnJ0ZWQgUmVtb3VudCBSb28KWyAgIDIxLjc1ODY5
MF0gSU9BUElDWzJdOiBTZXQgSVJURSBlbnRyeSAoUDoxIEZQRDowIERzdF9Nb2RlOjEgUmVkaXJf
aGludDoxIFRyaWdfTW9kZTowIERsdnJ5X01vZGU6MCBBdmFpbDowIFZlY3RvcjpFRiBEZXN0OjAw
MDAwMTAwIFNJRDpGMEY4IFNROjAgU1ZUOjEpCnQgYW5kIEtlcm5lbCBGaWwKWyAgIDIxLjc3MzM4
M10gSU9BUElDWzBdOiBTZXQgcm91dGluZyBlbnRyeSAoMi0xNyAtPiAweGVmIC0+IElSUSAxNyBN
b2RlOjEgQWN0aXZlOjEgRGVzdDoxKQplIFN5c3RlbXMuCmFydGVkIExvYWQgS2VybmUKWyAgIDIx
LjgwMTgxMF0gYWhjaSAwMDAwOjAwOjE3LjA6IGZsYWdzOiA2NGJpdCBuY3Egc250ZiBwbSBsZWQg
Y2xvIG9ubHkgcGlvIHNsdW0gcGFydCBlbXMgZGVzbyBzYWRtIHNkcyBhcHN0IApsIE1vZHVsZXMu
CiAgICAgICAgIFN0YXJ0aW5nIEFwcGx5IEtlcm5lbCBWYXJpYWJsZXMuLi4KICAgICAgIApbICAg
MjEuODE3NDI0XSBBVlgyIHZlcnNpb24gb2YgZ2NtX2VuYy9kZWMgZW5nYWdlZC4KICBNb3VudGlu
ZyBDb25maQpbICAgMjEuODIyNzQxXSBBRVMgQ1RSIG1vZGUgYnk4IG9wdGltaXphdGlvbiBlbmFi
bGVkCmd1cmF0aW9uIEZpbGUgU3lzdGVtLi4uCiAgICAgICAgIFN0YXJ0aW5nIENyZWF0ZSBTdGF0
aWMgRGV2aWNlIE5vZGVzIGluIC9kZXYuLi4KWyAgIDIxLjgzNTAwOF0gc2NzaSBob3N0MDogYWhj
aQoKICAgICAgICAgU3RhcnQKWyAgIDIxLjgzODc2OF0gRXJyb3I6IERyaXZlciAncGNzcGtyJyBp
cyBhbHJlYWR5IHJlZ2lzdGVyZWQsIGFib3J0aW5nLi4uCmluZyB1ZGV2IENvbGRwbHUKWyAgIDIx
Ljg0MzYxNV0gc2NzaSBob3N0MTogYWhjaQpnIGFsbCBEZXZpY2VzLi4uClsgICAyMS44NTA4NjRd
IHNjc2kgaG9zdDI6IGFoY2kKCiAgICAgICAgIFN0YXJ0ClsgICAyMS44NTUwNDVdIHNjc2kgaG9z
dDM6IGFoY2kKaW5nIExvYWQvU2F2ZSBSYQpbICAgMjEuODU5MTA4XSBhdGExOiBTQVRBIG1heCBV
RE1BLzEzMyBhYmFyIG0yMDQ4QDB4ZjcwNGIwMDAgcG9ydCAweGY3MDRiMTAwIGlycSAxMjcKbmRv
bSBTZWVkLi4uCl0gTW91bnRlZCBDb25maWcKWyAgIDIxLjg4NTU0OV0gYXRhNDogU0FUQSBtYXgg
VURNQS8xMzMgYWJhciBtMjA0OEAweGY3MDRiMDAwIHBvcnQgMHhmNzA0YjI4MCBpcnEgMTI3CnVy
YXRpb24gRmlsZSBTeXN0ZW0uCiAgICAgICAgIFN0YXJ0aW5nIFByZXByb2Nlc3MgTkZTIGNvbmZp
Z3VyYXRpb24uLi4KICAgICAgICAgU3RhcnRpbmcgUmFpc2UgbmV0d29yayBpbnRlcmZhY2VzLi4u
CiAgICAgICAgIFN0YXJ0aW5nIHVkZXYgS2VybmVsIERldmljZSBNYW5hZ2VyLi4uCiAgICAgICAg
IFN0YXJ0aW5nIEZsdXNoIEpvdXJuYWwgdG8gUGVyc2lzdGVudCBTdG9yYWdlLi4uCjBtXSBSZWFj
aGVkIHRhcmcKWyAgIDIxLjk5ODIxM10gaTkxNSAwMDAwOjAwOjAyLjA6IHZnYWFyYjogZGVhY3Rp
dmF0ZSB2Z2EgY29uc29sZQpldCBOZXR3b3JrIGlzIE9ubGluZS4KWyAgIDIyLjAwNjcyNF0gQ29u
c29sZTogc3dpdGNoaW5nIHRvIGNvbG91ciBkdW1teSBkZXZpY2UgODB4MjUKWyAgIDIyLjAxMjc5
NV0gW2RybV0gU3VwcG9ydHMgdmJsYW5rIHRpbWVzdGFtcCBjYWNoaW5nIFJldiAyICgyMS4xMC4y
MDEzKS4KWyAgIDIyLjAzMDI4OV0gaTkxNSAwMDAwOjAwOjAyLjA6IERpcmVjdCBmaXJtd2FyZSBs
b2FkIGZvciBpOTE1L3NrbF9kbWNfdmVyMV8yNy5iaW4gZmFpbGVkIHdpdGggZXJyb3IgLTIKWyAg
IDIyLjAzOTQzOF0gaTkxNSAwMDAwOjAwOjAyLjA6IFtkcm1dIEZhaWxlZCB0byBsb2FkIERNQyBm
aXJtd2FyZSBpOTE1L3NrbF9kbWNfdmVyMV8yNy5iaW4uIERpc2FibGluZyBydW50aW1lIHBvd2Vy
IG1hbmFnZW1lbnQuClsgICAyMi4wNTA3MjJdIGk5MTUgMDAwMDowMDowMi4wOiBbZHJtXSBETUMg
ZmlybXdhcmUgaG9tZXBhZ2U6IGh0dHBzOi8vZ2l0Lmtlcm5lbC5vcmcvcHViL3NjbS9saW51eC9r
ZXJuZWwvZ2l0L2Zpcm13YXJlL2xpbnV4LWZpcm13YXJlLmdpdC90cmVlL2k5MTUKMG1dIFN0YXJ0
ZWQgRmx1cwpbICAgMjIuMDY0NDk4XSBbZHJtXSBJbml0aWFsaXplZCBpOTE1IDEuNi4wIDIwMjAw
MzEzIGZvciAwMDAwOjAwOjAyLjAgb24gbWlub3IgMApoIEpvdXJuYWwgdG8gUGVyc2lzdGVudCBT
dG9yYWdlLgpbICAgMjIuMDczNTcxXSBBQ1BJOiBWaWRlbyBEZXZpY2UgW0dGWDBdIChtdWx0aS1o
ZWFkOiB5ZXMgIHJvbTogbm8gIHBvc3Q6IG5vKQoKWyAgIDIyLjA4MjA2M10gaW5wdXQ6IFZpZGVv
IEJ1cyBhcyAvZGV2aWNlcy9MTlhTWVNUTTowMC9MTlhTWUJVUzowMC9QTlAwQTA4OjAwL0xOWFZJ
REVPOjAwL2lucHV0L2lucHV0NwogICAgICAgICBTdGFydGluZyBDcmVhdGUgVm9sYXRpbGUgRmls
ZXMgYW5kIERpcmVjdG9yaWVzLi4uCiAgICAgICAgIFN0YXJ0aW5nIE5ldHdvcmsgVGltZSBTeW5j
aHJvbml6YXRpb24uLi4KICAgICAgICAgU3RhcnRpbmcgUlBDIGJpbmQgcG9ydG1hcCBzZXJ2aWNl
Li4uCiAgICAgICAgIFN0YXJ0aW5nIFVwZGF0ZSBVVE1QIGFib3V0IFN5c3RlbSBCb290LwpbICAg
MjIuMTI2MDAyXSBtZWlfd2R0IDAwMDA6MDA6MTYuMC0wNWI3OWE2Zi00NjI4LTRkN2YtODk5ZC1h
OTE1MTRjYjMyYWI6IENvdWxkIG5vdCByZWcgbm90aWYgZXZlbnQgcmV0PS0yMgpTaHV0ZG93bi4u
LgpbICAgMjIuMTM2NzAzXSBmYmNvbjogaTkxNWRybWZiIChmYjApIGlzIHByaW1hcnkgZGV2aWNl
ClsgICAyMi4xNTY0OTddIG1laV93ZHQ6IHByb2JlIG9mIDAwMDA6MDA6MTYuMC0wNWI3OWE2Zi00
NjI4LTRkN2YtODk5ZC1hOTE1MTRjYjMyYWIgZmFpbGVkIHdpdGggZXJyb3IgLTIyClsgICAyMi4x
NjI1MjddIHNuZF9oZGFfaW50ZWwgMDAwMDowMDoxZi4zOiBib3VuZCAwMDAwOjAwOjAyLjAgKG9w
cyBpOTE1X2F1ZGlvX2NvbXBvbmVudF9iaW5kX29wcyBbaTkxNV0pClsgICAyMi4xNjI1MjddIENv
bnNvbGU6IHN3aXRjaGluZyB0byBjb2xvdXIgZnJhbWUgYnVmZmVyIGRldmljZSAxNjB4NjQKWyAg
IDIyLjE3ODYwOF0gaW5wdXQ6IERlbGwgV01JIGhvdGtleXMgYXMgL2RldmljZXMvcGxhdGZvcm0v
UE5QMEMxNDowMC93bWlfYnVzL3dtaV9idXMtUE5QMEMxNDowMC85REJCNTk5NC1BOTk3LTExREEt
QjAxMi1CNjIyQTFFRjU0OTIvaW5wdXQvaW5wdXQ4ClsgICAyMi4yMDI3MzVdIGF0YTE6IFNBVEEg
bGluayB1cCA2LjAgR2JwcyAoU1N0YXR1cyAxMzMgU0NvbnRyb2wgMzAwKQpbICAgMjIuMjA0MjM3
XSBpOTE1IDAwMDA6MDA6MDIuMDogZmIwOiBpOTE1ZHJtZmIgZnJhbWUgYnVmZmVyIGRldmljZQpb
ICAgMjIuMjEwNDkyXSBhdGE0OiBTQVRBIGxpbmsgZG93biAoU1N0YXR1cyA0IFNDb250cm9sIDMw
MCkKWyAgIDIyLjI0MDk1M10gYXRhMzogU0FUQSBsaW5rIGRvd24gKFNTdGF0dXMgNCBTQ29udHJv
bCAzMDApCjBtXSBTdGFydGVkIFJQQyAKWyAgIDIyLjI1Mzk5NF0gYXRhMS4wMDogQVRBLTEwOiBX
REMgV0QxMEVaRVgtNzVXTjRBMCwgMDEuMDFBMDEsIG1heCBVRE1BLzEzMwpbICAgMjIuMjYxOTY2
XSBhdGExLjAwOiAxOTUzNTI1MTY4IHNlY3RvcnMsIG11bHRpIDE2OiBMQkE0OCBOQ1EgKGRlcHRo
IDMyKSwgQUEKYmluZCBwb3J0bWFwIHNlcgpbICAgMjIuMjY4OTI0XSBhdGEyLjAwOiBBVEFQSTog
UExEUyBEVkQrLy1SVyBEVS04QTVMSCwgREQxMSwgbWF4IFVETUEvMTMzCnZpY2UuClsgICAyMi4y
Nzc1MDJdIGF0YTEuMDA6IGNvbmZpZ3VyZWQgZm9yIFVETUEvMTMzClsgICAyMi4yODE4MzRdIHNj
c2kgMDowOjA6MDogRGlyZWN0LUFjY2VzcyAgICAgQVRBICAgICAgV0RDIFdEMTBFWkVYLTc1VyAx
QTAxIFBROiAwIEFOU0k6IDUKWyAgIDIyLjI4NjI3OV0gYXRhMi4wMDogY29uZmlndXJlZCBmb3Ig
VURNQS8xMzMKZXQgU3lzdGVtIFRpbWUgU3luY2hyb25pemVkLgpldCBSUEMgUG9ydCBNYXBwClsg
ICAyMi4zNDQwNzJdIHNuZF9oZGFfY29kZWNfcmVhbHRlayBoZGF1ZGlvQzBEMDogICAgc3BlYWtl
cl9vdXRzPTEgKDB4MTQvMHgwLzB4MC8weDAvMHgwKQplci4KWyAgIDIyLjM1MzM1Nl0gc25kX2hk
YV9jb2RlY19yZWFsdGVrIGhkYXVkaW9DMEQwOiAgICBocF9vdXRzPTEgKDB4MjEvMHgwLzB4MC8w
eDAvMHgwKQpbICAgMjIuMzYxMjkzXSBzbmRfaGRhX2NvZGVjX3JlYWx0ZWsgaGRhdWRpb0MwRDA6
ICAgIG1vbm86IG1vbm9fb3V0PTB4MApbICAgMjIuMzY3NjYyXSBzbmRfaGRhX2NvZGVjX3JlYWx0
ZWsgaGRhdWRpb0MwRDA6ICAgIGlucHV0czoKWyAgIDIyLjM2NzY5M10gc25kX2hkYV9jb2RlY19y
ZWFsdGVrIGhkYXVkaW9DMEQwOiAgICAgIEhlYWRwaG9uZSBNaWM9MHgxYQowbV0gU3RhcnRlZCBV
cGRhdGUgVVRNUCBhYm91dCBTeXN0ZW0gQm9vdC9TaHV0ZG93bi4KWyAgIDIyLjM5MTk1OF0gc2Nz
aSAwOjA6MDowOiBBdHRhY2hlZCBzY3NpIGdlbmVyaWMgc2cwIHR5cGUgMApbICAgMjIuMzk3OTg2
XSBzY3NpIDE6MDowOjA6IEF0dGFjaGVkIHNjc2kgZ2VuZXJpYyBzZzEgdHlwZSA1ClsgICAyMi4z
OTgyMTJdIGludGVsX3JhcGxfY29tbW9uOiBGb3VuZCBSQVBMIGRvbWFpbiBwYWNrYWdlClsgICAy
Mi40MDg4ODddIGludGVsX3JhcGxfY29tbW9uOiBGb3VuZCBSQVBMIGRvbWFpbiBjb3JlClsgICAy
Mi40MDg4OThdIGludGVsX3JhcGxfY29tbW9uOiBGb3VuZCBSQVBMIGRvbWFpbiB1bmNvcmUKMG1d
IFJlYWNoZWQgdGFyZ2V0IFN5c3RlbSBJbml0aWFsaXphdGlvbi4KWyAgIDIyLjQ2MzEzN10gc2Qg
MDowOjA6MDogW3NkYV0gMTk1MzUyNTE2OCA1MTItYnl0ZSBsb2dpY2FsIGJsb2NrczogKDEuMDAg
VEIvOTMyIEdpQikKWyAgIDIyLjQ3MDg0NV0gc2QgMDowOjA6MDogW3NkYV0gNDA5Ni1ieXRlIHBo
eXNpY2FsIGJsb2NrcwpbICAgMjIuNDcwOTEwXSBzZCAwOjA6MDowOiBbc2RhXSBXcml0ZSBQcm90
ZWN0IGlzIG9mZgpbICAgMjIuNDgwOTU1XSBzZCAwOjA6MDowOiBbc2RhXSBNb2RlIFNlbnNlOiAw
MCAzYSAwMCAwMAogICAgICAgICAKWyAgIDIyLjQ4NjE0N10gc2QgMDowOjA6MDogW3NkYV0gV3Jp
dGUgY2FjaGU6IGVuYWJsZWQsIHJlYWQgY2FjaGU6IGVuYWJsZWQsIGRvZXNuJ3Qgc3VwcG9ydCBE
UE8gb3IgRlVBClN0YXJ0aW5nIFN5c3RlbSBMb2dnaW5nIFNlcnZpY2UuLi4KICAgICAgICAgU3Rh
cnRpbmcgL2V0Yy9yYy5sb2NhbCBDb21wYXRpYmlsaXR5Li4uCiAgICAgICAgIFN0YXJ0aW5nIFBl
cm1pdCBVc2VyIFNlc3Npb25zLi4uClsgICAyMS41Mzk3MTFdIHJjLmxvY2FsWzM0MF06IFBBVEg9
L3Vzci9sb2NhbC9zYmluOi91c3IvbG9jYWwvYmluOi91c3Ivc2JpbjovdXNyL2Jpbjovc2Jpbjov
YmluOi9sa3AvbGtwL3NyYy9iaW4KICAgICAgICAgU3RhcnRpbmcgTG9naW4gU2VydmljZS4uLgpb
ICAgMjIuNTQxMjk0XSBpbnB1dDogSERBIEludGVsIFBDSCBIZWFkcGhvbmUgTWljIGFzIC9kZXZp
Y2VzL3BjaTAwMDA6MDAvMDAwMDowMDoxZi4zL3NvdW5kL2NhcmQwL2lucHV0OQpbICAgMjIuNTUw
OTExXSBpbnB1dDogSERBIEludGVsIFBDSCBMaW5lIE91dCBhcyAvZGV2aWNlcy9wY2kwMDAwOjAw
LzAwMDA6MDA6MWYuMy9zb3VuZC9jYXJkMC9pbnB1dDEwCjBtXSBTdGFydGVkIERhaWwKWyAgIDIy
LjU3MTAzMV0gaW5wdXQ6IEhEQSBJbnRlbCBQQ0ggSERNSS9EUCxwY209NyBhcyAvZGV2aWNlcy9w
Y2kwMDAwOjAwLzAwMDA6MDA6MWYuMy9zb3VuZC9jYXJkMC9pbnB1dDEyCnkgQ2xlYW51cCBvZiBU
ZW0KWyAgIDIyLjU4MTUzNV0gaW5wdXQ6IEhEQSBJbnRlbCBQQ0ggSERNSS9EUCxwY209OCBhcyAv
ZGV2aWNlcy9wY2kwMDAwOjAwLzAwMDA6MDA6MWYuMy9zb3VuZC9jYXJkMC9pbnB1dDEzCnBvcmFy
eSBEaXJlY3Rvcmllcy4KWyAgIDIyLjU5NTAwNV0gaW5wdXQ6IEhEQSBJbnRlbCBQQ0ggSERNSS9E
UCxwY209OSBhcyAvZGV2aWNlcy9wY2kwMDAwOjAwLzAwMDA6MDA6MWYuMy9zb3VuZC9jYXJkMC9p
bnB1dDE0CkxLUDogSE9TVE5BTUUgbGtwLXNrbC1kMDEsIE1BQyBmClsgICAyMi42MDY1MjBdIGlu
cHV0OiBIREEgSW50ZWwgUENIIEhETUkvRFAscGNtPTEwIGFzIC9kZXZpY2VzL3BjaTAwMDA6MDAv
MDAwMDowMDoxZi4zL3NvdW5kL2NhcmQwL2lucHV0MTUKNDo4ZTozODo3Yzo1YjpkZSwga2VybmVs
IDUuNy4wLTAxNzg3LWdkODNmOTU5YjVlN2E2IDEsIHNlcmlhbCBjb25zb2xlIC9kZXYvdHR5UzAK
ICAgICAgICAgU3RhcnRpbmcgTFNCOiBFeGVjdXRlIHRoZSBrZXhlYyAtZSBjb21tYW5kIHRvIHJl
Ym9vdCBzeXN0ZW0uLi4KICAgICAgICAgU3RhcnRpbmcgTG9hZCBDUFUgbWljcm9jb2RlIHVwZGF0
ZS4uLgogICAgICAgICBTdGFydGluZyBMU0I6IFN0YXJ0IGFuZCBzdG9wIGJtYy13YXRjaGRvZy4u
LgogICAgICAgICBTdGFydGluZyBMS1AgYm9vdHN0cmFwLi4uCiAgICAgICAgIFN0YXJ0aW5nIE9w
ZW5CU0QgU2VjdXJlIFNoZWxsIHNlcnZlci4uLgogICAgICAgICBTdGFydGluZyBMU0I6IExvYWQg
a2VybmVsIGltYWdlIHdpdGgga2V4ZWMuLi4KWyAgIDIyLjk4MDk0N10gIHNkYTogc2RhMSBzZGEy
IHNkYTMKWyAgIDIyLjk4NTI3NF0gc2QgMDowOjA6MDogW3NkYV0gQXR0YWNoZWQgU0NTSSBkaXNr
ClsgICAyMy4wMjIyMjBdIHNyIDE6MDowOjA6IFtzcjBdIHNjc2kzLW1tYyBkcml2ZTogMjR4LzI0
eCB3cml0ZXIgZHZkLXJhbSBjZC9ydyB4YS9mb3JtMiBjZGRhIHRyYXkKWyAgIDIzLjAzMTUyNV0g
Y2Ryb206IFVuaWZvcm0gQ0QtUk9NIGRyaXZlciBSZXZpc2lvbjogMy4yMApbICAgMjMuMDUxODQw
XSBzciAxOjA6MDowOiBBdHRhY2hlZCBzY3NpIENELVJPTSBzcjAKWyAgIDIzLjI3MDU4NF0gcmFp
ZDY6IGF2eDJ4NCAgIGdlbigpIDI5NjEzIE1CL3MKWyAgIDIzLjI5MjU4MV0gcmFpZDY6IGF2eDJ4
NCAgIHhvcigpIDEwOTk5IE1CL3MKWyAgIDIzLjMxNDU5N10gcmFpZDY6IGF2eDJ4MiAgIGdlbigp
IDM2MDQzIE1CL3MKWyAgIDIzLjMzNTU5NV0gcmFpZDY6IGF2eDJ4MiAgIHhvcigpIDIxNDU2IE1C
L3MKWyAgIDIzLjM1NzU4MV0gcmFpZDY6IGF2eDJ4MSAgIGdlbigpIDMxMjgzIE1CL3MKWyAgIDIz
LjM3ODU4MV0gcmFpZDY6IGF2eDJ4MSAgIHhvcigpIDE3OTIwIE1CL3MKWyAgIDIzLjM5OTU5OF0g
cmFpZDY6IHNzZTJ4NCAgIGdlbigpIDE1NTAwIE1CL3MKWyAgIDIzLjQyMTU4MV0gcmFpZDY6IHNz
ZTJ4NCAgIHhvcigpICA4MDc4IE1CL3MKWyAgIDIzLjQ0MjU4M10gcmFpZDY6IHNzZTJ4MiAgIGdl
bigpIDE1NzQ3IE1CL3MKWyAgIDIzLjQ2MzU4Ml0gcmFpZDY6IHNzZTJ4MiAgIHhvcigpICA5NTc0
IE1CL3MKWyAgIDIzLjQ4NDU4MV0gcmFpZDY6IHNzZTJ4MSAgIGdlbigpIDEzMjcwIE1CL3MKWyAg
IDIzLjUwNTU5NV0gcmFpZDY6IHNzZTJ4MSAgIHhvcigpICA2OTQ4IE1CL3MKWyAgIDIzLjUxMDQ3
OV0gcmFpZDY6IHVzaW5nIGFsZ29yaXRobSBhdngyeDIgZ2VuKCkgMzYwNDMgTUIvcwpbICAgMjMu
NTE2NTMyXSByYWlkNjogLi4uLiB4b3IoKSAyMTQ1NiBNQi9zLCBybXcgZW5hYmxlZApbICAgMjMu
NTIyMTk4XSByYWlkNjogdXNpbmcgYXZ4MngyIHJlY292ZXJ5IGFsZ29yaXRobQpbICAgMjMuNTM2
MjMyXSB4b3I6IGF1dG9tYXRpY2FsbHkgdXNpbmcgYmVzdCBjaGVja3N1bW1pbmcgZnVuY3Rpb24g
ICBhdnggICAgICAgClsgICAyMy42MjY0NjddIEJ0cmZzIGxvYWRlZCwgY3JjMzJjPWNyYzMyYy1p
bnRlbApbICAgMjMuNjMxODIxXSBCVFJGUzogZGV2aWNlIGxhYmVsIExLUC1ST09URlMgZGV2aWQg
MSB0cmFuc2lkIDIwNTQ0IC9kZXYvc2RhMiBzY2FubmVkIGJ5IHN5c3RlbWQtdWRldmQgKDI1MSkK
WyAgIDI3LjAwMjY2OV0gS2VybmVsIHRlc3RzOiBCb290IE9LIQpbICAgMjcuMDAyNjcxXSAKWyAg
IDI3LjY4ODE2N10gcmFuZG9tOiBjcm5nIGluaXQgZG9uZQpbICAgMjcuNjkyMDU0XSByYW5kb206
IDcgdXJhbmRvbSB3YXJuaW5nKHMpIG1pc3NlZCBkdWUgdG8gcmF0ZWxpbWl0aW5nClsgICAzMC44
MzE5OTVdIGluc3RhbGwgZGVicyByb3VuZCBvbmU6IGRwa2cgLWkgLS1mb3JjZS1jb25mZGVmIC0t
Zm9yY2UtZGVwZW5kcyAvb3B0L2RlYi9udHBkYXRlXzElM2E0LjIuOHAxMCtkZnNnLTMrZGViOXUy
X2FtZDY0LmRlYgpbICAgMzAuODMxOTk3XSAKWyAgIDMwLjg0NTg5Nl0gL29wdC9kZWIvZ2NjLTEw
LWJhc2VfMTAtMjAyMDA0MTgtMV9hbWQ2NC5kZWIKWyAgIDMwLjg0NTg5N10gClsgICAzMC44NTMz
NzJdIC9vcHQvZGViL2xpYmdjYy1zMV8xMC0yMDIwMDQxOC0xX2FtZDY0LmRlYgpbICAgMzAuODUz
MzczXSAKWyAgIDMwLjg2MDc3NV0gL29wdC9kZWIvbGlic3NsMS4xXzEuMS4wbC0xfmRlYjl1MV9h
bWQ2NC5kZWIKWyAgIDMwLjg2MDc3Nl0gClsgICAzMC44Njg1MzhdIC9vcHQvZGViL2xpYnB5dGhv
bjMuNS1taW5pbWFsXzMuNS4zLTErZGViOXUxX2FtZDY0LmRlYgpbICAgMzAuODY4NTM5XSAKWyAg
IDMwLjg3NzEzOV0gL29wdC9kZWIvcHl0aG9uMy41LW1pbmltYWxfMy41LjMtMStkZWI5dTFfYW1k
NjQuZGViClsgICAzMC44NzcxNDBdIApbICAgMzAuODg1MzA3XSAvb3B0L2RlYi9weXRob24zLW1p
bmltYWxfMy41LjMtMV9hbWQ2NC5kZWIKWyAgIDMwLjg4NTMwOF0gClsgICAzMC44OTI5MDZdIC9v
cHQvZGViL2xpYnB5dGhvbjMuNS1zdGRsaWJfMy41LjMtMStkZWI5dTFfYW1kNjQuZGViClsgICAz
MC44OTI5MDddIApbICAgMzAuOTAxMjQ2XSAvb3B0L2RlYi9weXRob24zLjVfMy41LjMtMStkZWI5
dTFfYW1kNjQuZGViClsgICAzMC45MDEyNDddIApbICAgMzAuOTA4NzY2XSAvb3B0L2RlYi9saWJw
eXRob24zLXN0ZGxpYl8zLjUuMy0xX2FtZDY0LmRlYgpbICAgMzAuOTA4NzY3XSAKWyAgIDMwLjkx
NjIzNF0gL29wdC9kZWIvZGgtcHl0aG9uXzIuMjAxNzAxMjVfYWxsLmRlYgpbICAgMzAuOTE2MjM1
XSAKWyAgIDMwLjkyMzA1N10gL29wdC9kZWIvcHl0aG9uM18zLjUuMy0xX2FtZDY0LmRlYgpbICAg
MzAuOTIzMDU4XSAKWyAgIDMwLjkyOTg1Nl0gL29wdC9kZWIvdXVpZC1ydW50aW1lXzIuMjkuMi0x
K2RlYjl1MV9hbWQ2NC5kZWIKWyAgIDMwLjkyOTg1N10gClsgICAzMC45Mzc3MjddIC9vcHQvZGVi
L2xpYmF0b21pYzFfNi4zLjAtMTgrZGViOXUxX2FtZDY0LmRlYgpbICAgMzAuOTM3NzI4XSAKWyAg
IDMwLjk0NTM5OF0gL29wdC9kZWIvbGlicXVhZG1hdGgwXzYuMy4wLTE4K2RlYjl1MV9hbWQ2NC5k
ZWIKWyAgIDMwLjk0NTM5OV0gClsgICAzMC45NTMzMjJdIC9vcHQvZGViL2xpYmdjYy02LWRldl82
LjMuMC0xOCtkZWI5dTFfYW1kNjQuZGViClsgICAzMC45NTMzMjRdIApbICAgMzAuOTYxMDg2XSAv
b3B0L2RlYi9nY2MtNl82LjMuMC0xOCtkZWI5dTFfYW1kNjQuZGViClsgICAzMC45NjEwODddIApb
ICAgMzAuOTY4MTM2XSAvb3B0L2RlYi9nY2NfNCUzYTYuMy4wLTRfYW1kNjQuZGViClsgICAzMC45
NjgxMzddIApbICAgMzAuOTc0NzMxXSAvb3B0L2RlYi9nKystNl82LjMuMC0xOCtkZWI5dTFfYW1k
NjQuZGViClsgICAzMC45NzQ3MzJdIApbICAgMzAuOTgxNzk5XSAvb3B0L2RlYi9nKytfNCUzYTYu
My4wLTRfYW1kNjQuZGViClsgICAzMC45ODE4MDBdIApbICAgMzAuOTg4NTEyXSAvb3B0L2RlYi9s
aWIzMmdjYzFfMSUzYTYuMy4wLTE4K2RlYjl1MV9hbWQ2NC5kZWIKWyAgIDMwLjk4ODUxM10gClsg
ICAzMC45OTY0NjRdIC9vcHQvZGViL2xpYngzMmdjYzFfMSUzYTYuMy4wLTE4K2RlYjl1MV9hbWQ2
NC5kZWIKWyAgIDMwLjk5NjQ2NV0gClsgICAzMS4wMDQ1NjhdIC9vcHQvZGViL2xpYjMyYXRvbWlj
MV82LjMuMC0xOCtkZWI5dTFfYW1kNjQuZGViClsgICAzMS4wMDQ1NjldIApbICAgMzEuMDEyNTE2
XSAvb3B0L2RlYi9saWJ4MzJhdG9taWMxXzYuMy4wLTE4K2RlYjl1MV9hbWQ2NC5kZWIKWyAgIDMx
LjAxMjUxN10gClsgICAzMS4wMjA1MjldIC9vcHQvZGViL2xpYjMycXVhZG1hdGgwXzYuMy4wLTE4
K2RlYjl1MV9hbWQ2NC5kZWIKWyAgIDMxLjAyMDUzMF0gClsgICAzMS4wMjg1NjddIC9vcHQvZGVi
L2xpYngzMnF1YWRtYXRoMF82LjMuMC0xOCtkZWI5dTFfYW1kNjQuZGViClsgICAzMS4wMjg1Njhd
IApbICAgMzEuMDM2Njk1XSAvb3B0L2RlYi9saWIzMmdjYy02LWRldl82LjMuMC0xOCtkZWI5dTFf
YW1kNjQuZGViClsgICAzMS4wMzY2OTZdIApbICAgMzEuMDQ0NzkzXSAvb3B0L2RlYi9saWJ4MzJn
Y2MtNi1kZXZfNi4zLjAtMTgrZGViOXUxX2FtZDY0LmRlYgpbICAgMzEuMDQ0Nzk0XSAKWyAgIDMx
LjA1Mjk4N10gL29wdC9kZWIvZ2NjLTYtbXVsdGlsaWJfNi4zLjAtMTgrZGViOXUxX2FtZDY0LmRl
YgpbICAgMzEuMDUyOTg4XSAKWyAgIDMxLjA2MTAwNl0gL29wdC9kZWIvZ2NjLW11bHRpbGliXzQl
M2E2LjMuMC00X2FtZDY0LmRlYgpbICAgMzEuMDYxMDA3XSAKWyAgIDMxLjA2ODMxNl0gL29wdC9k
ZWIvbGliZHBrZy1wZXJsXzEuMTguMjVfYWxsLmRlYgpbICAgMzEuMDY4MzE3XSAKWyAgIDMxLjA3
NjMxNF0gL29wdC9kZWIvbmV0Y2F0LW9wZW5ic2RfMS4xMzAtM19hbWQ2NC5kZWIKWyAgIDMxLjA3
NjMxNV0gClsgICAzMS4wODQ2ODddIC9vcHQvZGViL2dhd2tfMSUzYTQuMS40K2Rmc2ctMV9hbWQ2
NC5kZWIKWyAgIDMxLjA4NDY4OF0gClsgICAzMS4wOTMxMTRdIFNlbGVjdGluZyBwcmV2aW91c2x5
IHVuc2VsZWN0ZWQgcGFja2FnZSBudHBkYXRlLgpbICAgMzEuMDkzMTE2XSAKWyAgIDMxLjEwMjUz
Nl0gKFJlYWRpbmcgZGF0YWJhc2UgLi4uIDE2MjA1IGZpbGVzIGFuZCBkaXJlY3RvcmllcyBjdXJy
ZW50bHkgaW5zdGFsbGVkLikKWyAgIDMxLjEwMjUzN10gClsgICAzMS4xMTQwMDJdIFByZXBhcmlu
ZyB0byB1bnBhY2sgLi4uL250cGRhdGVfMSUzYTQuMi44cDEwK2Rmc2ctMytkZWI5dTJfYW1kNjQu
ZGViIC4uLgpbICAgMzEuMTE0MDAzXSAKWyAgIDMxLjEyNTE3MV0gVW5wYWNraW5nIG50cGRhdGUg
KDE6NC4yLjhwMTArZGZzZy0zK2RlYjl1MikgLi4uClsgICAzMS4xMjUxNzJdIApbICAgMzEuMTM0
NDA4XSBTZWxlY3RpbmcgcHJldmlvdXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgZ2NjLTEwLWJhc2U6
YW1kNjQuClsgICAzMS4xMzQ0MDldIApbICAgMzEuMTQ0NjM1XSBQcmVwYXJpbmcgdG8gdW5wYWNr
IC4uLi9nY2MtMTAtYmFzZV8xMC0yMDIwMDQxOC0xX2FtZDY0LmRlYiAuLi4KWyAgIDMxLjE0NDYz
N10gClsgICAzMS4xNTUwMzVdIFVucGFja2luZyBnY2MtMTAtYmFzZTphbWQ2NCAoMTAtMjAyMDA0
MTgtMSkgLi4uClsgICAzMS4xNTUwMzZdIApbICAgMzEuMTY0MjE1XSBTZWxlY3RpbmcgcHJldmlv
dXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgbGliZ2NjLXMxOmFtZDY0LgpbICAgMzEuMTY0MjE2XSAK
WyAgIDMxLjE3NDE5M10gUHJlcGFyaW5nIHRvIHVucGFjayAuLi4vbGliZ2NjLXMxXzEwLTIwMjAw
NDE4LTFfYW1kNjQuZGViIC4uLgpbICAgMzEuMTc0MTkzXSAKWyAgIDMxLjE4NDMyOV0gVW5wYWNr
aW5nIGxpYmdjYy1zMTphbWQ2NCAoMTAtMjAyMDA0MTgtMSkgLi4uClsgICAzMS4xODQzMzBdIApb
ICAgMzEuMTkzNDkxXSBSZXBsYWNpbmcgZmlsZXMgaW4gb2xkIHBhY2thZ2UgbGliZ2NjMTphbWQ2
NCAoMTo2LjMuMC0xOCtkZWI5dTEpIC4uLgpbICAgMzEuMTkzNDkyXSAKWyAgIDMxLjIwNDY4NV0g
UHJlcGFyaW5nIHRvIHVucGFjayAuLi4vbGlic3NsMS4xXzEuMS4wbC0xfmRlYjl1MV9hbWQ2NC5k
ZWIgLi4uClsgICAzMS4yMDQ2ODZdIApbICAgMzEuMjE1NTQyXSBVbnBhY2tpbmcgbGlic3NsMS4x
OmFtZDY0ICgxLjEuMGwtMX5kZWI5dTEpIG92ZXIgKDEuMS4wZi0zK2RlYjl1MSkgLi4uClsgICAz
MS4yMTU1NDNdIApbICAgMzEuMjI3MDgzXSBTZWxlY3RpbmcgcHJldmlvdXNseSB1bnNlbGVjdGVk
IHBhY2thZ2UgbGlicHl0aG9uMy41LW1pbmltYWw6YW1kNjQuClsgICAzMS4yMjcwODRdIApbICAg
MzEuMjM4NDQzXSBQcmVwYXJpbmcgdG8gdW5wYWNrIC4uLi9saWJweXRob24zLjUtbWluaW1hbF8z
LjUuMy0xK2RlYjl1MV9hbWQ2NC5kZWIgLi4uClsgICAzMS4yMzg0NDRdIApbICAgMzEuMjUwMDk2
XSBVbnBhY2tpbmcgbGlicHl0aG9uMy41LW1pbmltYWw6YW1kNjQgKDMuNS4zLTErZGViOXUxKSAu
Li4KWyAgIDMxLjI1MDA5N10gClsgICAzMS4yNjAzNDddIFNlbGVjdGluZyBwcmV2aW91c2x5IHVu
c2VsZWN0ZWQgcGFja2FnZSBweXRob24zLjUtbWluaW1hbC4KWyAgIDMxLjI2MDM0OF0gClsgICAz
MS4yNzA4NjJdIFByZXBhcmluZyB0byB1bnBhY2sgLi4uL3B5dGhvbjMuNS1taW5pbWFsXzMuNS4z
LTErZGViOXUxX2FtZDY0LmRlYiAuLi4KWyAgIDMxLjI3MDg2M10gClsgICAzMS4yODIwMDddIFVu
cGFja2luZyBweXRob24zLjUtbWluaW1hbCAoMy41LjMtMStkZWI5dTEpIC4uLgpbICAgMzEuMjgy
MDA4XSAKWyAgIDMxLjI5MTM3MV0gU2VsZWN0aW5nIHByZXZpb3VzbHkgdW5zZWxlY3RlZCBwYWNr
YWdlIHB5dGhvbjMtbWluaW1hbC4KWyAgIDMxLjI5MTM3Ml0gClsgICAzMS4zMDE0NjhdIFByZXBh
cmluZyB0byB1bnBhY2sgLi4uL3B5dGhvbjMtbWluaW1hbF8zLjUuMy0xX2FtZDY0LmRlYiAuLi4K
WyAgIDMxLjMwMTQ2OV0gClsgICAzMS4zMTE3OTZdIFVucGFja2luZyBweXRob24zLW1pbmltYWwg
KDMuNS4zLTEpIC4uLgpbICAgMzEuMzExNzk2XSAKWyAgIDMxLjMyMDcwMF0gU2VsZWN0aW5nIHBy
ZXZpb3VzbHkgdW5zZWxlY3RlZCBwYWNrYWdlIGxpYnB5dGhvbjMuNS1zdGRsaWI6YW1kNjQuClsg
ICAzMS4zMjA3MDFdIApbICAgMzEuMzMxOTI1XSBQcmVwYXJpbmcgdG8gdW5wYWNrIC4uLi9saWJw
eXRob24zLjUtc3RkbGliXzMuNS4zLTErZGViOXUxX2FtZDY0LmRlYiAuLi4KWyAgIDMxLjMzMTky
Nl0gClsgICAzMS4zNDM0MjFdIFVucGFja2luZyBsaWJweXRob24zLjUtc3RkbGliOmFtZDY0ICgz
LjUuMy0xK2RlYjl1MSkgLi4uClsgICAzMS4zNDM0MjJdIApbICAgMzEuMzUzNDE5XSBTZWxlY3Rp
bmcgcHJldmlvdXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgcHl0aG9uMy41LgpbICAgMzEuMzUzNDIw
XSAKWyAgIDMxLjM2MzI0Ml0gUHJlcGFyaW5nIHRvIHVucGFjayAuLi4vcHl0aG9uMy41XzMuNS4z
LTErZGViOXUxX2FtZDY0LmRlYiAuLi4KWyAgIDMxLjM2MzI0M10gClsgICAzMS4zNzM3MDVdIFVu
cGFja2luZyBweXRob24zLjUgKDMuNS4zLTErZGViOXUxKSAuLi4KWyAgIDMxLjM3MzcwNl0gClsg
ICAzMS4zODI2NjhdIFNlbGVjdGluZyBwcmV2aW91c2x5IHVuc2VsZWN0ZWQgcGFja2FnZSBsaWJw
eXRob24zLXN0ZGxpYjphbWQ2NC4KWyAgIDMxLjM4MjY2OV0gClsgICAzMS4zOTM1OTZdIFByZXBh
cmluZyB0byB1bnBhY2sgLi4uL2xpYnB5dGhvbjMtc3RkbGliXzMuNS4zLTFfYW1kNjQuZGViIC4u
LgpbICAgMzEuMzkzNTk3XSAKWyAgIDMxLjQwNDE3MV0gVW5wYWNraW5nIGxpYnB5dGhvbjMtc3Rk
bGliOmFtZDY0ICgzLjUuMy0xKSAuLi4KWyAgIDMxLjQwNDE3Ml0gClsgICAzMS40MTM1MDNdIFNl
bGVjdGluZyBwcmV2aW91c2x5IHVuc2VsZWN0ZWQgcGFja2FnZSBkaC1weXRob24uClsgICAzMS40
MTM1MDRdIApbICAgMzEuNDIzMTc5XSBQcmVwYXJpbmcgdG8gdW5wYWNrIC4uLi9kaC1weXRob25f
Mi4yMDE3MDEyNV9hbGwuZGViIC4uLgpbICAgMzEuNDIzMTgwXSAKWyAgIDMxLjQzMzAzNF0gVW5w
YWNraW5nIGRoLXB5dGhvbiAoMi4yMDE3MDEyNSkgLi4uClsgICAzMS40MzMwMzVdIApbICAgMzEu
NDQxMzk0XSBTZWxlY3RpbmcgcHJldmlvdXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgcHl0aG9uMy4K
WyAgIDMxLjQ0MTM5Nl0gClsgICAzMS40NTA5MjBdIFByZXBhcmluZyB0byB1bnBhY2sgLi4uL2Rl
Yi9weXRob24zXzMuNS4zLTFfYW1kNjQuZGViIC4uLgpbICAgMzEuNDUwOTIxXSAKWyAgIDMxLjQ2
MDc2OF0gVW5wYWNraW5nIHB5dGhvbjMgKDMuNS4zLTEpIC4uLgpbICAgMzEuNDYwNzY4XSAKWyAg
IDMxLjQ2ODc2OF0gU2VsZWN0aW5nIHByZXZpb3VzbHkgdW5zZWxlY3RlZCBwYWNrYWdlIHV1aWQt
cnVudGltZS4KWyAgIDMxLjQ2ODc2OV0gClsgICAzMS40Nzg3ODldIFByZXBhcmluZyB0byB1bnBh
Y2sgLi4uL3V1aWQtcnVudGltZV8yLjI5LjItMStkZWI5dTFfYW1kNjQuZGViIC4uLgpbICAgMzEu
NDc4NzkwXSAKWyAgIDMxLjQ4OTUzNF0gVW5wYWNraW5nIHV1aWQtcnVudGltZSAoMi4yOS4yLTEr
ZGViOXUxKSAuLi4KWyAgIDMxLjQ4OTUzNV0gClsgICAzMS40OTg1NTJdIFNlbGVjdGluZyBwcmV2
aW91c2x5IHVuc2VsZWN0ZWQgcGFja2FnZSBsaWJhdG9taWMxOmFtZDY0LgpbICAgMzEuNDk4NTUz
XSAKWyAgIDMxLjUwODg3NF0gUHJlcGFyaW5nIHRvIHVucGFjayAuLi4vbGliYXRvbWljMV82LjMu
MC0xOCtkZWI5dTFfYW1kNjQuZGViIC4uLgpbICAgMzEuNTA4ODc1XSAKWyAgIDMxLjUxOTQ4NV0g
VW5wYWNraW5nIGxpYmF0b21pYzE6YW1kNjQgKDYuMy4wLTE4K2RlYjl1MSkgLi4uClsgICAzMS41
MTk0ODZdIApbICAgMzEuNTI4OTg2XSBTZWxlY3RpbmcgcHJldmlvdXNseSB1bnNlbGVjdGVkIHBh
Y2thZ2UgbGlicXVhZG1hdGgwOmFtZDY0LgpbICAgMzEuNTI4OTg3XSAKWyAgIDMxLjUzOTU1NV0g
UHJlcGFyaW5nIHRvIHVucGFjayAuLi4vbGlicXVhZG1hdGgwXzYuMy4wLTE4K2RlYjl1MV9hbWQ2
NC5kZWIgLi4uClsgICAzMS41Mzk1NTVdIApbICAgMzEuNTUwMzQyXSBVbnBhY2tpbmcgbGlicXVh
ZG1hdGgwOmFtZDY0ICg2LjMuMC0xOCtkZWI5dTEpIC4uLgpbICAgMzEuNTUwMzQzXSAKWyAgIDMx
LjU2MDAyMF0gU2VsZWN0aW5nIHByZXZpb3VzbHkgdW5zZWxlY3RlZCBwYWNrYWdlIGxpYmdjYy02
LWRldjphbWQ2NC4KWyAgIDMxLjU2MDAyMV0gClsgICAzMS41NzA1NTFdIFByZXBhcmluZyB0byB1
bnBhY2sgLi4uL2xpYmdjYy02LWRldl82LjMuMC0xOCtkZWI5dTFfYW1kNjQuZGViIC4uLgpbICAg
MzEuNTcwNTUyXSAKWyAgIDMxLjU4MTM5OF0gVW5wYWNraW5nIGxpYmdjYy02LWRldjphbWQ2NCAo
Ni4zLjAtMTgrZGViOXUxKSAuLi4KWyAgIDMxLjU4MTQwMF0gClsgICAzMS41OTA4ODldIFNlbGVj
dGluZyBwcmV2aW91c2x5IHVuc2VsZWN0ZWQgcGFja2FnZSBnY2MtNi4KWyAgIDMxLjU5MDg5MF0g
ClsgICAzMS42MDAyMTRdIFByZXBhcmluZyB0byB1bnBhY2sgLi4uL2djYy02XzYuMy4wLTE4K2Rl
Yjl1MV9hbWQ2NC5kZWIgLi4uClsgICAzMS42MDAyMTVdIApbICAgMzEuNjEwMjQ1XSBVbnBhY2tp
bmcgZ2NjLTYgKDYuMy4wLTE4K2RlYjl1MSkgLi4uClsgICAzMS42MTAyNDZdIApbICAgMzEuNjE4
NDU0XSBTZWxlY3RpbmcgcHJldmlvdXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgZ2NjLgpbICAgMzEu
NjE4NDU1XSAKWyAgIDMxLjYyNzQ1MF0gUHJlcGFyaW5nIHRvIHVucGFjayAuLi4vZGViL2djY180
JTNhNi4zLjAtNF9hbWQ2NC5kZWIgLi4uClsgICAzMS42Mjc0NTFdIApbICAgMzEuNjM3MTU1XSBV
bnBhY2tpbmcgZ2NjICg0OjYuMy4wLTQpIC4uLgpbICAgMzEuNjM3MTU2XSAKWyAgIDMxLjY0NDgz
OF0gU2VsZWN0aW5nIHByZXZpb3VzbHkgdW5zZWxlY3RlZCBwYWNrYWdlIGcrKy02LgpbICAgMzEu
NjQ0ODM5XSAKWyAgIDMxLjY1NDIwMl0gUHJlcGFyaW5nIHRvIHVucGFjayAuLi4vZysrLTZfNi4z
LjAtMTgrZGViOXUxX2FtZDY0LmRlYiAuLi4KWyAgIDMxLjY1NDIwM10gClsgICAzMS42NjQxNzdd
IFVucGFja2luZyBnKystNiAoNi4zLjAtMTgrZGViOXUxKSAuLi4KWyAgIDMxLjY2NDE3OF0gClsg
ICAzMS42NzIzNzZdIFNlbGVjdGluZyBwcmV2aW91c2x5IHVuc2VsZWN0ZWQgcGFja2FnZSBnKysu
ClsgICAzMS42NzIzNzddIApbICAgMzEuNjgxNDM3XSBQcmVwYXJpbmcgdG8gdW5wYWNrIC4uLi9k
ZWIvZysrXzQlM2E2LjMuMC00X2FtZDY0LmRlYiAuLi4KWyAgIDMxLjY4MTQzOF0gClsgICAzMS42
OTEwNzNdIFVucGFja2luZyBnKysgKDQ6Ni4zLjAtNCkgLi4uClsgICAzMS42OTEwNzRdIApbICAg
MzEuNjk4NzAxXSBTZWxlY3RpbmcgcHJldmlvdXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgbGliMzJn
Y2MxLgpbICAgMzEuNjk4NzAyXSAKWyAgIDMxLjcwODQzOV0gUHJlcGFyaW5nIHRvIHVucGFjayAu
Li4vbGliMzJnY2MxXzElM2E2LjMuMC0xOCtkZWI5dTFfYW1kNjQuZGViIC4uLgpbICAgMzEuNzA4
NDQwXSAKWyAgIDMxLjcxOTI2OF0gVW5wYWNraW5nIGxpYjMyZ2NjMSAoMTo2LjMuMC0xOCtkZWI5
dTEpIC4uLgpbICAgMzEuNzE5MjY5XSAKWyAgIDMxLjcyODIyNV0gU2VsZWN0aW5nIHByZXZpb3Vz
bHkgdW5zZWxlY3RlZCBwYWNrYWdlIGxpYngzMmdjYzEuClsgICAzMS43MjgyMjZdIApbICAgMzEu
NzM4MDk1XSBQcmVwYXJpbmcgdG8gdW5wYWNrIC4uLi9saWJ4MzJnY2MxXzElM2E2LjMuMC0xOCtk
ZWI5dTFfYW1kNjQuZGViIC4uLgpbICAgMzEuNzM4MDk2XSAKWyAgIDMxLjc0OTAxNF0gVW5wYWNr
aW5nIGxpYngzMmdjYzEgKDE6Ni4zLjAtMTgrZGViOXUxKSAuLi4KWyAgIDMxLjc0OTAxNV0gClsg
ICAzMS43NTgwMTNdIFNlbGVjdGluZyBwcmV2aW91c2x5IHVuc2VsZWN0ZWQgcGFja2FnZSBsaWIz
MmF0b21pYzEuClsgICAzMS43NTgwMTRdIApbICAgMzEuNzY4MDIwXSBQcmVwYXJpbmcgdG8gdW5w
YWNrIC4uLi9saWIzMmF0b21pYzFfNi4zLjAtMTgrZGViOXUxX2FtZDY0LmRlYiAuLi4KWyAgIDMx
Ljc2ODAyMF0gClsgICAzMS43Nzg5MTZdIFVucGFja2luZyBsaWIzMmF0b21pYzEgKDYuMy4wLTE4
K2RlYjl1MSkgLi4uClsgICAzMS43Nzg5MTddIApbICAgMzEuNzg3OTk4XSBTZWxlY3RpbmcgcHJl
dmlvdXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgbGlieDMyYXRvbWljMS4KWyAgIDMxLjc4Nzk5OV0g
ClsgICAzMS43OTgxMDJdIFByZXBhcmluZyB0byB1bnBhY2sgLi4uL2xpYngzMmF0b21pYzFfNi4z
LjAtMTgrZGViOXUxX2FtZDY0LmRlYiAuLi4KWyAgIDMxLjc5ODEwM10gClsgICAzMS44MDkwODBd
IFVucGFja2luZyBsaWJ4MzJhdG9taWMxICg2LjMuMC0xOCtkZWI5dTEpIC4uLgpbICAgMzEuODA5
MDgyXSAKWyAgIDMxLjgxODI1NF0gU2VsZWN0aW5nIHByZXZpb3VzbHkgdW5zZWxlY3RlZCBwYWNr
YWdlIGxpYjMycXVhZG1hdGgwLgpbICAgMzEuODE4MjU1XSAKWyAgIDMxLjgyODQ3Ml0gUHJlcGFy
aW5nIHRvIHVucGFjayAuLi4vbGliMzJxdWFkbWF0aDBfNi4zLjAtMTgrZGViOXUxX2FtZDY0LmRl
YiAuLi4KWyAgIDMxLjgyODQ3M10gClsgICAzMS44Mzk3ODhdIFVucGFja2luZyBsaWIzMnF1YWRt
YXRoMCAoNi4zLjAtMTgrZGViOXUxKSAuLi4KWyAgIDMxLjgzOTc4OF0gClsgICAzMS44NDkwNTBd
IFNlbGVjdGluZyBwcmV2aW91c2x5IHVuc2VsZWN0ZWQgcGFja2FnZSBsaWJ4MzJxdWFkbWF0aDAu
ClsgICAzMS44NDkwNTFdIApbICAgMzEuODU5NDczXSBQcmVwYXJpbmcgdG8gdW5wYWNrIC4uLi9s
aWJ4MzJxdWFkbWF0aDBfNi4zLjAtMTgrZGViOXUxX2FtZDY0LmRlYiAuLi4KWyAgIDMxLjg1OTQ3
NF0gClsgICAzMS44NzA0NTBdIFVucGFja2luZyBsaWJ4MzJxdWFkbWF0aDAgKDYuMy4wLTE4K2Rl
Yjl1MSkgLi4uClsgICAzMS44NzA0NTFdIApbICAgMzEuODc5NzM4XSBTZWxlY3RpbmcgcHJldmlv
dXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgbGliMzJnY2MtNi1kZXYuClsgICAzMS44Nzk3MzhdIApb
ICAgMzEuODg5OTgxXSBQcmVwYXJpbmcgdG8gdW5wYWNrIC4uLi9saWIzMmdjYy02LWRldl82LjMu
MC0xOCtkZWI5dTFfYW1kNjQuZGViIC4uLgpbICAgMzEuODg5OTgyXSAKWyAgIDMxLjkwMDk1N10g
VW5wYWNraW5nIGxpYjMyZ2NjLTYtZGV2ICg2LjMuMC0xOCtkZWI5dTEpIC4uLgpbICAgMzEuOTAw
OTU4XSAKWyAgIDMxLjkxMDI4NV0gU2VsZWN0aW5nIHByZXZpb3VzbHkgdW5zZWxlY3RlZCBwYWNr
YWdlIGxpYngzMmdjYy02LWRldi4KWyAgIDMxLjkxMDI4Nl0gClsgICAzMS45MjA3MDNdIFByZXBh
cmluZyB0byB1bnBhY2sgLi4uL2xpYngzMmdjYy02LWRldl82LjMuMC0xOCtkZWI5dTFfYW1kNjQu
ZGViIC4uLgpbICAgMzEuOTIwNzA1XSAKWyAgIDMxLjkzMTgzN10gVW5wYWNraW5nIGxpYngzMmdj
Yy02LWRldiAoNi4zLjAtMTgrZGViOXUxKSAuLi4KWyAgIDMxLjkzMTgzOF0gClsgICAzMS45NDEx
OThdIFNlbGVjdGluZyBwcmV2aW91c2x5IHVuc2VsZWN0ZWQgcGFja2FnZSBnY2MtNi1tdWx0aWxp
Yi4KWyAgIDMxLjk0MTE5OV0gClsgICAzMS45NTE0NThdIFByZXBhcmluZyB0byB1bnBhY2sgLi4u
L2djYy02LW11bHRpbGliXzYuMy4wLTE4K2RlYjl1MV9hbWQ2NC5kZWIgLi4uClsgICAzMS45NTE0
NTldIApbICAgMzEuOTYyNDI1XSBVbnBhY2tpbmcgZ2NjLTYtbXVsdGlsaWIgKDYuMy4wLTE4K2Rl
Yjl1MSkgLi4uClsgICAzMS45NjI0MjZdIApbICAgMzEuOTcxNTk1XSBTZWxlY3RpbmcgcHJldmlv
dXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgZ2NjLW11bHRpbGliLgpbICAgMzEuOTcxNTk2XSAKWyAg
IDMxLjk4MTUwOF0gUHJlcGFyaW5nIHRvIHVucGFjayAuLi4vZ2NjLW11bHRpbGliXzQlM2E2LjMu
MC00X2FtZDY0LmRlYiAuLi4KWyAgIDMxLjk4MTUwOF0gClsgICAzMS45OTE4NzBdIFVucGFja2lu
ZyBnY2MtbXVsdGlsaWIgKDQ6Ni4zLjAtNCkgLi4uClsgICAzMS45OTE4NzFdIApbICAgMzIuMDAw
MzMyXSBTZWxlY3RpbmcgcHJldmlvdXNseSB1bnNlbGVjdGVkIHBhY2thZ2UgbGliZHBrZy1wZXJs
LgpbICAgMzIuMDAwMzMzXSAKWyAgIDMyLjAxMDMzNV0gUHJlcGFyaW5nIHRvIHVucGFjayAuLi4v
bGliZHBrZy1wZXJsXzEuMTguMjVfYWxsLmRlYiAuLi4KWyAgIDMyLjAxMDMzN10gClsgICAzMi4w
MjAxNzNdIFVucGFja2luZyBsaWJkcGtnLXBlcmwgKDEuMTguMjUpIC4uLgpbICAgMzIuMDIwMTc0
XSAKWyAgIDMyLjAyODQ3OF0gU2VsZWN0aW5nIHByZXZpb3VzbHkgdW5zZWxlY3RlZCBwYWNrYWdl
IG5ldGNhdC1vcGVuYnNkLgpbICAgMzIuMDI4NDc4XSAKWyAgIDMyLjAzODUxMV0gUHJlcGFyaW5n
IHRvIHVucGFjayAuLi4vbmV0Y2F0LW9wZW5ic2RfMS4xMzAtM19hbWQ2NC5kZWIgLi4uClsgICAz
Mi4wMzg1MTJdIApbICAgMzIuMDQ4NzE3XSBVbnBhY2tpbmcgbmV0Y2F0LW9wZW5ic2QgKDEuMTMw
LTMpIC4uLgpbICAgMzIuMDQ4NzE4XSAKWyAgIDMyLjA1NzE2Nl0gU2VsZWN0aW5nIHByZXZpb3Vz
bHkgdW5zZWxlY3RlZCBwYWNrYWdlIGdhd2suClsgICAzMi4wNTcxNjddIApbICAgMzIuMDY2NDM3
XSBQcmVwYXJpbmcgdG8gdW5wYWNrIC4uLi9nYXdrXzElM2E0LjEuNCtkZnNnLTFfYW1kNjQuZGVi
IC4uLgpbICAgMzIuMDY2NDM4XSAKWyAgIDMyLjA3NjQxNl0gVW5wYWNraW5nIGdhd2sgKDE6NC4x
LjQrZGZzZy0xKSAuLi4KWyAgIDMyLjA3NjQxN10gClsgICAzMi4wODQ1MzddIFNldHRpbmcgdXAg
Z2NjLTEwLWJhc2U6YW1kNjQgKDEwLTIwMjAwNDE4LTEpIC4uLgpbICAgMzIuMDg0NTM4XSAKWyAg
IDMyLjA5Mzg1Ml0gU2V0dGluZyB1cCBsaWJnY2MtczE6YW1kNjQgKDEwLTIwMjAwNDE4LTEpIC4u
LgpbICAgMzIuMDkzODUzXSAKWyAgIDMyLjEwMzAzOF0gU2V0dGluZyB1cCBsaWJzc2wxLjE6YW1k
NjQgKDEuMS4wbC0xfmRlYjl1MSkgLi4uClsgICAzMi4xMDMwMzldIApbICAgMzIuMTEyNDQyXSBT
ZXR0aW5nIHVwIGxpYnB5dGhvbjMuNS1taW5pbWFsOmFtZDY0ICgzLjUuMy0xK2RlYjl1MSkgLi4u
ClsgICAzMi4xMTI0NDNdIApbICAgMzIuMTIyNTAwXSBTZXR0aW5nIHVwIHB5dGhvbjMuNS1taW5p
bWFsICgzLjUuMy0xK2RlYjl1MSkgLi4uClsgICAzMi4xMjI1MDFdIApbICAgMzIuMTMxNzc5XSBT
ZXR0aW5nIHVwIHB5dGhvbjMtbWluaW1hbCAoMy41LjMtMSkgLi4uClsgICAzMi4xMzE3ODBdIApb
ICAgMzIuMTQwMjk5XSBTZXR0aW5nIHVwIHV1aWQtcnVudGltZSAoMi4yOS4yLTErZGViOXUxKSAu
Li4KWyAgIDMyLjE0MDMwMF0gClsgICAzMi4xNDkwMjZdIEFkZGluZyBncm91cCBgdXVpZGQnIChH
SUQgMTExKSAuLi4KWyAgIDMyLjE0OTAyN10gClsgICAzMi4xNTYzMTRdIERvbmUuClsgICAzMi4x
NTYzMTVdIApbICAgMzIuMTYyNTE1XSBXYXJuaW5nOiBUaGUgaG9tZSBkaXIgL3J1bi91dWlkZCB5
b3Ugc3BlY2lmaWVkIGNhbid0IGJlIGFjY2Vzc2VkOiBObyBzdWNoIGZpbGUgb3IgZGlyZWN0b3J5
ClsgICAzMi4xNjI1MTZdIApbICAgMzIuMTc1MjQzXSBBZGRpbmcgc3lzdGVtIHVzZXIgYHV1aWRk
JyAoVUlEIDEwOCkgLi4uClsgICAzMi4xNzUyNDRdIApbICAgMzIuMTgzODg3XSBBZGRpbmcgbmV3
IHVzZXIgYHV1aWRkJyAoVUlEIDEwOCkgd2l0aCBncm91cCBgdXVpZGQnIC4uLgpbICAgMzIuMTgz
ODg4XSAKWyAgIDMyLjE5MzY1N10gTm90IGNyZWF0aW5nIGhvbWUgZGlyZWN0b3J5IGAvcnVuL3V1
aWRkJy4KWyAgIDMyLjE5MzY1OF0gClsgICAzMi4yMDIxOTVdIFNldHRpbmcgdXAgbGliYXRvbWlj
MTphbWQ2NCAoNi4zLjAtMTgrZGViOXUxKSAuLi4KWyAgIDMyLjIwMjE5Nl0gClsgICAzMi4yMTE0
NzhdIFNldHRpbmcgdXAgbGlicXVhZG1hdGgwOmFtZDY0ICg2LjMuMC0xOCtkZWI5dTEpIC4uLgpb
ICAgMzIuMjExNDc5XSAKWyAgIDMyLjIyMDgwOF0gU2V0dGluZyB1cCBsaWJkcGtnLXBlcmwgKDEu
MTguMjUpIC4uLgpbICAgMzIuMjIwODA5XSAKWyAgIDMyLjIyODg5NF0gU2V0dGluZyB1cCBuZXRj
YXQtb3BlbmJzZCAoMS4xMzAtMykgLi4uClsgICAzMi4yMjg4OTVdIApbICAgMzIuMjM3ODIwXSB1
cGRhdGUtYWx0ZXJuYXRpdmVzOiB1c2luZyAvYmluL25jLm9wZW5ic2QgdG8gcHJvdmlkZSAvYmlu
L25jIChuYykgaW4gYXV0byBtb2RlClsgICAzMi4yMzc4MjFdIApbICAgMzIuMjQ5NTE2XSBTZXR0
aW5nIHVwIGdhd2sgKDE6NC4xLjQrZGZzZy0xKSAuLi4KWyAgIDMyLjI0OTUxN10gClsgICAzMi4y
NTc2NzJdIFNldHRpbmcgdXAgbnRwZGF0ZSAoMTo0LjIuOHAxMCtkZnNnLTMrZGViOXUyKSAuLi4K
WyAgIDMyLjI1NzY3Ml0gClsgICAzMi4yNjY3OTRdIFNldHRpbmcgdXAgZGgtcHl0aG9uICgyLjIw
MTcwMTI1KSAuLi4KWyAgIDMyLjI2Njc5NV0gClsgICAzMi4yNzUwODhdIFNldHRpbmcgdXAgbGli
Z2NjLTYtZGV2OmFtZDY0ICg2LjMuMC0xOCtkZWI5dTEpIC4uLgpbICAgMzIuMjc1MDg5XSAKWyAg
IDMyLjI4NDI5M10gU2V0dGluZyB1cCBnY2MtNiAoNi4zLjAtMTgrZGViOXUxKSAuLi4KWyAgIDMy
LjI4NDI5NF0gClsgICAzMi4yOTIyNDRdIFNldHRpbmcgdXAgZ2NjICg0OjYuMy4wLTQpIC4uLgpb
ICAgMzIuMjkyMjQ1XSAKWyAgIDMyLjI5OTY0OV0gU2V0dGluZyB1cCBnKystNiAoNi4zLjAtMTgr
ZGViOXUxKSAuLi4KWyAgIDMyLjI5OTY1MF0gClsgICAzMi4zMDc2NDFdIFNldHRpbmcgdXAgZysr
ICg0OjYuMy4wLTQpIC4uLgpbICAgMzIuMzA3NjQxXSAKWyAgIDMyLjMxNTc2MF0gdXBkYXRlLWFs
dGVybmF0aXZlczogdXNpbmcgL3Vzci9iaW4vZysrIHRvIHByb3ZpZGUgL3Vzci9iaW4vYysrIChj
KyspIGluIGF1dG8gbW9kZQpbICAgMzIuMzE1NzYxXSAKWyAgIDMyLjMyNzc5MF0gU2V0dGluZyB1
cCBsaWIzMmdjYzEgKDE6Ni4zLjAtMTgrZGViOXUxKSAuLi4KWyAgIDMyLjMyNzc5MV0gClsgICAz
Mi4zMzY1MzFdIFNldHRpbmcgdXAgbGlieDMyZ2NjMSAoMTo2LjMuMC0xOCtkZWI5dTEpIC4uLgpb
ICAgMzIuMzM2NTMyXSAKWyAgIDMyLjM0NTMwOF0gU2V0dGluZyB1cCBsaWIzMmF0b21pYzEgKDYu
My4wLTE4K2RlYjl1MSkgLi4uClsgICAzMi4zNDUzMDhdIApbICAgMzIuMzU0MjIxXSBTZXR0aW5n
IHVwIGxpYngzMmF0b21pYzEgKDYuMy4wLTE4K2RlYjl1MSkgLi4uClsgICAzMi4zNTQyMjJdIApb
ICAgMzIuMzYzMTE1XSBTZXR0aW5nIHVwIGxpYjMycXVhZG1hdGgwICg2LjMuMC0xOCtkZWI5dTEp
IC4uLgpbICAgMzIuMzYzMTE1XSAKWyAgIDMyLjM3MjE2Nl0gU2V0dGluZyB1cCBsaWJ4MzJxdWFk
bWF0aDAgKDYuMy4wLTE4K2RlYjl1MSkgLi4uClsgICAzMi4zNzIxNjddIApbICAgMzIuMzgxMjM2
XSBTZXR0aW5nIHVwIGxpYjMyZ2NjLTYtZGV2ICg2LjMuMC0xOCtkZWI5dTEpIC4uLgpbICAgMzIu
MzgxMjM3XSAKWyAgIDMyLjM5MDIzNl0gU2V0dGluZyB1cCBsaWJ4MzJnY2MtNi1kZXYgKDYuMy4w
LTE4K2RlYjl1MSkgLi4uClsgICAzMi4zOTAyMzddIApbICAgMzIuMzk5MzY4XSBTZXR0aW5nIHVw
IGdjYy02LW11bHRpbGliICg2LjMuMC0xOCtkZWI5dTEpIC4uLgpbICAgMzIuMzk5MzY5XSAKWyAg
IDMyLjQwODE5MV0gU2V0dGluZyB1cCBnY2MtbXVsdGlsaWIgKDQ6Ni4zLjAtNCkgLi4uClsgICAz
Mi40MDgxOTJdIApbICAgMzIuNDE2NTg5XSBTZXR0aW5nIHVwIGxpYnB5dGhvbjMuNS1zdGRsaWI6
YW1kNjQgKDMuNS4zLTErZGViOXUxKSAuLi4KWyAgIDMyLjQxNjU5MF0gClsgICAzMi40MjYzNTld
IFNldHRpbmcgdXAgcHl0aG9uMy41ICgzLjUuMy0xK2RlYjl1MSkgLi4uClsgICAzMi40MjYzNTld
IApbICAgMzIuNDM0OTI3XSBTZXR0aW5nIHVwIGxpYnB5dGhvbjMtc3RkbGliOmFtZDY0ICgzLjUu
My0xKSAuLi4KWyAgIDMyLjQzNDkyN10gClsgICAzMi40NDM4NTldIFNldHRpbmcgdXAgcHl0aG9u
MyAoMy41LjMtMSkgLi4uClsgICAzMi40NDM4NjBdIApbICAgMzIuNDUxNzAzXSBydW5uaW5nIHB5
dGhvbiBydHVwZGF0ZSBob29rcyBmb3IgcHl0aG9uMy41Li4uClsgICAzMi40NTE3MDRdIApbICAg
MzIuNDYwNzI1XSBydW5uaW5nIHB5dGhvbiBwb3N0LXJ0dXBkYXRlIGhvb2tzIGZvciBweXRob24z
LjUuLi4KWyAgIDMyLjQ2MDcyNl0gClsgICAzMi40NzAyNDVdIFByb2Nlc3NpbmcgdHJpZ2dlcnMg
Zm9yIGxpYmMtYmluICgyLjI0LTExK2RlYjl1MykgLi4uClsgICAzMi40NzAyNDZdIApbICAgMzIu
NDc5ODE3XSBQcm9jZXNzaW5nIHRyaWdnZXJzIGZvciBtaW1lLXN1cHBvcnQgKDMuNjApIC4uLgpb
ICAgMzIuNDc5ODE4XSAKWyAgIDMyLjQ4ODkzOF0gUHJvY2Vzc2luZyB0cmlnZ2VycyBmb3Igc3lz
dGVtZCAoMjMyLTI1K2RlYjl1MikgLi4uClsgICAzMi40ODg5MzldIApbICAgMzMuMDA5MDYwXSAy
MSBKdW4gMDk6MzM6NTcgbnRwZGF0ZVs5NzldOiBzdGVwIHRpbWUgc2VydmVyIDE5Mi4xNjguMS4x
IG9mZnNldCAyODkwMS45ODA5MTcgc2VjClsgICAzMy4wMDkwNjFdIApbICAgMzMuMDIxNDA4XSBC
VFJGUyBpbmZvIChkZXZpY2Ugc2RhMik6IGRpc2sgc3BhY2UgY2FjaGluZyBpcyBlbmFibGVkClsg
ICAzMy4wMjgyMzZdIEJUUkZTIGluZm8gKGRldmljZSBzZGEyKTogaGFzIHNraW5ueSBleHRlbnRz
ClsgICAzMy40NzMwNTRdIC9sa3AvbGtwL3NyYy9iaW4vcnVuLWxrcApbICAgMzMuNDczMDYwXSAK
WyAgIDMzLjk4OTgxOF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3Rl
ZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgwMDAwMDAwMC0weDAwMDAw
ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjAwMjM1N10geDg2L1BBVDogYm1jLXdhdGNoZG9n
OjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFtt
ZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjAxNDc1OV0g
eDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUg
dW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRl
LWJhY2sKWyAgIDM0LjAyNzE0NV0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBl
eHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgwMDAwMDAwMC0w
eDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjAzOTY5NF0geDg2L1BBVDogYm1jLXdh
dGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMg
Zm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjA1
MjA3Ml0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5n
IHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290
IHdyaXRlLWJhY2sKWyAgIDM0LjA2NDM4OF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFw
IHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgwMDAw
MDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjA3Njg2N10geDg2L1BBVDog
Ym1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQt
bWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAg
IDM0LjA4OTE3NF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBt
YXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZm
XSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjEwMTQ1OV0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEw
OTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0g
MHgwMDAwMDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjExMzk3NV0geDg2
L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5j
YWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJh
Y2sKWyAgIDM0LjEyNjI0NV0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBl
Y3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlm
NDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjEzODUzNl0geDg2L1BBVDogYm1jLXdhdGNo
ZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9y
IFttZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjE1MTAy
Nl0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5
cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdy
aXRlLWJhY2sKWyAgIDM0LjE2MzMwNV0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBm
biBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAw
MC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjE3NTcxMl0geDg2L1BBVDogYm1j
LXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWlu
dXMgZm9yIFttZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0
LjE4ODEyMF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBw
aW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwg
Z290IHdyaXRlLWJhY2sKWyAgIDM0LjIwMDM1N10geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYg
bWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5
ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjIxMjYxMl0geDg2L1BB
VDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNo
ZWQtbWludXMgZm9yIFttZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sK
WyAgIDM0LjIyNTA2Ml0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3Rl
ZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3
ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjIzNzI2OF0geDg2L1BBVDogYm1jLXdhdGNoZG9n
OjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFtt
ZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjI0OTUxNF0g
eDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUg
dW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRl
LWJhY2sKWyAgIDM0LjI2MTg4OF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBl
eHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0w
eDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjI3NDE2NV0geDg2L1BBVDogYm1jLXdh
dGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMg
Zm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjI4
NjM2NV0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5n
IHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZmXSwgZ290
IHdyaXRlLWJhY2sKWyAgIDM0LjI5ODc2N10geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFw
IHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQx
NzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjMxMDk2OF0geDg2L1BBVDog
Ym1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQt
bWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAg
IDM0LjMyMzE1N10geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBt
YXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZm
XSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjMzNTUyM10geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEw
OTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0g
MHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjM0NzcyNl0geDg2
L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5j
YWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJh
Y2sKWyAgIDM0LjM2MDA2NF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBl
Y3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgwMDAwMDAwMC0weDAw
MDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjM3MjQxNV0geDg2L1BBVDogYm1jLXdhdGNo
ZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9y
IFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjM4NDU1
NF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5
cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdy
aXRlLWJhY2sKWyAgIDM0LjM5Njc3NF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBm
biBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgwMDAwMDAw
MC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjQwOTA4Nl0geDg2L1BBVDogYm1j
LXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWlu
dXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0
LjQyMTIwOV0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBw
aW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwg
Z290IHdyaXRlLWJhY2sKWyAgIDM0LjQzMzMzN10geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYg
bWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHgw
MDAwMDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjQ0NTY2MF0geDg2L1BB
VDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNo
ZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sK
WyAgIDM0LjQ1Nzc5MV0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3Rl
ZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3
ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjQ2OTk0OV0geDg2L1BBVDogYm1jLXdhdGNoZG9n
OjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFtt
ZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjQ4MjI1OF0g
eDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUg
dW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRl
LWJhY2sKWyAgIDM0LjQ5NDMzOV0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBl
eHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0w
eDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjUwNjQzMF0geDg2L1BBVDogYm1jLXdh
dGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMg
Zm9yIFttZW0gMHgwMDAwMDAwMC0weDAwMDAwZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM0LjUx
ODcyM10geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFwIHBmbiBleHBlY3RlZCBtYXBwaW5n
IHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQxNzAwMC0weDlmNDE3ZmZmXSwgZ290
IHdyaXRlLWJhY2sKWyAgIDM0LjUzMDg2MF0geDg2L1BBVDogYm1jLXdhdGNoZG9nOjEwOTYgbWFw
IHBmbiBleHBlY3RlZCBtYXBwaW5nIHR5cGUgdW5jYWNoZWQtbWludXMgZm9yIFttZW0gMHg5ZjQx
NzAwMC0weDlmNDE3ZmZmXSwgZ290IHdyaXRlLWJhY2sKWyAgIDM1LjE2ODcxM10gUkVTVUxUX1JP
T1Q9L3Jlc3VsdC9rZXJuZWwtc2VsZnRlc3RzL2tzZWxmdGVzdHMteDg2LXVjb2RlPTB4ZGMvbGtw
LXNrbC1kMDEvZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3oveDg2XzY0LXJoZWwtNy42L2djYy05
L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvMwpbICAgMzUuMTY4NzE2
XSAKWyAgIDM1LjUxNjEzNV0gam9iPS9sa3Avam9icy9zY2hlZHVsZWQvbGtwLXNrbC1kMDEva2Vy
bmVsLXNlbGZ0ZXN0cy1rc2VsZnRlc3RzLXg4Ni11Y29kZT0weGRjLWRlYmlhbi14ODZfNjQtMjAx
OTExMTQuY2d6LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDktMjAyMDA2
MjEtMTA1NDctMXk0MzBmMC0yLnlhbWwKWyAgIDM1LjUxNjEzN10gClsgICAzNi45MDkxMjZdIHJl
c3VsdF9zZXJ2aWNlPWlubjovcmVzdWx0LCBSRVNVTFRfTU5UPS9pbm4vcmVzdWx0LCBSRVNVTFRf
Uk9PVD0vaW5uL3Jlc3VsdC9rZXJuZWwtc2VsZnRlc3RzL2tzZWxmdGVzdHMteDg2LXVjb2RlPTB4
ZGMvbGtwLXNrbC1kMDEvZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3oveDg2XzY0LXJoZWwtNy42
L2djYy05L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvMwpbICAgMzYu
OTA5MTI4XSAKWyAgIDM2LjkzMzkyOV0gbW91bnQubmZzOiB0cnkgMSB0aW1lLi4uIG1vdW50Lm5m
cyAtbyB2ZXJzPTMgaW5uOi9yZXN1bHQgL2lubi9yZXN1bHQKWyAgIDM2LjkzMzkzMV0gClsgICAz
Ni45NDc1ODFdIHJ1bi1qb2IgL2xrcC9qb2JzL3NjaGVkdWxlZC9sa3Atc2tsLWQwMS9rZXJuZWwt
c2VsZnRlc3RzLWtzZWxmdGVzdHMteDg2LXVjb2RlPTB4ZGMtZGViaWFuLXg4Nl82NC0yMDE5MTEx
NC5jZ3otZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS0yMDIwMDYyMS0x
MDU0Ny0xeTQzMGYwLTIueWFtbApbICAgMzYuOTQ3NTgzXSAKWyAgIDM4LjczMjg2MV0gcHJvY2Vz
cyAndGVzdGluZy9zZWxmdGVzdHMveDg2L3Rlc3Rfc3lzY2FsbF92ZHNvXzMyJyBzdGFydGVkIHdp
dGggZXhlY3V0YWJsZSBzdGFjawpbICAgMzkuNTIyMDUyXSAvdXNyL2Jpbi93Z2V0IC1xIC0tdGlt
ZW91dD0xODAwIC0tdHJpZXM9MSAtLWxvY2FsLWVuY29kaW5nPVVURi04IGh0dHA6Ly9pbm46ODAv
fmxrcC9jZ2ktYmluL2xrcC1qb2JmaWxlLWFwcGVuZC12YXI/am9iX2ZpbGU9L2xrcC9qb2JzL3Nj
aGVkdWxlZC9sa3Atc2tsLWQwMS9rZXJuZWwtc2VsZnRlc3RzLWtzZWxmdGVzdHMteDg2LXVjb2Rl
PTB4ZGMtZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3otZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYy
M2RlMmEyZDA2NGQ5NTc0OS0yMDIwMDYyMS0xMDU0Ny0xeTQzMGYwLTIueWFtbCZqb2Jfc3RhdGU9
cnVubmluZyAtTyAvZGV2L251bGwKWyAgIDM5LjUyMjA1NF0gClsgICAzOS41NTU1MTVdIHRhcmdl
dCB1Y29kZTogMHhkYwpbICAgMzkuNTU1NTE2XSAKWyAgIDM5LjU2MTkxN10gY3VycmVudF92ZXJz
aW9uOiBkYywgdGFyZ2V0X3ZlcnNpb246IGRjClsgICAzOS41NjE5MThdIApbICAgMzkuNTcxNTg1
XSBLRVJORUwgU0VMRlRFU1RTOiBsaW51eF9oZWFkZXJzX2RpciBpcyAvdXNyL3NyYy9saW51eC1o
ZWFkZXJzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0
ZDk1NzQ5ClsgICAzOS41NzE1ODZdIApbICAgMzkuNTg2NTg3XSAyMDIwLTA2LTIxIDA5OjMzOjU5
IGxuIC1zZiAvdXNyL2Jpbi9jbGFuZwpbICAgMzkuNTg2NTg4XSAKWyAgIDM5LjU5NTA0NF0gMjAy
MC0wNi0yMSAwOTozMzo1OSBsbiAtc2YgL3Vzci9iaW4vbGxjClsgICAzOS41OTUwNDVdIApbICAg
MzkuNjA0MDk0XSAyMDIwLTA2LTIxIDA5OjMzOjU5IHNlZCAtaSBzL2RlZmF1bHRfdGltZW91dD00
NS9kZWZhdWx0X3RpbWVvdXQ9MzAwLyBrc2VsZnRlc3QvcnVubmVyLnNoClsgICAzOS42MDQwOTVd
IApbICAgMzkuNjE2NjgyXSAyMDIwLTA2LTIxIDA5OjMzOjU5IG1ha2UgcnVuX3Rlc3RzIC1DIHg4
NgpbICAgMzkuNjE2Njg0XSAKWyAgIDM5LjYyNzAwOF0gbWFrZTogRW50ZXJpbmcgZGlyZWN0b3J5
ICcvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3
OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYnClsg
ICAzOS42MjcwMDldIApbICAgMzkuNjQ4MTE5XSBnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3Nl
bGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2
NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc2luZ2xlX3N0ZXBfc3lzY2FsbF8z
MiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMy
IC1EQ0FOX0JVSUxEXzY0IHNpbmdsZV9zdGVwX3N5c2NhbGwuYyAtbHJ0IC1sZGwgLWxtClsgICAz
OS42NDgxMjBdIApbICAgMzkuNjc5ODc3XSBnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0
ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5
NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc3lzcmV0X3NzX2F0dHJzXzMyIC1PMiAt
ZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5f
QlVJTERfNjQgc3lzcmV0X3NzX2F0dHJzLmMgLWxydCAtbGRsIC1sbQpbICAgMzkuNjc5ODc4XSAK
WyAgIDM5LjcxMDg2Ml0gZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0
LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMv
dGVzdGluZy9zZWxmdGVzdHMveDg2L3N5c2NhbGxfbnRfMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0
aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBzeXNjYWxs
X250LmMgLWxydCAtbGRsIC1sbQpbICAgMzkuNzEwODYzXSAKWyAgIDM5Ljc0MTMxMl0gZ2NjIC1t
MzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3
YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2
L3Rlc3RfbXJlbWFwX3Zkc29fMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5v
LXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB0ZXN0X21yZW1hcF92ZHNvLmMgLWxy
dCAtbGRsIC1sbQpbICAgMzkuNzQxMzE0XSAKWyAgIDM5Ljc3NDM4MV0gZ2NjIC1tMzIgLW8gL3Vz
ci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFm
YmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L2NoZWNrX2lu
aXRpYWxfcmVnX3N0YXRlXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1w
aWUgLVdsLC1lcmVhbF9zdGFydCAtc3RhdGljIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0
IGNoZWNrX2luaXRpYWxfcmVnX3N0YXRlLmMgLWxydCAtbGRsIC1sbQpbICAgMzkuNzc0MzgyXSAK
WyAgIDM5LjgwOTIzNV0gZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0
LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMv
dGVzdGluZy9zZWxmdGVzdHMveDg2L3NpZ3JldHVybl8zMiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRo
cmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHNpZ3JldHVy
bi5jIC1scnQgLWxkbCAtbG0KWyAgIDM5LjgwOTIzNl0gClsgICAzOS44Mzk0NDRdIGdjYyAtbTMy
IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2
Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9p
b3BsXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJ
TERfMzIgLURDQU5fQlVJTERfNjQgaW9wbC5jIC1scnQgLWxkbCAtbG0KWyAgIDM5LjgzOTQ0NV0g
ClsgICAzOS44NjkxNTldIGdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82
NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xz
L3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9pb3Blcm1fMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJl
YWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBpb3Blcm0uYyAt
bHJ0IC1sZGwgLWxtClsgICAzOS44NjkxNjBdIApbICAgMzkuODk5NzE2XSBnY2MgLW0zMiAtbyAv
dXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0
YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvcHJvdGVj
dGlvbl9rZXlzXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURD
QU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgcHJvdGVjdGlvbl9rZXlzLmMgLWxydCAtbGRsIC1s
bQpbICAgMzkuODk5NzE3XSAKWyAgIDM5LjkzMTcxMV0gZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVy
Zl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJh
MmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Rlc3RfdmRzb18zMiAtTzIg
LWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FO
X0JVSUxEXzY0IHRlc3RfdmRzby5jIC1scnQgLWxkbCAtbG0KWyAgIDM5LjkzMTcxMl0gClsgICAz
OS45NjI5ODhdIGdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVs
LTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rp
bmcvc2VsZnRlc3RzL3g4Ni90ZXN0X3ZzeXNjYWxsXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhy
ZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgdGVzdF92c3lz
Y2FsbC5jIC1scnQgLWxkbCAtbG0KWyAgIDM5Ljk2Mjk4OV0gClsgICAzOS45OTQ4ODJdIGdjYyAt
bTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVl
N2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4
Ni9tb3Zfc3NfdHJhcF8zMiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGll
IC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IG1vdl9zc190cmFwLmMgLWxydCAtbGRsIC1s
bQpbICAgMzkuOTk0ODgzXSAKWyAgIDQwLjAyNjg1NF0gZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVy
Zl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJh
MmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3N5c2NhbGxfYXJnX2ZhdWx0
XzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERf
MzIgLURDQU5fQlVJTERfNjQgc3lzY2FsbF9hcmdfZmF1bHQuYyAtbHJ0IC1sZGwgLWxtClsgICA0
MC4wMjY4NTVdIApbICAgNDAuMDU5NDMyXSBnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0
ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5
NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvZW50cnlfZnJvbV92bTg2XzMyIC1PMiAt
ZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5f
QlVJTERfNjQgZW50cnlfZnJvbV92bTg2LmMgLWxydCAtbGRsIC1sbQpbICAgNDAuMDU5NDMzXSAK
WyAgIDQwLjA5MjMwMl0gZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0
LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMv
dGVzdGluZy9zZWxmdGVzdHMveDg2L3Rlc3Rfc3lzY2FsbF92ZHNvXzMyIC1PMiAtZyAtc3RkPWdu
dTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQg
dGVzdF9zeXNjYWxsX3Zkc28uYyB0aHVua3NfMzIuUyAtbHJ0IC1sZGwgLWxtClsgICA0MC4wOTIz
MDNdIApbICAgNDAuMTI1ODgwXSBnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14
ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90
b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvdW53aW5kX3Zkc29fMzIgLU8yIC1nIC1zdGQ9Z251
OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB1
bndpbmRfdmRzby5jIC1scnQgLWxkbCAtbG0KWyAgIDQwLjEyNTg4MV0gClsgICA0MC4xNTc0NTNd
IGdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNm
OTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRl
c3RzL3g4Ni90ZXN0X0ZDTU9WXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1u
by1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgdGVzdF9GQ01PVi5jIC1scnQgLWxk
bCAtbG0KWyAgIDQwLjE1NzQ1NF0gClsgICA0MC4xODkwNjRdIGdjYyAtbTMyIC1vIC91c3Ivc3Jj
L3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIz
ZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni90ZXN0X0ZDT01JXzMy
IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIg
LURDQU5fQlVJTERfNjQgdGVzdF9GQ09NSS5jIC1scnQgLWxkbCAtbG0KWyAgIDQwLjE4OTA2Nl0g
ClsgICA0MC4yMjA3OTBdIGdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82
NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xz
L3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni90ZXN0X0ZJU1RUUF8zMiAtTzIgLWcgLXN0ZD1nbnU5OSAt
cHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHRlc3Rf
RklTVFRQLmMgLWxydCAtbGRsIC1sbQpbICAgNDAuMjIwNzkxXSAKWyAgIDQwLjI1MjgwOF0gZ2Nj
IC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTli
NWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMv
eDg2L3Zkc29fcmVzdG9yZXJfMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5v
LXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB2ZHNvX3Jlc3RvcmVyLmMgLWxydCAt
bGRsIC1sbQpbICAgNDAuMjUyODA5XSAKWyAgIDQwLjI4NTA0N10gZ2NjIC1tMzIgLW8gL3Vzci9z
cmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZm
MjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L2xkdF9nZHRfMzIg
LU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAt
RENBTl9CVUlMRF82NCBsZHRfZ2R0LmMgLWxydCAtbGRsIC1sbQpbICAgNDAuMjg1MDQ4XSAKWyAg
IDQwLjMxNzE5MF0gZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJo
ZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVz
dGluZy9zZWxmdGVzdHMveDg2L3B0cmFjZV9zeXNjYWxsXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1w
dGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgcHRyYWNl
X3N5c2NhbGwuYyByYXdfc3lzY2FsbF9oZWxwZXJfMzIuUyAtbHJ0IC1sZGwgLWxtClsgICA0MC4z
MTcxOTFdIApbICAgNDAuMzUyMTIzXSBnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0
cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0
OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc2luZ2xlX3N0ZXBfc3lzY2FsbF82NCAtTzIg
LWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FO
X0JVSUxEXzY0IHNpbmdsZV9zdGVwX3N5c2NhbGwuYyAtbHJ0IC1sZGwKWyAgIDQwLjM1MjEyNF0g
ClsgICA0MC4zODU2NDVdIGdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82
NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xz
L3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9zeXNyZXRfc3NfYXR0cnNfNjQgLU8yIC1nIC1zdGQ9Z251
OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBz
eXNyZXRfc3NfYXR0cnMuYyB0aHVua3MuUyAtbHJ0IC1sZGwKWyAgIDQwLjM4NTY0N10gClsgICA0
MC40MTg3NTNdIGdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVs
LTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rp
bmcvc2VsZnRlc3RzL3g4Ni9zeXNjYWxsX250XzY0IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFk
IC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgc3lzY2FsbF9udC5j
IC1scnQgLWxkbApbICAgNDAuNDE4NzU0XSAKWyAgIDQwLjQ1MDI1MV0gZ2NjIC1tNjQgLW8gL3Vz
ci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFm
YmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Rlc3RfbXJl
bWFwX3Zkc29fNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENB
Tl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB0ZXN0X21yZW1hcF92ZHNvLmMgLWxydCAtbGRsClsg
ICA0MC40NTAyNTJdIApbICAgNDAuNDgzOTA4XSBnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3Nl
bGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2
NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvY2hlY2tfaW5pdGlhbF9yZWdfc3Rh
dGVfNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtV2wsLWVyZWFs
X3N0YXJ0IC1zdGF0aWMgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgY2hlY2tfaW5pdGlh
bF9yZWdfc3RhdGUuYyAtbHJ0IC1sZGwKWyAgIDQwLjQ4MzkwOV0gClsgICA0MC41MTk1NzRdIGdj
YyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5
YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3Rz
L3g4Ni9zaWdyZXR1cm5fNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBp
ZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBzaWdyZXR1cm4uYyAtbHJ0IC1sZGwKWyAg
IDQwLjUxOTU3NV0gClsgICA0MC41NTA1OTVdIGdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2Vs
ZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0
ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9pb3BsXzY0IC1PMiAtZyAtc3RkPWdu
dTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQg
aW9wbC5jIC1scnQgLWxkbApbICAgNDAuNTUwNjEzXSAKWyAgIDQwLjU4MDYyN10gZ2NjIC1tNjQg
LW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYz
NzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L2lv
cGVybV82NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JV
SUxEXzMyIC1EQ0FOX0JVSUxEXzY0IGlvcGVybS5jIC1scnQgLWxkbApbICAgNDAuNTgwNjI4XSAK
WyAgIDQwLjYxMTM4NV0gZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0
LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMv
dGVzdGluZy9zZWxmdGVzdHMveDg2L3Byb3RlY3Rpb25fa2V5c182NCAtTzIgLWcgLXN0ZD1nbnU5
OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHBy
b3RlY3Rpb25fa2V5cy5jIC1scnQgLWxkbApbICAgNDAuNjExMzg2XSAKWyAgIDQwLjY0MzQ2MF0g
Z2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5
NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVz
dHMveDg2L3Rlc3RfdmRzb182NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8t
cGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHRlc3RfdmRzby5jIC1scnQgLWxkbApb
ICAgNDAuNjQzNDYxXSAKWyAgIDQwLjY3NDc3Ml0gZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9z
ZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQw
NjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Rlc3RfdnN5c2NhbGxfNjQgLU8y
IC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENB
Tl9CVUlMRF82NCB0ZXN0X3ZzeXNjYWxsLmMgLWxydCAtbGRsClsgICA0MC42NzQ3NzNdIApbICAg
NDAuNzA2NzEwXSBnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhl
bC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0
aW5nL3NlbGZ0ZXN0cy94ODYvbW92X3NzX3RyYXBfNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJl
YWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBtb3Zfc3NfdHJh
cC5jIC1scnQgLWxkbApbICAgNDAuNzA2NzExXSAKWyAgIDQwLjczODQzNV0gZ2NjIC1tNjQgLW8g
L3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhh
NGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3N5c2Nh
bGxfYXJnX2ZhdWx0XzY0IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUg
LURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgc3lzY2FsbF9hcmdfZmF1bHQuYyAtbHJ0IC1s
ZGwKWyAgIDQwLjczODQzNl0gClsgICA0MC43NzA4MTBdIGdjYyAtbTY0IC1vIC91c3Ivc3JjL3Bl
cmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUy
YTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9mc2dzYmFzZV82NCAtTzIg
LWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FO
X0JVSUxEXzY0IGZzZ3NiYXNlLmMgLWxydCAtbGRsClsgICA0MC43NzA4MTFdIApbICAgNDAuODAx
NzY3XSBnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYt
ZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3Nl
bGZ0ZXN0cy94ODYvc3lzcmV0X3JpcF82NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2Fs
bCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHN5c3JldF9yaXAuYyAtbHJ0
IC1sZGwKWyAgIDQwLjgwMTc2OF0gClsgICA0MC44MzMxOTFdIGdjYyAtbTY0IC1vIC91c3Ivc3Jj
L3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIz
ZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9zeXNjYWxsX251bWJl
cmluZ182NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JV
SUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHN5c2NhbGxfbnVtYmVyaW5nLmMgLWxydCAtbGRsClsgICA0
MC44MzMxOTFdIApbICAgNDAuODY1NDI3XSBnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0
ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5
NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvbGR0X2dkdF82NCAtTzIgLWcgLXN0ZD1n
bnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0
IGxkdF9nZHQuYyAtbHJ0IC1sZGwKWyAgIDQwLjg2NTQyOF0gClsgICA0MC44OTY2NDFdIGdjYyAt
bTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVl
N2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4
Ni9wdHJhY2Vfc3lzY2FsbF82NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8t
cGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHB0cmFjZV9zeXNjYWxsLmMgLWxydCAt
bGRsClsgICA0MC44OTY2NTVdIApbICAgNDAuOTI0Mjc1XSBUQVAgdmVyc2lvbiAxMwpbICAgNDAu
OTI0Mjc1XSAKWyAgIDQwLjkzMTIwOF0gMS4uNDAKWyAgIDQwLjkzMTIwOF0gClsgICA0MC45Mzc4
NzZdICMgc2VsZnRlc3RzOiB4ODY6IHNpbmdsZV9zdGVwX3N5c2NhbGxfMzIKWyAgIDQwLjkzNzg3
N10gClsgICA0MC45NDcyNzldICMgW1JVTl0JU2V0IFRGIGFuZCBjaGVjayBub3AKWyAgIDQwLjk0
NzI3OV0gClsgICA0MC45NTU4MjFdICMgW09LXQlTdXJ2aXZlZCB3aXRoIFRGIHNldCBhbmQgMTQg
dHJhcHMKWyAgIDQwLjk1NTgyMl0gClsgICA0MC45NjUxNzRdICMgW1JVTl0JU2V0IFRGIGFuZCBj
aGVjayBpbnQ4MApbICAgNDAuOTY1MTc1XSAKWyAgIDQwLjk3Mzc2NV0gIyBbT0tdCVN1cnZpdmVk
IHdpdGggVEYgc2V0IGFuZCAxNCB0cmFwcwpbICAgNDAuOTczNzY2XSAKWyAgIDQwLjk4MzE5OF0g
IyBbUlVOXQlTZXQgVEYgYW5kIGNoZWNrIGEgZmFzdCBzeXNjYWxsClsgICA0MC45ODMxOTldIApb
ICAgNDAuOTkyNDYyXSAjIFtPS10JU3Vydml2ZWQgd2l0aCBURiBzZXQgYW5kIDQzIHRyYXBzClsg
ICA0MC45OTI0NjNdIApbICAgNDEuMDAxNzE3XSAjIFtSVU5dCUZhc3Qgc3lzY2FsbCB3aXRoIFRG
IGNsZWFyZWQKWyAgIDQxLjAwMTcxOF0gClsgICA0MS4wMTA0NTJdICMgW09LXQlOb3RoaW5nIHVu
ZXhwZWN0ZWQgaGFwcGVuZWQKWyAgIDQxLjAxMDQ1M10gClsgICA0MS4wMTkwNjddICMgW1JVTl0J
U2V0IFRGIGFuZCBjaGVjayBTWVNFTlRFUgpbICAgNDEuMDE5MDY4XSAKWyAgIDQxLjAyNzc1Ml0g
IyAJR290IFNJR1NFR1Ygd2l0aCBSSVA9ZjdmNDc1NjksIFRGPTI1NgpbICAgNDEuMDI3NzUzXSAK
WyAgIDQxLjAzNjk2NV0gIyBbUlVOXQlGYXN0IHN5c2NhbGwgd2l0aCBURiBjbGVhcmVkClsgICA0
MS4wMzY5NjZdIApbICAgNDEuMDQ1NjYzXSAjIFtPS10JTm90aGluZyB1bmV4cGVjdGVkIGhhcHBl
bmVkClsgICA0MS4wNDU2NjRdIApbICAgNDEuMDU0MTQ1XSBvayAxIHNlbGZ0ZXN0czogeDg2OiBz
aW5nbGVfc3RlcF9zeXNjYWxsXzMyClsgICA0MS4wNTQxNDZdIApbICAgNDEuMDYzMjQzXSAjIHNl
bGZ0ZXN0czogeDg2OiBzeXNyZXRfc3NfYXR0cnNfMzIKWyAgIDQxLjA2MzI0NF0gClsgICA0MS4w
NzE4OTddICMgW1JVTl0JU3lzY2FsbHMgZm9sbG93ZWQgYnkgU1MgdmFsaWRhdGlvbgpbICAgNDEu
MDcxODk4XSAKWyAgIDQxLjA4MDU2M10gIyBbT0tdCVdlIHN1cnZpdmVkClsgICA0MS4wODA1NjRd
IApbICAgNDEuMDg3Mzk5XSBvayAyIHNlbGZ0ZXN0czogeDg2OiBzeXNyZXRfc3NfYXR0cnNfMzIK
WyAgIDQxLjA4NzQwMF0gClsgICA0MS4wOTU5ODZdICMgc2VsZnRlc3RzOiB4ODY6IHN5c2NhbGxf
bnRfMzIKWyAgIDQxLjA5NTk4Nl0gClsgICA0MS4xMDM4MjJdICMgW1JVTl0JU2V0IE5UIGFuZCBp
c3N1ZSBhIHN5c2NhbGwKWyAgIDQxLjEwMzgyM10gClsgICA0MS4xMTIxNjVdICMgW09LXQlUaGUg
c3lzY2FsbCB3b3JrZWQgYW5kIGZsYWdzIGFyZSBzdGlsbCBzZXQKWyAgIDQxLjExMjE2Nl0gClsg
ICA0MS4xMjEzODJdICMgW1JVTl0JU2V0IE5UfFRGIGFuZCBpc3N1ZSBhIHN5c2NhbGwKWyAgIDQx
LjEyMTM4M10gClsgICA0MS4xMjk5MTZdICMgW09LXQlUaGUgc3lzY2FsbCB3b3JrZWQgYW5kIGZs
YWdzIGFyZSBzdGlsbCBzZXQKWyAgIDQxLjEyOTkxNl0gClsgICA0MS4xMzkwNTNdIG9rIDMgc2Vs
ZnRlc3RzOiB4ODY6IHN5c2NhbGxfbnRfMzIKWyAgIDQxLjEzOTA1NF0gClsgICA0MS4xNDY5NzZd
ICMgc2VsZnRlc3RzOiB4ODY6IHRlc3RfbXJlbWFwX3Zkc29fMzIKWyAgIDQxLjE0Njk3Nl0gClsg
ICA0MS4xNTQ5NjRdICMgCUFUX1NZU0lORk9fRUhEUiBpcyAweGY3ZmJiMDAwClsgICA0MS4xNTQ5
NjVdIApbICAgNDEuMTYzMzA5XSAjIFtOT1RFXQlNb3ZpbmcgdkRTTzogWzB4ZjdmYmIwMDAsIDB4
ZjdmYmMwMDBdIC0+IFsweGY3ZmI0MDAwLCAweGY3ZmI1MDAwXQpbICAgNDEuMTYzMzExXSAKWyAg
IDQxLjE3NDg2OV0gIyBbTk9URV0JdkRTTyBwYXJ0aWFsIG1vdmUgZmFpbGVkLCB3aWxsIHRyeSB3
aXRoIGJpZ2dlciBzaXplClsgICA0MS4xNzQ4NzBdIApbICAgNDEuMTg1NDE5XSAjIFtOT1RFXQlN
b3ZpbmcgdkRTTzogWzB4ZjdmYmIwMDAsIDB4ZjdmYmQwMDBdIC0+IFsweGY3ZmIzMDAwLCAweGY3
ZmI1MDAwXQpbICAgNDEuMTg1NDIwXSAKWyAgIDQxLjE5NTk0OV0gIyBbT0tdClsgICA0MS4xOTU5
NTBdIApbICAgNDEuMjAxMTgwXSBvayA0IHNlbGZ0ZXN0czogeDg2OiB0ZXN0X21yZW1hcF92ZHNv
XzMyClsgICA0MS4yMDExODFdIApbICAgNDEuMjA5NDIwXSAjIHNlbGZ0ZXN0czogeDg2OiBjaGVj
a19pbml0aWFsX3JlZ19zdGF0ZV8zMgpbICAgNDEuMjA5NDIwXSAKWyAgIDQxLjIxNzgwN10gIyBb
T0tdCUFsbCBHUFJzIGV4Y2VwdCBTUCBhcmUgMApbICAgNDEuMjE3ODA4XSAKWyAgIDQxLjIyNDky
Nl0gIyBbT0tdCUZMQUdTIGlzIDB4MjAyClsgICA0MS4yMjQ5MjddIApbICAgNDEuMjMxNjM5XSBv
ayA1IHNlbGZ0ZXN0czogeDg2OiBjaGVja19pbml0aWFsX3JlZ19zdGF0ZV8zMgpbICAgNDEuMjMx
NjQwXSAKWyAgIDQxLjI0MDI0NF0gIyBzZWxmdGVzdHM6IHg4Njogc2lncmV0dXJuXzMyClsgICA0
MS4yNDAyNDVdIApbICAgNDEuMjQ3NTk1XSAjIFtPS10Jc2V0X3RocmVhZF9hcmVhIHJlZnVzZWQg
MTYtYml0IGRhdGEKWyAgIDQxLjI0NzU5Nl0gClsgICA0MS4yNTYwMDddICMgW09LXQlzZXRfdGhy
ZWFkX2FyZWEgcmVmdXNlZCAxNi1iaXQgZGF0YQpbICAgNDEuMjU2MDA4XSAKWyAgIDQxLjI2NDg2
OV0gIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDY0LWJpdCBDUyAoMzMpLCAzMi1iaXQgU1MgKDJi
LCBHRFQpClsgICA0MS4yNjQ4NzBdIApbICAgNDEuMjc0NzQ1XSAjIFtPS10JYWxsIHJlZ2lzdGVy
cyBva2F5ClsgICA0MS4yNzQ3NDZdIApbICAgNDEuMjgyMDIyXSAjIFtSVU5dCVZhbGlkIHNpZ3Jl
dHVybjogMzItYml0IENTICgyMyksIDMyLWJpdCBTUyAoMmIsIEdEVCkKWyAgIDQxLjI4MjAyM10g
ClsgICA0MS4yOTE3NTRdICMgW09LXQlhbGwgcmVnaXN0ZXJzIG9rYXkKWyAgIDQxLjI5MTc1NV0g
ClsgICA0MS4yOTkxNjZdICMgW1JVTl0JVmFsaWQgc2lncmV0dXJuOiAxNi1iaXQgQ1MgKDM3KSwg
MzItYml0IFNTICgyYiwgR0RUKQpbICAgNDEuMjk5MTY4XSAKWyAgIDQxLjMwODg1OV0gIyBbT0td
CWFsbCByZWdpc3RlcnMgb2theQpbICAgNDEuMzA4ODYwXSAKWyAgIDQxLjMxNjE1MF0gIyBbUlVO
XQlWYWxpZCBzaWdyZXR1cm46IDY0LWJpdCBDUyAoMzMpLCAxNi1iaXQgU1MgKDNmKQpbICAgNDEu
MzE2MTUxXSAKWyAgIDQxLjMyNTQ2OV0gIyBbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbICAgNDEu
MzI1NDcwXSAKWyAgIDQxLjMzMjY5Nl0gIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDMyLWJpdCBD
UyAoMjMpLCAxNi1iaXQgU1MgKDNmKQpbICAgNDEuMzMyNjk3XSAKWyAgIDQxLjM0MTkyMF0gIyBb
T0tdCWFsbCByZWdpc3RlcnMgb2theQpbICAgNDEuMzQxOTIxXSAKWyAgIDQxLjM0OTEyNV0gIyBb
UlVOXQlWYWxpZCBzaWdyZXR1cm46IDE2LWJpdCBDUyAoMzcpLCAxNi1iaXQgU1MgKDNmKQpbICAg
NDEuMzQ5MTI2XSAKWyAgIDQxLjM1ODQwOV0gIyBbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbICAg
NDEuMzU4NDA5XSAKWyAgIDQxLjM2NTI0N10gIyBbUlVOXQk2NC1iaXQgQ1MgKDMzKSwgYm9ndXMg
U1MgKDQ3KQpbICAgNDEuMzY1MjQ4XSAKWyAgIDQxLjM3MzMwN10gIyBbT0tdCUdvdCAjR1AoMHgw
KSAoaS5lLiBTZWdtZW50YXRpb24gZmF1bHQpClsgICA0MS4zNzMzMDhdIApbICAgNDEuMzgxOTI1
XSAjIFtSVU5dCTMyLWJpdCBDUyAoMjMpLCBib2d1cyBTUyAoNDcpClsgICA0MS4zODE5MjZdIApb
ICAgNDEuMzkwMDQ5XSAjIFtPS10JR290ICNHUCgweDApIChpLmUuIFNlZ21lbnRhdGlvbiBmYXVs
dCkKWyAgIDQxLjM5MDA1MF0gClsgICA0MS4zOTg3OTFdICMgW1JVTl0JMTYtYml0IENTICgzNyks
IGJvZ3VzIFNTICg0NykKWyAgIDQxLjM5ODc5MV0gClsgICA0MS40MDY5OThdICMgW09LXQlHb3Qg
I0dQKDB4MCkgKGkuZS4gU2VnbWVudGF0aW9uIGZhdWx0KQpbICAgNDEuNDA2OTk5XSAKWyAgIDQx
LjQxNTcwMl0gIyBbUlVOXQk2NC1iaXQgQ1MgKDMzKSwgYm9ndXMgU1MgKDIzKQpbICAgNDEuNDE1
NzAzXSAKWyAgIDQxLjQyNDEzMl0gIyBbT0tdCUdvdCAjR1AoMHgyMCkgKGkuZS4gR0RUIGluZGV4
IDQsIFNlZ21lbnRhdGlvbiBmYXVsdCkKWyAgIDQxLjQyNDEzM10gClsgICA0MS40MzM5NjddICMg
W1JVTl0JMzItYml0IENTICgyMyksIGJvZ3VzIFNTICgyMykKWyAgIDQxLjQzMzk2N10gClsgICA0
MS40NDIzMjddICMgW09LXQlHb3QgI0dQKDB4MjApIChpLmUuIEdEVCBpbmRleCA0LCBTZWdtZW50
YXRpb24gZmF1bHQpClsgICA0MS40NDIzMjhdIApbICAgNDEuNDUyMTg4XSAjIFtSVU5dCTE2LWJp
dCBDUyAoMzcpLCBib2d1cyBTUyAoMjMpClsgICA0MS40NTIxODldIApbICAgNDEuNDYwNDM4XSAj
IFtPS10JR290ICNHUCgweDIwKSAoaS5lLiBHRFQgaW5kZXggNCwgU2VnbWVudGF0aW9uIGZhdWx0
KQpbICAgNDEuNDYwNDM4XSAKWyAgIDQxLjQ3MDI3M10gIyBbUlVOXQkzMi1iaXQgQ1MgKDRmKSwg
Ym9ndXMgU1MgKDJiKQpbICAgNDEuNDcwMjc0XSAKWyAgIDQxLjQ3ODQ0OV0gIyBbT0tdCUdvdCAj
TlAoMHg0YykgKGkuZS4gTERUIGluZGV4IDksIEJ1cyBlcnJvcikKWyAgIDQxLjQ3ODQ1MF0gClsg
ICA0MS40ODc0OTJdICMgW1JVTl0JMzItYml0IENTICgyMyksIGJvZ3VzIFNTICg1NykKWyAgIDQx
LjQ4NzQ5M10gClsgICA0MS40OTU1NzBdICMgW09LXQlHb3QgI0dQKDB4MCkgKGkuZS4gU2VnbWVu
dGF0aW9uIGZhdWx0KQpbICAgNDEuNDk1NTcxXSAKWyAgIDQxLjUwNDE4OV0gb2sgNiBzZWxmdGVz
dHM6IHg4Njogc2lncmV0dXJuXzMyClsgICA0MS41MDQxOTBdIApbICAgNDEuNTExNzYxXSAjIHNl
bGZ0ZXN0czogeDg2OiBpb3BsXzMyClsgICA0MS41MTE3NjJdIApbICAgNDEuNTE4MzQzXSAjIFtP
S10JQ0xJIGZhdWx0ZWQKWyAgIDQxLjUxODM0NF0gClsgICA0MS41MjQ0NDNdICMgW09LXQlTVEkg
ZmF1bHRlZApbICAgNDEuNTI0NDQ0XSAKWyAgIDQxLjUzMDUwMl0gIyBbT0tdCW91dGIgdG8gMHg4
MCB3b3JrZWQKWyAgIDQxLjUzMDUwM10gClsgICA0MS41MzczODVdICMgW09LXQlvdXRiIHRvIDB4
ODAgd29ya2VkClsgICA0MS41MzczODZdIApbICAgNDEuNTQ0MTQ1XSAjIFtPS10Jb3V0YiB0byAw
eGVkIGZhaWxlZApbICAgNDEuNTQ0MTQ2XSAKWyAgIDQxLjU1MDg0OV0gIyAJY2hpbGQ6IHNldCBJ
T1BMIHRvIDMKWyAgIDQxLjU1MDg1MF0gClsgICA0MS41NTczNTNdICMgW1JVTl0JY2hpbGQ6IHdy
aXRlIHRvIDB4ODAKWyAgIDQxLjU1NzM1NF0gClsgICA0MS41NjQxNDldICMgW09LXQlDTEkgZmF1
bHRlZApbICAgNDEuNTY0MTUwXSAKWyAgIDQxLjU3MDA0Ml0gIyBbT0tdCVNUSSBmYXVsdGVkClsg
ICA0MS41NzAwNDJdIApbICAgNDEuNTc2MDU0XSAjIFtPS10Jb3V0YiB0byAweDgwIHdvcmtlZApb
ICAgNDEuNTc2MDU1XSAKWyAgIDQxLjU4Mjc4NV0gIyBbT0tdCW91dGIgdG8gMHg4MCB3b3JrZWQK
WyAgIDQxLjU4Mjc4Nl0gClsgICA0MS41ODk1MDRdICMgW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVk
ClsgICA0MS41ODk1MDVdIApbICAgNDEuNTk2MTA0XSAjIFtPS10JQ2hpbGQgc3VjY2VlZGVkClsg
ICA0MS41OTYxMDVdIApbICAgNDEuNjAyNzg5XSAjIFtSVU5dCXBhcmVudDogd3JpdGUgdG8gMHg4
MCAoc2hvdWxkIGZhaWwpClsgICA0MS42MDI3OTBdIApbICAgNDEuNjEwOTI5XSAjIFtPS10Jb3V0
YiB0byAweDgwIGZhaWxlZApbICAgNDEuNjEwOTMwXSAKWyAgIDQxLjYxNzQyMl0gIyBbT0tdCUNM
SSBmYXVsdGVkClsgICA0MS42MTc0MjNdIApbICAgNDEuNjIzMjc2XSAjIFtPS10JU1RJIGZhdWx0
ZWQKWyAgIDQxLjYyMzI3N10gClsgICA0MS42MjkwNDldICMgCWlvcGwoMykKWyAgIDQxLjYyOTA1
MF0gClsgICA0MS42MzQyMDFdICMgCURyb3AgcHJpdmlsZWdlcwpbICAgNDEuNjM0MjAyXSAKWyAg
IDQxLjY0MDQyOV0gIyBbUlVOXQlpb3BsKDMpIHVucHJpdmlsZWdlZCBidXQgd2l0aCBJT1BMPT0z
ClsgICA0MS42NDA0MzBdIApbICAgNDEuNjQ4Njk0XSAjIFtSVU5dCWlvcGwoMCkgdW5wcml2aWxl
Z2VkClsgICA0MS42NDg2OTVdIApbICAgNDEuNjU1NDc5XSAjIFtSVU5dCWlvcGwoMykgdW5wcml2
aWxlZ2VkClsgICA0MS42NTU0ODBdIApbICAgNDEuNjYyMTg4XSAjIFtPS10JRmFpbGVkIGFzIGV4
cGVjdGVkClsgICA0MS42NjIxODhdIApbICAgNDEuNjY4NzEzXSBvayA3IHNlbGZ0ZXN0czogeDg2
OiBpb3BsXzMyClsgICA0MS42Njg3MTRdIApbICAgNDEuNjc1NTA0XSAjIHNlbGZ0ZXN0czogeDg2
OiBpb3Blcm1fMzIKWyAgIDQxLjY3NTUwNV0gClsgICA0MS42ODIxNTNdICMgW09LXQlvdXRiIHRv
IDB4ODAgZmFpbGVkClsgICA0MS42ODIxNTRdIApbICAgNDEuNjg4NTYzXSAjIFtPS10Jb3V0YiB0
byAweGVkIGZhaWxlZApbICAgNDEuNjg4NTY0XSAKWyAgIDQxLjY5NTAyOF0gIyBbUlVOXQllbmFi
bGUgMHg4MApbICAgNDEuNjk1MDI5XSAKWyAgIDQxLjcwMDk0Ml0gIyBbT0tdCW91dGIgdG8gMHg4
MCB3b3JrZWQKWyAgIDQxLjcwMDk0M10gClsgICA0MS43MDc0OTRdICMgW09LXQlvdXRiIHRvIDB4
ZWQgZmFpbGVkClsgICA0MS43MDc0OTVdIApbICAgNDEuNzEzODQ5XSAjIFtSVU5dCWRpc2FibGUg
MHg4MApbICAgNDEuNzEzODUwXSAKWyAgIDQxLjcxOTc3MF0gIyBbT0tdCW91dGIgdG8gMHg4MCBm
YWlsZWQKWyAgIDQxLjcxOTc3MF0gClsgICA0MS43MjYyMjNdICMgW09LXQlvdXRiIHRvIDB4ZWQg
ZmFpbGVkClsgICA0MS43MjYyMjRdIApbICAgNDEuNzMzMDYyXSAjIFtSVU5dCWNoaWxkOiBjaGVj
ayB0aGF0IHdlIGluaGVyaXRlZCBwZXJtaXNzaW9ucwpbICAgNDEuNzMzMDYzXSAKWyAgIDQxLjc0
MTUzN10gIyBbT0tdCW91dGIgdG8gMHg4MCB3b3JrZWQKWyAgIDQxLjc0MTUzOF0gClsgICA0MS43
NDgwMTZdICMgW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkClsgICA0MS43NDgwMTddIApbICAgNDEu
NzU0ODE4XSAjIFtSVU5dCWNoaWxkOiBFeHRlbmQgcGVybWlzc2lvbnMgdG8gMHg4MQpbICAgNDEu
NzU0ODE5XSAKWyAgIDQxLjc2MjgyM10gIyBbUlVOXQljaGlsZDogRHJvcCBwZXJtaXNzaW9ucyB0
byAweDgwClsgICA0MS43NjI4MjNdIApbICAgNDEuNzcwMzc1XSAjIFtPS10Jb3V0YiB0byAweDgw
IGZhaWxlZApbICAgNDEuNzcwMzc1XSAKWyAgIDQxLjc3Njg0NF0gIyBbT0tdCW91dGIgdG8gMHg4
MCBmYWlsZWQKWyAgIDQxLjc3Njg0NV0gClsgICA0MS43ODMzMDZdICMgW09LXQlvdXRiIHRvIDB4
ZWQgZmFpbGVkClsgICA0MS43ODMzMDddIApbICAgNDEuNzg5NjgzXSAjIFtSVU5dCWVuYWJsZSAw
eDgwClsgICA0MS43ODk2ODNdIApbICAgNDEuNzk1NTc1XSAjIFtPS10Jb3V0YiB0byAweDgwIHdv
cmtlZApbICAgNDEuNzk1NTc2XSAKWyAgIDQxLjgwMjA2Nl0gIyBbT0tdCW91dGIgdG8gMHhlZCBm
YWlsZWQKWyAgIDQxLjgwMjA2N10gClsgICA0MS44MDg0MThdICMgW1JVTl0JZGlzYWJsZSAweDgw
ClsgICA0MS44MDg0MThdIApbICAgNDEuODE0MzIxXSAjIFtPS10Jb3V0YiB0byAweDgwIGZhaWxl
ZApbICAgNDEuODE0MzIyXSAKWyAgIDQxLjgyMDgxNV0gIyBbT0tdCW91dGIgdG8gMHhlZCBmYWls
ZWQKWyAgIDQxLjgyMDgxNl0gClsgICA0MS44MjcyMjddICMgW09LXQlDaGlsZCBzdWNjZWVkZWQK
WyAgIDQxLjgyNzIyN10gClsgICA0MS44MzM2MjRdICMgCVZlcmlmeSB0aGF0IHVuc2hhcmluZyB0
aGUgYml0bWFwIHdvcmtlZApbICAgNDEuODMzNjM3XSAKWyAgIDQxLjg0MTQ0N10gIyBbT0tdCW91
dGIgdG8gMHg4MCB3b3JrZWQKWyAgIDQxLjg0MTQ0OF0gClsgICA0MS44NDc4MzhdICMgCURyb3Ag
cHJpdmlsZWdlcwpbICAgNDEuODQ3ODM5XSAKWyAgIDQxLjg1MzQ4MV0gIyBbUlVOXQlkaXNhYmxl
IDB4ODAKWyAgIDQxLjg1MzQ4Ml0gClsgICA0MS44NTkyNDVdICMgW09LXQlpdCB3b3JrZWQKWyAg
IDQxLjg1OTI0Nl0gClsgICA0MS44NjQ4ODNdICMgW1JVTl0JZW5hYmxlIDB4ODAgYWdhaW4KWyAg
IDQxLjg2NDg4NF0gClsgICA0MS44NzEwNzBdICMgW09LXQlpdCBmYWlsZWQKWyAgIDQxLjg3MTA3
MV0gClsgICA0MS44NzY4MzhdIG9rIDggc2VsZnRlc3RzOiB4ODY6IGlvcGVybV8zMgpbICAgNDEu
ODc2ODM5XSAKWyAgIDQxLjg4Mzg0OF0gIyBzZWxmdGVzdHM6IHg4NjogcHJvdGVjdGlvbl9rZXlz
XzMyClsgICA0MS44ODM4NDldIApbICAgNDEuODkwOTMyXSAjIGhhcyBwa3U6IDAKWyAgIDQxLjg5
MDkzMl0gClsgICA0MS44OTY3MjBdICMgcnVubmluZyBQS0VZIHRlc3RzIGZvciB1bnN1cHBvcnRl
ZCBDUFUvT1MKWyAgIDQxLjg5NjcyMV0gClsgICA0MS45MDQ5NTldIG9rIDkgc2VsZnRlc3RzOiB4
ODY6IHByb3RlY3Rpb25fa2V5c18zMgpbICAgNDEuOTA0OTYwXSAKWyAgIDQxLjkxMjYyMl0gIyBz
ZWxmdGVzdHM6IHg4NjogdGVzdF92ZHNvXzMyClsgICA0MS45MTI2MjNdIApbICAgNDEuOTE5OTA3
XSAjIFdhcm5pbmc6IGZhaWxlZCB0byBmaW5kIGdldGNwdSBpbiB2RFNPClsgICA0MS45MTk5MDhd
IApbICAgNDEuOTI4MjYxXSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sg
Q0xPQ0tfUkVBTFRJTUUgKDApLi4uClsgICA0MS45MjgyNjFdIApbICAgNDEuOTM4NTA2XSAjIAkx
NTkyNzAzMjQzLjUwOTczOTM3NyAxNTkyNzAzMjQzLjUwOTc0MzU0MSAxNTkyNzAzMjQzLjUwOTc0
MzczOApbICAgNDEuOTM4NTA3XSAKWyAgIDQxLjk0OTEyOF0gIyBbUlVOXQlUZXN0aW5nIGNsb2Nr
X2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX01PTk9UT05JQyAoMSkuLi4KWyAgIDQxLjk0OTEyOV0g
ClsgICA0MS45NTkwOTZdICMgCTM3LjY5Mjg5OTQ3OCAzNy42OTI4OTk4OTIgMzcuNjkyOTAwMDU2
ClsgICA0MS45NTkwOTZdIApbICAgNDEuOTY3ODE1XSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0
dGltZSBmb3IgY2xvY2sgQ0xPQ0tfUFJPQ0VTU19DUFVUSU1FX0lEICgyKS4uLgpbICAgNDEuOTY3
ODE2XSAKWyAgIDQxLjk3ODQ4NF0gIyAJMC4wMDA3MjE1MzkgMC4wMDA3MjIyNTggMC4wMDA3MjI4
MTEKWyAgIDQxLjk3ODQ4NV0gClsgICA0MS45ODY5NDldICMgW1JVTl0JVGVzdGluZyBjbG9ja19n
ZXR0aW1lIGZvciBjbG9jayBDTE9DS19USFJFQURfQ1BVVElNRV9JRCAoMykuLi4KWyAgIDQxLjk4
Njk1MF0gClsgICA0MS45OTc1NTldICMgCTAuMDAwNzI0NzMzIDAuMDAwNzI1MjYyIDAuMDAwNzI1
NzgxClsgICA0MS45OTc1NTldIApbICAgNDIuMDA1ODYzXSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tf
Z2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfTU9OT1RPTklDX1JBVyAoNCkuLi4KWyAgIDQyLjAwNTg2
NF0gClsgICA0Mi4wMTYyMTddICMgCTM2LjQ5NTM2Njk2MCAzNi40OTUzNjczMjMgMzYuNDk1MzY3
NTM0ClsgICA0Mi4wMTYyMTddIApbICAgNDIuMDI0OTI2XSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tf
Z2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfUkVBTFRJTUVfQ09BUlNFICg1KS4uLgpbICAgNDIuMDI0
OTI3XSAKWyAgIDQyLjAzNTk1OV0gIyAJMTU5MjcwMzI0My41MDkzNTU5NzggMTU5MjcwMzI0My41
MDkzNTU5NzggMTU5MjcwMzI0My41MDkzNTU5NzgKWyAgIDQyLjAzNTk1OV0gClsgICA0Mi4wNDY3
NTZdICMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19NT05PVE9O
SUNfQ09BUlNFICg2KS4uLgpbICAgNDIuMDQ2NzU2XSAKWyAgIDQyLjA1NzQwN10gIyAJMzcuNjky
NTA4OTYzIDM3LjY5MjUwODk2MyAzNy42OTI1MDg5NjMKWyAgIDQyLjA1NzQwOF0gClsgICA0Mi4w
NjYwMDNdICMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19CT09U
VElNRSAoNykuLi4KWyAgIDQyLjA2NjAwM10gClsgICA0Mi4wNzYwMjRdICMgCTM3LjY5MjkxMzAy
NSAzNy42OTI5MTMzNjggMzcuNjkyOTEzNTI1ClsgICA0Mi4wNzYwMjVdIApbICAgNDIuMDg1MzE3
XSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfUkVBTFRJTUVf
QUxBUk0gKDgpLi4uClsgICA0Mi4wODUzMTldIApbICAgNDIuMDk2NzM4XSAjIAkxNTkyNzAzMjQz
LjUwOTc2MjAyNyAxNTkyNzAzMjQzLjUwOTc2MjUzNCAxNTkyNzAzMjQzLjUwOTc2MzAyMwpbICAg
NDIuMDk2NzM5XSAKWyAgIDQyLjEwNzcwMl0gIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUg
Zm9yIGNsb2NrIENMT0NLX0JPT1RUSU1FX0FMQVJNICg5KS4uLgpbICAgNDIuMTA3NzAzXSAKWyAg
IDQyLjExODMwNV0gIyAJMzcuNjkyOTE3NDgyIDM3LjY5MjkxNzk5MiAzNy42OTI5MTg0ODgKWyAg
IDQyLjExODMwNl0gClsgICA0Mi4xMjcxMTRdICMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1l
IGZvciBjbG9jayBDTE9DS19TR0lfQ1lDTEUgKDEwKS4uLgpbICAgNDIuMTI3MTE1XSAKWyAgIDQy
LjEzNzA2N10gIyBbT0tdCU5vIHN1Y2ggY2xvY2suClsgICA0Mi4xMzcwNjhdIApbICAgNDIuMTQ0
MTM5XSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfVEFJICgx
MSkuLi4KWyAgIDQyLjE0NDE0MF0gClsgICA0Mi4xNTQ0NjddICMgCTE1OTI3MDMyNDMuNTA5NzY4
NDA4IDE1OTI3MDMyNDMuNTA5NzY4NzUyIDE1OTI3MDMyNDMuNTA5NzY4OTEwClsgICA0Mi4xNTQ0
NjhdIApbICAgNDIuMTY1MzU2XSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xv
Y2sgaW52YWxpZCAoLTEpLi4uClsgICA0Mi4xNjUzNTddIApbICAgNDIuMTc0NzYwXSAjIFtPS10J
Tm8gc3VjaCBjbG9jay4KWyAgIDQyLjE3NDc2MV0gClsgICA0Mi4xODE5ODZdICMgW1JVTl0JVGVz
dGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBpbnZhbGlkICgtMjE0NzQ4MzY0OCkuLi4KWyAg
IDQyLjE4MTk4Nl0gClsgICA0Mi4xOTIxMzFdICMgW09LXQlObyBzdWNoIGNsb2NrLgpbICAgNDIu
MTkyMTMyXSAKWyAgIDQyLjE5OTMyMF0gIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9y
IGNsb2NrIGludmFsaWQgKDIxNDc0ODM2NDcpLi4uClsgICA0Mi4xOTkzMjFdIApbICAgNDIuMjA5
MzczXSAjIFtPS10JTm8gc3VjaCBjbG9jay4KWyAgIDQyLjIwOTM3NF0gClsgICA0Mi4yMTYwMDJd
ICMgW1JVTl0JVGVzdGluZyBnZXR0aW1lb2ZkYXkuLi4KWyAgIDQyLjIxNjAwM10gClsgICA0Mi4y
MjM5MjldICMgCTE1OTI3MDMyNDMuNTA5NzczIDE1OTI3MDMyNDMuNTA5Nzc0IDE1OTI3MDMyNDMu
NTA5Nzc0ClsgICA0Mi4yMjM5MzBdIApbICAgNDIuMjMzOTA5XSAjIFtPS10JdGltZXpvbmVzIG1h
dGNoOiBtaW51dGVzd2VzdD0tNDgwLCBkc3R0aW1lPTAKWyAgIDQyLjIzMzkxMF0gClsgICA0Mi4y
NDMwMzldICMgW1JVTl0JVGVzdGluZyBnZXRjcHUuLi4KWyAgIDQyLjI0MzA0MF0gClsgICA0Mi4y
NTAwOTVdICMgW09LXQlDUFUgMDogc3lzY2FsbDogY3B1IDAsIG5vZGUgMApbICAgNDIuMjUwMDk2
XSAKWyAgIDQyLjI1ODA3N10gIyBbT0tdCUNQVSAxOiBzeXNjYWxsOiBjcHUgMSwgbm9kZSAwClsg
ICA0Mi4yNTgwNzhdIApbICAgNDIuMjY2MDk0XSAjIFtPS10JQ1BVIDI6IHN5c2NhbGw6IGNwdSAy
LCBub2RlIDAKWyAgIDQyLjI2NjA5NV0gClsgICA0Mi4yNzQwNTddICMgW09LXQlDUFUgMzogc3lz
Y2FsbDogY3B1IDMsIG5vZGUgMApbICAgNDIuMjc0MDU3XSAKWyAgIDQyLjI4MjAxOV0gIyBbT0td
CUNQVSA0OiBzeXNjYWxsOiBjcHUgNCwgbm9kZSAwClsgICA0Mi4yODIwMjBdIApbICAgNDIuMjg5
OTMyXSAjIFtPS10JQ1BVIDU6IHN5c2NhbGw6IGNwdSA1LCBub2RlIDAKWyAgIDQyLjI4OTkzMl0g
ClsgICA0Mi4yOTc4MjRdICMgW09LXQlDUFUgNjogc3lzY2FsbDogY3B1IDYsIG5vZGUgMApbICAg
NDIuMjk3ODI1XSAKWyAgIDQyLjMwNTc1OV0gIyBbT0tdCUNQVSA3OiBzeXNjYWxsOiBjcHUgNywg
bm9kZSAwClsgICA0Mi4zMDU3NjBdIApbICAgNDIuMzEzNjQyXSBvayAxMCBzZWxmdGVzdHM6IHg4
NjogdGVzdF92ZHNvXzMyClsgICA0Mi4zMTM2NDNdIApbICAgNDIuMzIxMjQwXSAjIHNlbGZ0ZXN0
czogeDg2OiB0ZXN0X3ZzeXNjYWxsXzMyClsgICA0Mi4zMjEyNDFdIApbICAgNDIuMzI4OTM0XSAj
IFtOT1RFXQlmYWlsZWQgdG8gZmluZCBnZXRjcHUgaW4gdkRTTwpbICAgNDIuMzI4OTM1XSAKWyAg
IDQyLjMzNjgzMF0gIyBbUlVOXQl0ZXN0IGdldHRpbWVvZmRheSgpClsgICA0Mi4zMzY4MzFdIApb
ICAgNDIuMzQzOTU0XSAjIAl2RFNPIHRpbWUgb2Zmc2V0czogMC4wMDAwMDQgMC4wMDAwMDAKWyAg
IDQyLjM0Mzk1NV0gClsgICA0Mi4zNTIyMDldICMgW09LXQl2RFNPIGdldHRpbWVvZmRheSgpJ3Mg
dGltZXZhbCB3YXMgb2theQpbICAgNDIuMzUyMjEwXSAKWyAgIDQyLjM2MDUwNV0gIyBbUlVOXQl0
ZXN0IHRpbWUoKQpbICAgNDIuMzYwNTA2XSAKWyAgIDQyLjM2Njc1OF0gIyBbT0tdCXZEU08gdGlt
ZSgpIGlzIG9rYXkKWyAgIDQyLjM2Njc1OV0gClsgICA0Mi4zNzM0NDldICMgW1JVTl0JZ2V0Y3B1
KCkgb24gQ1BVIDAKWyAgIDQyLjM3MzQ0OV0gClsgICA0Mi4zODAwNzZdICMgW1JVTl0JZ2V0Y3B1
KCkgb24gQ1BVIDEKWyAgIDQyLjM4MDA3N10gClsgICA0Mi4zODY5MDhdIG9rIDExIHNlbGZ0ZXN0
czogeDg2OiB0ZXN0X3ZzeXNjYWxsXzMyClsgICA0Mi4zODY5MDldIApbICAgNDIuMzk0ODA1XSAj
IHNlbGZ0ZXN0czogeDg2OiBtb3Zfc3NfdHJhcF8zMgpbICAgNDIuMzk0ODA2XSAKWyAgIDQyLjQw
MjA5MV0gIyAJU1MgPSAweDJiLCAmU1MgPSAweDB4ODA0ZDExYwpbICAgNDIuNDAyMDkyXSAKWyAg
IDQyLjQwOTIzN10gIyAJUFJfU0VUX1BUUkFDRVJfQU5ZIHN1Y2NlZWRlZApbICAgNDIuNDA5MjM4
XSAKWyAgIDQyLjQxNjM1Ml0gIyAJU2V0IHVwIGEgd2F0Y2hwb2ludApbICAgNDIuNDE2MzUzXSAK
WyAgIDQyLjQyMjk1Nl0gIyAJRFIwID0gODA0ZDExYywgRFIxID0gODA0ODg2MywgRFI3ID0gNzAw
MGEKWyAgIDQyLjQyMjk1N10gClsgICA0Mi40MzEzMThdICMgCVNTID0gMHgyYiwgJlNTID0gMHgw
eDgwNGQxMWMKWyAgIDQyLjQzMTMxOV0gClsgICA0Mi40Mzg1NzddICMgCVBSX1NFVF9QVFJBQ0VS
X0FOWSBzdWNjZWVkZWQKWyAgIDQyLjQzODU4MV0gClsgICA0Mi40NDU1MTVdICMgCVNldCB1cCBh
IHdhdGNocG9pbnQKWyAgIDQyLjQ0NTUxNl0gClsgICA0Mi40NTIyOTBdICMgW1JVTl0JUmVhZCBm
cm9tIHdhdGNoZWQgbWVtb3J5IChzaG91bGQgZ2V0IFNJR1RSQVApClsgICA0Mi40NTIyOTFdIApb
ICAgNDIuNDYxNzU1XSAjIAlHb3QgU0lHVFJBUCB3aXRoIFJJUD04MDQ4NmVkLCBFRkxBR1MuUkY9
MApbICAgNDIuNDYxNzU2XSAKWyAgIDQyLjQ2OTkzMl0gIyBbUlVOXQlNT1YgU1M7IElOVDMKWyAg
IDQyLjQ2OTkzMl0gClsgICA0Mi40NzYzMzldICMgCUdvdCBTSUdUUkFQIHdpdGggUklQPTgwNDg2
ZmUsIEVGTEFHUy5SRj0wClsgICA0Mi40NzYzNDBdIApbICAgNDIuNDg0NTM2XSAjIFtSVU5dCU1P
ViBTUzsgSU5UIDMKWyAgIDQyLjQ4NDUzN10gClsgICA0Mi40OTEwMjRdICMgCUdvdCBTSUdUUkFQ
IHdpdGggUklQPTgwNDg3MTAsIEVGTEFHUy5SRj0wClsgICA0Mi40OTEwMjVdIApbICAgNDIuNDk5
MTk5XSAjIFtSVU5dCU1PViBTUzsgQ1MgQ1MgSU5UMwpbICAgNDIuNDk5MjAwXSAKWyAgIDQyLjUw
NjExOV0gIyAJR290IFNJR1RSQVAgd2l0aCBSSVA9ODA0ODcyMywgRUZMQUdTLlJGPTAKWyAgIDQy
LjUwNjEyMF0gClsgICA0Mi41MTQyODhdICMgW1JVTl0JTU9WIFNTOyBDU3gxNCBJTlQzClsgICA0
Mi41MTQyODhdIApbICAgNDIuNTIxMjA2XSAjIAlHb3QgU0lHVFJBUCB3aXRoIFJJUD04MDQ4NzQy
LCBFRkxBR1MuUkY9MApbICAgNDIuNTIxMjA2XSAKWyAgIDQyLjUyOTI2M10gIyBbUlVOXQlNT1Yg
U1M7IElOVCA0ClsgICA0Mi41MjkyNjRdIApbICAgNDIuNTM1NDU0XSAjIAlHb3QgU0lHU0VHViB3
aXRoIFJJUD04MDQ4NzZjClsgICA0Mi41MzU0NTVdIApbICAgNDIuNTQyMzkzXSAjIFtSVU5dCU1P
ViBTUzsgSU5UTwpbICAgNDIuNTQyMzk0XSAKWyAgIDQyLjU0ODg0Nl0gIyAJR290IFNJR1RSQVAg
d2l0aCBSSVA9ODA0ODc5YywgRUZMQUdTLlJGPTAKWyAgIDQyLjU0ODg0N10gClsgICA0Mi41NTY4
OTddICMgW1JVTl0JTU9WIFNTOyBJQ0VCUApbICAgNDIuNTU2ODk4XSAKWyAgIDQyLjU2MzM5N10g
IyAJR290IFNJR1RSQVAgd2l0aCBSSVA9ODA0OGIxMSwgRUZMQUdTLlJGPTAKWyAgIDQyLjU2MzM5
OF0gClsgICA0Mi41NzE0MTJdICMgW1JVTl0JTU9WIFNTOyBDTEkKWyAgIDQyLjU3MTQxM10gClsg
ICA0Mi41Nzc0OTZdICMgCUdvdCBTSUdTRUdWIHdpdGggUklQPTgwNDhhZDYKWyAgIDQyLjU3NzQ5
Nl0gClsgICA0Mi41ODQ0MjZdICMgW1JVTl0JTU9WIFNTOyAjUEYKWyAgIDQyLjU4NDQyNl0gClsg
ICA0Mi41OTA0NzNdICMgCUdvdCBTSUdTRUdWIHdpdGggUklQPTgwNDhhOTgKWyAgIDQyLjU5MDQ3
NF0gClsgICA0Mi41OTczNjRdICMgW1JVTl0JTU9WIFNTOyBJTlQgMQpbICAgNDIuNTk3MzY0XSAK
WyAgIDQyLjYwMzYzNl0gIyAJR290IFNJR1NFR1Ygd2l0aCBSSVA9ODA0ODg0MwpbICAgNDIuNjAz
NjM3XSAKWyAgIDQyLjYxMDc3Ml0gIyBbUlVOXQlNT1YgU1M7IGJyZWFrcG9pbnRlZCBOT1AKWyAg
IDQyLjYxMDc3M10gClsgICA0Mi42MTgyMjRdICMgCUdvdCBTSUdUUkFQIHdpdGggUklQPTgwNDg4
NjQsIEVGTEFHUy5SRj0wClsgICA0Mi42MTgyMjVdIApbICAgNDIuNjI2MzMzXSAjIFtSVU5dCU1P
ViBTUzsgU1lTRU5URVIKWyAgIDQyLjYyNjMzM10gClsgICA0Mi42MzI4NjhdICMgCUdvdCBTSUdT
RUdWIHdpdGggUklQPWY3ZjNjNTY5ClsgICA0Mi42MzI4NjldIApbICAgNDIuNjM5OTcyXSAjIFtS
VU5dCU1PViBTUzsgSU5UICQweDgwClsgICA0Mi42Mzk5NzNdIApbICAgNDIuNjQ2MzU2XSAjIFtP
S10JSSBhdGVuJ3QgZGVhZApbICAgNDIuNjQ2MzU3XSAKWyAgIDQyLjY1MjYzNF0gb2sgMTIgc2Vs
ZnRlc3RzOiB4ODY6IG1vdl9zc190cmFwXzMyClsgICA0Mi42NTI2MzVdIApbICAgNDIuNjYwMjc0
XSAjIHNlbGZ0ZXN0czogeDg2OiBzeXNjYWxsX2FyZ19mYXVsdF8zMgpbICAgNDIuNjYwMjc1XSAK
WyAgIDQyLjY2ODEzNF0gIyBbUlVOXQlTWVNFTlRFUiB3aXRoIGludmFsaWQgc3RhdGUKWyAgIDQy
LjY2ODEzNV0gClsgICA0Mi42NzUyNjldICMgW09LXQlTZWVtcyBva2F5ClsgICA0Mi42NzUyNzBd
IApbICAgNDIuNjgxMTYzXSAjIFtSVU5dCVNZU0NBTEwgd2l0aCBpbnZhbGlkIHN0YXRlClsgICA0
Mi42ODExNjRdIApbICAgNDIuNjg4NDQ4XSAjIFtTS0lQXQlJbGxlZ2FsIGluc3RydWN0aW9uClsg
ICA0Mi42ODg0NDhdIApbICAgNDIuNjk1NDY4XSAjIFtSVU5dCVNZU0VOVEVSIHdpdGggVEYgYW5k
IGludmFsaWQgc3RhdGUKWyAgIDQyLjY5NTQ2OV0gClsgICA0Mi43MDM0NzJdICMgW09LXQlTZWVt
cyBva2F5ClsgICA0Mi43MDM0NzNdIApbICAgNDIuNzA5ODkyXSAjIFtSVU5dCVNZU0NBTEwgd2l0
aCBURiBhbmQgaW52YWxpZCBzdGF0ZQpbICAgNDIuNzA5ODkzXSAKWyAgIDQyLjcxNzk5NV0gIyBb
U0tJUF0JSWxsZWdhbCBpbnN0cnVjdGlvbgpbICAgNDIuNzE3OTk2XSAKWyAgIDQyLjcyNTA2NF0g
b2sgMTMgc2VsZnRlc3RzOiB4ODY6IHN5c2NhbGxfYXJnX2ZhdWx0XzMyClsgICA0Mi43MjUwNjVd
IApbICAgNDIuNzMzMjQyXSAjIHNlbGZ0ZXN0czogeDg2OiBlbnRyeV9mcm9tX3ZtODZfMzIKWyAg
IDQyLjczMzI0M10gClsgICA0Mi43NDA2ODRdICMgW1JVTl0JI0JSIGZyb20gdm04NiBtb2RlClsg
ICA0Mi43NDA2ODVdIApbICAgNDIuNzQ3MzExXSAjIFtTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQK
WyAgIDQyLjc0NzMxMl0gClsgICA0Mi43NTQwMTZdICMgW1JVTl0JU1lTRU5URVIgZnJvbSB2bTg2
IG1vZGUKWyAgIDQyLjc1NDAxN10gClsgICA0Mi43NjEwNjhdICMgW1NLSVBdCXZtODYgbm90IHN1
cHBvcnRlZApbICAgNDIuNzYxMDY5XSAKWyAgIDQyLjc2Nzg1Nl0gIyBbUlVOXQlTWVNDQUxMIGZy
b20gdm04NiBtb2RlClsgICA0Mi43Njc4NTddIApbICAgNDIuNzc0ODM4XSAjIFtTS0lQXQl2bTg2
IG5vdCBzdXBwb3J0ZWQKWyAgIDQyLjc3NDgzOV0gClsgICA0Mi43ODE3MTJdICMgW1JVTl0JU1RJ
IHdpdGggVklQIHNldCBmcm9tIHZtODYgbW9kZQpbICAgNDIuNzgxNzEzXSAKWyAgIDQyLjc4OTM5
NV0gIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkClsgICA0Mi43ODkzOTVdIApbICAgNDIuNzk2
NDg3XSAjIFtSVU5dCVBPUEYgd2l0aCBWSVAgc2V0IGFuZCBJRiBjbGVhciBmcm9tIHZtODYgbW9k
ZQpbICAgNDIuNzk2NDg4XSAKWyAgIDQyLjgwNTUyM10gIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9y
dGVkClsgICA0Mi44MDU1MjRdIApbICAgNDIuODEyNjA3XSAjIFtSVU5dCVBPUEYgd2l0aCBWSVAg
YW5kIElGIHNldCBmcm9tIHZtODYgbW9kZQpbICAgNDIuODEyNjA4XSAKWyAgIDQyLjgyMTAwMl0g
IyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkClsgICA0Mi44MjEwMDNdIApbICAgNDIuODI4MjEy
XSAjIFtSVU5dCVBPUEYgd2l0aCBWSVAgY2xlYXIgYW5kIElGIHNldCBmcm9tIHZtODYgbW9kZQpb
ICAgNDIuODI4MjEyXSAKWyAgIDQyLjgzNzIyN10gIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVk
ClsgICA0Mi44MzcyMjhdIApbICAgNDIuODQzOTYyXSAjIFtSVU5dCUlOVDMgZnJvbSB2bTg2IG1v
ZGUKWyAgIDQyLjg0Mzk2M10gClsgICA0Mi44NTA2MTVdICMgW1NLSVBdCXZtODYgbm90IHN1cHBv
cnRlZApbICAgNDIuODUwNjMwXSAKWyAgIDQyLjg1NzQxN10gIyBbUlVOXQlpbnQ4MCBmcm9tIHZt
ODYgbW9kZQpbICAgNDIuODU3NDE4XSAKWyAgIDQyLjg2NDI5OF0gIyBbU0tJUF0Jdm04NiBub3Qg
c3VwcG9ydGVkClsgICA0Mi44NjQyOTldIApbICAgNDIuODcxMTQwXSAjIFtSVU5dCVVNSVAgdGVz
dHMgZnJvbSB2bTg2IG1vZGUKWyAgIDQyLjg3MTE0MV0gClsgICA0Mi44NzgzMzddICMgW1NLSVBd
CXZtODYgbm90IHN1cHBvcnRlZApbICAgNDIuODc4MzM4XSAKWyAgIDQyLjg4NTE3Nl0gIyBbSU5G
T10JUmVzdWx0IGZyb20gU01TVzpbMHgwMDAwXQpbICAgNDIuODg1MTc3XSAKWyAgIDQyLjg5MzEw
N10gIyBbSU5GT10JUmVzdWx0IGZyb20gU0lEVDogbGltaXRbMHgwMDAwXWJhc2VbMHgwMDAwMDAw
MF0KWyAgIDQyLjg5MzEwOF0gClsgICA0Mi45MDI5NDNdICMgW0lORk9dCVJlc3VsdCBmcm9tIFNH
RFQ6IGxpbWl0WzB4MDAwMF1iYXNlWzB4MDAwMDAwMDBdClsgICA0Mi45MDI5NDRdIApbICAgNDIu
OTEyNTMzXSAjIFtQQVNTXQlBbGwgdGhlIHJlc3VsdHMgZnJvbSBTTVNXIGFyZSBpZGVudGljYWwu
ClsgICA0Mi45MTI1MzRdIApbICAgNDIuOTIxNTM1XSAjIFtQQVNTXQlBbGwgdGhlIHJlc3VsdHMg
ZnJvbSBTR0RUIGFyZSBpZGVudGljYWwuClsgICA0Mi45MjE1MzVdIApbICAgNDIuOTMwNzM5XSAj
IFtQQVNTXQlBbGwgdGhlIHJlc3VsdHMgZnJvbSBTSURUIGFyZSBpZGVudGljYWwuClsgICA0Mi45
MzA3NDBdIApbICAgNDIuOTM5NjQ4XSAjIFtSVU5dCVNUUiBpbnN0cnVjdGlvbiBmcm9tIHZtODYg
bW9kZQpbICAgNDIuOTM5NjQ5XSAKWyAgIDQyLjk0NzM1OF0gIyBbU0tJUF0Jdm04NiBub3Qgc3Vw
cG9ydGVkClsgICA0Mi45NDczNThdIApbICAgNDIuOTU0NDAyXSAjIFtSVU5dCVNMRFQgaW5zdHJ1
Y3Rpb24gZnJvbSB2bTg2IG1vZGUKWyAgIDQyLjk1NDQwM10gClsgICA0Mi45NjIyMDhdICMgW1NL
SVBdCXZtODYgbm90IHN1cHBvcnRlZApbICAgNDIuOTYyMjA5XSAKWyAgIDQyLjk2OTI1MF0gIyBb
UlVOXQlFeGVjdXRlIG51bGwgcG9pbnRlciBmcm9tIHZtODYgbW9kZQpbICAgNDIuOTY5MjUxXSAK
WyAgIDQyLjk3NzUwOF0gIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkClsgICA0Mi45Nzc1MDld
IApbICAgNDIuOTg0MzQ1XSAjIFtSVU5dCSNCUiBmcm9tIHZtODYgbW9kZQpbICAgNDIuOTg0MzQ2
XSAKWyAgIDQyLjk5MTA1OF0gIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkClsgICA0Mi45OTEw
NTldIApbICAgNDIuOTk3OTAxXSAjIFtSVU5dCVNZU0VOVEVSIGZyb20gdm04NiBtb2RlClsgICA0
Mi45OTc5MDJdIApbICAgNDMuMDA1MDI2XSAjIFtTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKWyAg
IDQzLjAwNTAyN10gClsgICA0My4wMTE4ODFdICMgW1JVTl0JU1lTQ0FMTCBmcm9tIHZtODYgbW9k
ZQpbICAgNDMuMDExODgyXSAKWyAgIDQzLjAxODkxNV0gIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9y
dGVkClsgICA0My4wMTg5MTZdIApbICAgNDMuMDI1OTMyXSAjIFtSVU5dCVNUSSB3aXRoIFZJUCBz
ZXQgZnJvbSB2bTg2IG1vZGUKWyAgIDQzLjAyNTkzM10gClsgICA0My4wMzM3MjVdICMgW1NLSVBd
CXZtODYgbm90IHN1cHBvcnRlZApbICAgNDMuMDMzNzI2XSAKWyAgIDQzLjA0MTA2Nl0gIyBbUlVO
XQlQT1BGIHdpdGggVklQIHNldCBhbmQgSUYgY2xlYXIgZnJvbSB2bTg2IG1vZGUKWyAgIDQzLjA0
MTA2N10gClsgICA0My4wNTAwODZdICMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbICAgNDMu
MDUwMDg3XSAKWyAgIDQzLjA1NzIxNl0gIyBbUlVOXQlQT1BGIHdpdGggVklQIGFuZCBJRiBzZXQg
ZnJvbSB2bTg2IG1vZGUKWyAgIDQzLjA1NzIxN10gClsgICA0My4wNjU3MTNdICMgW1NLSVBdCXZt
ODYgbm90IHN1cHBvcnRlZApbICAgNDMuMDY1NzE0XSAKWyAgIDQzLjA3MzEyMl0gIyBbUlVOXQlQ
T1BGIHdpdGggVklQIGNsZWFyIGFuZCBJRiBzZXQgZnJvbSB2bTg2IG1vZGUKWyAgIDQzLjA3MzEy
M10gClsgICA0My4wODIxMTVdICMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbICAgNDMuMDgy
MTE2XSAKWyAgIDQzLjA4ODk3MF0gIyBbUlVOXQlJTlQzIGZyb20gdm04NiBtb2RlClsgICA0My4w
ODg5NzBdIApbICAgNDMuMDk1Nzk3XSAjIFtTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKWyAgIDQz
LjA5NTc5OF0gClsgICA0My4xMDI3MDJdICMgW1JVTl0JaW50ODAgZnJvbSB2bTg2IG1vZGUKWyAg
IDQzLjEwMjcwM10gClsgICA0My4xMDk2MzJdICMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApb
ICAgNDMuMTA5NjMzXSAKWyAgIDQzLjExNjY4OF0gIyBbUlVOXQlVTUlQIHRlc3RzIGZyb20gdm04
NiBtb2RlClsgICA0My4xMTY2ODldIApbICAgNDMuMTI0MDE5XSAjIFtTS0lQXQl2bTg2IG5vdCBz
dXBwb3J0ZWQKWyAgIDQzLjEyNDAyMF0gClsgICA0My4xMzA5MzhdICMgW0lORk9dCVJlc3VsdCBm
cm9tIFNNU1c6WzB4MDAwMF0KWyAgIDQzLjEzMDkzOV0gClsgICA0My4xMzg5NzVdICMgW0lORk9d
CVJlc3VsdCBmcm9tIFNJRFQ6IGxpbWl0WzB4MDAwMF1iYXNlWzB4MDAwMDAwMDBdClsgICA0My4x
Mzg5NzVdIApbICAgNDMuMTQ4OTAzXSAjIFtJTkZPXQlSZXN1bHQgZnJvbSBTR0RUOiBsaW1pdFsw
eDAwMDBdYmFzZVsweDAwMDAwMDAwXQpbICAgNDMuMTQ4OTA0XSAKWyAgIDQzLjE1ODU1NV0gIyBb
UEFTU10JQWxsIHRoZSByZXN1bHRzIGZyb20gU01TVyBhcmUgaWRlbnRpY2FsLgpbICAgNDMuMTU4
NTU2XSAKWyAgIDQzLjE2NzY3NV0gIyBbUEFTU10JQWxsIHRoZSByZXN1bHRzIGZyb20gU0dEVCBh
cmUgaWRlbnRpY2FsLgpbICAgNDMuMTY3Njc2XSAKWyAgIDQzLjE3NjgyM10gIyBbUEFTU10JQWxs
IHRoZSByZXN1bHRzIGZyb20gU0lEVCBhcmUgaWRlbnRpY2FsLgpbICAgNDMuMTc2ODIzXSAKWyAg
IDQzLjE4NTcxNV0gIyBbUlVOXQlTVFIgaW5zdHJ1Y3Rpb24gZnJvbSB2bTg2IG1vZGUKWyAgIDQz
LjE4NTcxNl0gClsgICA0My4xOTM2MzNdICMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbICAg
NDMuMTkzNjM0XSAKWyAgIDQzLjIwMDgwNF0gIyBbUlVOXQlTTERUIGluc3RydWN0aW9uIGZyb20g
dm04NiBtb2RlClsgICA0My4yMDA4MDVdIApbICAgNDMuMjA4NTYyXSAjIFtTS0lQXQl2bTg2IG5v
dCBzdXBwb3J0ZWQKWyAgIDQzLjIwODU2M10gClsgICA0My4yMTU2OTBdICMgW1JVTl0JRXhlY3V0
ZSBudWxsIHBvaW50ZXIgZnJvbSB2bTg2IG1vZGUKWyAgIDQzLjIxNTY5MV0gClsgICA0My4yMjM4
MThdICMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbICAgNDMuMjIzODE5XSAKWyAgIDQzLjIz
MDg2OF0gb2sgMTQgc2VsZnRlc3RzOiB4ODY6IGVudHJ5X2Zyb21fdm04Nl8zMgpbICAgNDMuMjMw
ODY5XSAKWyAgIDQzLjIzODk4NV0gIyBzZWxmdGVzdHM6IHg4NjogdGVzdF9zeXNjYWxsX3Zkc29f
MzIKWyAgIDQzLjIzODk4Nl0gClsgICA0My4yNDcxNzFdICMgW1JVTl0JRXhlY3V0aW5nIDYtYXJn
dW1lbnQgMzItYml0IHN5c2NhbGwgdmlhIFZEU08KWyAgIDQzLjI0NzE3Ml0gClsgICA0My4yNTY5
MDRdICMgW1dBUk5dCUZsYWdzIGJlZm9yZT0wMDAwMDAwMDAwMjAwZWQ3IGlkIDAgMDAgbyBkIGkg
cyB6IDAgYSAwIHAgMSBjClsgICA0My4yNTY5MDVdIApbICAgNDMuMjY3OTY1XSAjIFtXQVJOXQlG
bGFncyAgYWZ0ZXI9MDAwMDAwMDAwMDIwMDY4MiBpZCAwIDAwIGQgaSBzIDAgMCAxIApbICAgNDMu
MjY3OTY1XSAKWyAgIDQzLjI3ODI2N10gIyBbV0FSTl0JRmxhZ3MgY2hhbmdlPTAwMDAwMDAwMDAw
MDA4NTUgMCAwMCBvIHogMCBhIDAgcCAwIGMKWyAgIDQzLjI3ODI2N10gClsgICA0My4yODgyNDRd
ICMgW09LXQlBcmd1bWVudHMgYXJlIHByZXNlcnZlZCBhY3Jvc3Mgc3lzY2FsbApbICAgNDMuMjg4
MjQ1XSAKWyAgIDQzLjI5NzY2Nl0gIyBbTk9URV0JUjExIGhhcyBjaGFuZ2VkOjAwMDAwMDAwMDAy
MDA2ODIgLSBhc3N1bWluZyBjbG9iYmVyZWQgYnkgU1lTUkVUIGluc24KWyAgIDQzLjI5NzY2N10g
ClsgICA0My4zMDkwNzRdICMgW09LXQlSOC4uUjE1IGRpZCBub3QgbGVhayBrZXJuZWwgZGF0YQpb
ICAgNDMuMzA5MDc1XSAKWyAgIDQzLjMxNzQ2OV0gIyBbUlVOXQlFeGVjdXRpbmcgNi1hcmd1bWVu
dCAzMi1iaXQgc3lzY2FsbCB2aWEgSU5UIDgwClsgICA0My4zMTc0NjldIApbICAgNDMuMzI3MDgw
XSAjIFtPS10JQXJndW1lbnRzIGFyZSBwcmVzZXJ2ZWQgYWNyb3NzIHN5c2NhbGwKWyAgIDQzLjMy
NzA4MV0gClsgICA0My4zMzU5MzddICMgW09LXQlSOC4uUjE1IGRpZCBub3QgbGVhayBrZXJuZWwg
ZGF0YQpbICAgNDMuMzM1OTM4XSAKWyAgIDQzLjM0NDI4OV0gIyBbUlVOXQlFeGVjdXRpbmcgNi1h
cmd1bWVudCAzMi1iaXQgc3lzY2FsbCB2aWEgVkRTTwpbICAgNDMuMzQ0MjkwXSAKWyAgIDQzLjM1
NDMxMV0gIyBbV0FSTl0JRmxhZ3MgYmVmb3JlPTAwMDAwMDAwMDAyMDBlZDcgaWQgMCAwMCBvIGQg
aSBzIHogMCBhIDAgcCAxIGMKWyAgIDQzLjM1NDMxMl0gClsgICA0My4zNjUzNTddICMgW1dBUk5d
CUZsYWdzICBhZnRlcj0wMDAwMDAwMDAwMjAwNjg2IGlkIDAgMDAgZCBpIHMgMCAwIHAgMSAKWyAg
IDQzLjM2NTM1OF0gClsgICA0My4zNzU4ODldICMgW1dBUk5dCUZsYWdzIGNoYW5nZT0wMDAwMDAw
MDAwMDAwODUxIDAgMDAgbyB6IDAgYSAwIDAgYwpbICAgNDMuMzc1ODkwXSAKWyAgIDQzLjM4NTg5
MF0gIyBbT0tdCUFyZ3VtZW50cyBhcmUgcHJlc2VydmVkIGFjcm9zcyBzeXNjYWxsClsgICA0My4z
ODU4OTFdIApbICAgNDMuMzk1NTg0XSAjIFtOT1RFXQlSMTEgaGFzIGNoYW5nZWQ6MDAwMDAwMDAw
MDIwMDY4NiAtIGFzc3VtaW5nIGNsb2JiZXJlZCBieSBTWVNSRVQgaW5zbgpbICAgNDMuMzk1NTg1
XSAKWyAgIDQzLjQwNzEyOF0gIyBbT0tdCVI4Li5SMTUgZGlkIG5vdCBsZWFrIGtlcm5lbCBkYXRh
ClsgICA0My40MDcxMjldIApbICAgNDMuNDE1NzQ4XSAjIFtSVU5dCUV4ZWN1dGluZyA2LWFyZ3Vt
ZW50IDMyLWJpdCBzeXNjYWxsIHZpYSBJTlQgODAKWyAgIDQzLjQxNTc0OF0gClsgICA0My40MjU0
MTBdICMgW09LXQlBcmd1bWVudHMgYXJlIHByZXNlcnZlZCBhY3Jvc3Mgc3lzY2FsbApbICAgNDMu
NDI1NDExXSAKWyAgIDQzLjQzNDI0OV0gIyBbT0tdCVI4Li5SMTUgZGlkIG5vdCBsZWFrIGtlcm5l
bCBkYXRhClsgICA0My40MzQyNTBdIApbICAgNDMuNDQyNTI1XSAjIFtSVU5dCVJ1bm5pbmcgdGVz
dHMgdW5kZXIgcHRyYWNlClsgICA0My40NDI1MjZdIApbICAgNDMuNDUwNDEwXSBvayAxNSBzZWxm
dGVzdHM6IHg4NjogdGVzdF9zeXNjYWxsX3Zkc29fMzIKWyAgIDQzLjQ1MDQxMV0gClsgICA0My40
NTg3NDRdICMgc2VsZnRlc3RzOiB4ODY6IHVud2luZF92ZHNvXzMyClsgICA0My40NTg3NDVdIApb
ICAgNDMuNDY2MDgxXSAjIAlBVF9TWVNJTkZPIGlzIDB4ZjdlZWQ1NjAKWyAgIDQzLjQ2NjA4Ml0g
ClsgICA0My40NzM3MjddICMgW09LXQlBVF9TWVNJTkZPIG1hcHMgdG8gbGludXgtZ2F0ZS5zby4x
LCBsb2FkZWQgYXQgMHgweGY3ZWVkMDAwClsgICA0My40NzM3MjhdIApbICAgNDMuNDg0MzA5XSAj
IFtSVU5dCVNldCBURiBhbmQgY2hlY2sgYSBmYXN0IHN5c2NhbGwKWyAgIDQzLjQ4NDMxMF0gClsg
ICA0My40OTI5NDFdICMgCUluIHZzeXNjYWxsIGF0IDB4ZjdlZWQ1NjAsIHJldHVybmluZyB0byAw
eGY3Y2E1NzM3ClsgICA0My40OTI5NDJdIApbICAgNDMuNTAyMTA3XSAjIAlTSUdUUkFQIGF0IDB4
ZjdlZWQ1NjAKWyAgIDQzLjUwMjEwOF0gClsgICA0My41MDg1OTNdICMgCSAgMHhmN2VlZDU2MApb
ICAgNDMuNTA4NjA4XSAKWyAgIDQzLjUxNDUxMV0gIyAJICAweGY3Y2E1NzM3ClsgICA0My41MTQ1
MTJdIApbICAgNDMuNTIwNzUwXSAjIFtPS10JICBOUiA9IDIwLCBhcmdzID0gMSwgMiwgMywgNCwg
NSwgNgpbICAgNDMuNTIwNzUxXSAKWyAgIDQzLjUyODk4MF0gIyAJU0lHVFJBUCBhdCAweGY3ZWVk
NTYxClsgICA0My41Mjg5ODFdIApbICAgNDMuNTM1NTExXSAjIAkgIDB4ZjdlZWQ1NjEKWyAgIDQz
LjUzNTUxMl0gClsgICA0My41NDEyNjNdICMgCSAgMHhmN2NhNTczNwpbICAgNDMuNTQxMjY0XSAK
WyAgIDQzLjU0NzM1N10gIyBbT0tdCSAgTlIgPSAyMCwgYXJncyA9IDEsIDIsIDMsIDQsIDUsIDYK
WyAgIDQzLjU0NzM1OF0gClsgICA0My41NTU0MjJdICMgCVNJR1RSQVAgYXQgMHhmN2VlZDU2Mgpb
ICAgNDMuNTU1NDIzXSAKWyAgIDQzLjU2MTgzNF0gIyAJICAweGY3ZWVkNTYyClsgICA0My41NjE4
MzVdIApbICAgNDMuNTY3NDc1XSAjIAkgIDB4ZjdjYTU3MzcKWyAgIDQzLjU2NzQ3Nl0gClsgICA0
My41NzM0OTJdICMgW09LXQkgIE5SID0gMjAsIGFyZ3MgPSAxLCAyLCAzLCA0LCA1LCA2ClsgICA0
My41NzM0OTNdIApbICAgNDMuNTgxNTMwXSAjIAlTSUdUUkFQIGF0IDB4ZjdlZWQ1NjMKWyAgIDQz
LjU4MTUzMF0gClsgICA0My41ODc4NDRdICMgCSAgMHhmN2VlZDU2MwpbICAgNDMuNTg3ODQ1XSAK
WyAgIDQzLjU5MzQxM10gIyAJICAweGY3Y2E1NzM3ClsgICA0My41OTM0MTRdIApbICAgNDMuNTk5
MzA1XSAjIFtPS10JICBOUiA9IDIwLCBhcmdzID0gMSwgMiwgMywgNCwgNSwgNgpbICAgNDMuNTk5
MzA1XSAKWyAgIDQzLjYwNzI1NV0gIyAJU0lHVFJBUCBhdCAweGY3ZWVkNTY1ClsgICA0My42MDcy
NTVdIApbICAgNDMuNjEzNDk5XSAjIAkgIDB4ZjdlZWQ1NjUKWyAgIDQzLjYxMzUwMF0gClsgICA0
My42MTg5NTRdICMgCSAgMHhmN2NhNTczNwpbICAgNDMuNjE4OTU1XSAKWyAgIDQzLjYyNDkyNl0g
IyBbT0tdCSAgTlIgPSAyMCwgYXJncyA9IDEsIDIsIDMsIDQsIDUsIDYKWyAgIDQzLjYyNDkyN10g
ClsgICA0My42MzI4MDZdICMgCVNJR1RSQVAgYXQgMHhmN2VlZDU2YQpbICAgNDMuNjMyODA3XSAK
WyAgIDQzLjYzOTAxMl0gIyAJICAweGY3ZWVkNTZhClsgICA0My42MzkwMTNdIApbICAgNDMuNjQ0
MzUxXSAjIAkgIDB4ZjdjYTU3MzcKWyAgIDQzLjY0NDM1Ml0gClsgICA0My42NTAyMTRdICMgW09L
XQkgIE5SID0gMTY4NSwgYXJncyA9IDEsIDIsIDMsIDQsIDUsIDYKWyAgIDQzLjY1MDIxNV0gClsg
ICA0My42NTgxMjVdICMgCVNJR1RSQVAgYXQgMHhmN2VlZDU2YgpbICAgNDMuNjU4MTI2XSAKWyAg
IDQzLjY2NDE4Ml0gIyAJICAweGY3ZWVkNTZiClsgICA0My42NjQxODNdIApbICAgNDMuNjY5NTEz
XSAjIAkgIDB4ZjdjYTU3MzcKWyAgIDQzLjY2OTUxNF0gClsgICA0My42NzUzMzZdICMgW09LXQkg
IE5SID0gMTY4NSwgYXJncyA9IDEsIDIsIDMsIDQsIDUsIDYKWyAgIDQzLjY3NTMzN10gClsgICA0
My42ODMyODVdICMgCVNJR1RSQVAgYXQgMHhmN2VlZDU2YwpbICAgNDMuNjgzMjg2XSAKWyAgIDQz
LjY4OTM1MV0gIyAJICAweGY3ZWVkNTZjClsgICA0My42ODkzNTJdIApbICAgNDMuNjk0NTg1XSAj
IAkgIDB4ZjdjYTU3MzcKWyAgIDQzLjY5NDU4N10gClsgICA0My43MDAzNzVdICMgW09LXQkgIE5S
ID0gMTY4NSwgYXJncyA9IDEsIDIsIDMsIDQsIDUsIDYKWyAgIDQzLjcwMDM3Nl0gClsgICA0My43
MDgxNzFdICMgCVZzeXNjYWxsIGlzIGRvbmUKWyAgIDQzLjcwODE3Ml0gClsgICA0My43MTM5MTVd
ICMgW09LXQlBbGwgaXMgd2VsbApbICAgNDMuNzEzOTE2XSAKWyAgIDQzLjcxOTg1NF0gb2sgMTYg
c2VsZnRlc3RzOiB4ODY6IHVud2luZF92ZHNvXzMyClsgICA0My43MTk4NTVdIApbICAgNDMuNzI3
MzE1XSAjIHNlbGZ0ZXN0czogeDg2OiB0ZXN0X0ZDTU9WXzMyClsgICA0My43MjczMTZdIApbICAg
NDMuNzM0MzgzXSAjIFtSVU5dCVRlc3RpbmcgZmNtb3ZDQyBpbnN0cnVjdGlvbnMKWyAgIDQzLjcz
NDM4NF0gClsgICA0My43NDE0MDNdICMgW09LXQlmY21vdkNDClsgICA0My43NDE0MDRdIApbICAg
NDMuNzQ2OTQxXSBvayAxNyBzZWxmdGVzdHM6IHg4NjogdGVzdF9GQ01PVl8zMgpbICAgNDMuNzQ2
OTQyXSAKWyAgIDQzLjc1NDI2N10gIyBzZWxmdGVzdHM6IHg4NjogdGVzdF9GQ09NSV8zMgpbICAg
NDMuNzU0MjY4XSAKWyAgIDQzLjc2MTQxNF0gIyBbUlVOXQlUZXN0aW5nIGZbdV1jb21pW3BdIGlu
c3RydWN0aW9ucwpbICAgNDMuNzYxNDE1XSAKWyAgIDQzLjc2ODk5OF0gIyBbT0tdCWZbdV1jb21p
W3BdClsgICA0My43Njg5OThdIApbICAgNDMuNzc0OTE4XSBvayAxOCBzZWxmdGVzdHM6IHg4Njog
dGVzdF9GQ09NSV8zMgpbICAgNDMuNzc0OTE4XSAKWyAgIDQzLjc4MjMyN10gIyBzZWxmdGVzdHM6
IHg4NjogdGVzdF9GSVNUVFBfMzIKWyAgIDQzLjc4MjMyOF0gClsgICA0My43ODk0ODBdICMgW1JV
Tl0JVGVzdGluZyBmaXN0dHAgaW5zdHJ1Y3Rpb25zClsgICA0My43ODk0ODFdIApbICAgNDMuNzk2
NDY5XSAjIFtPS10JZmlzdHRwClsgICA0My43OTY0NzBdIApbICAgNDMuODAyMDQ1XSBvayAxOSBz
ZWxmdGVzdHM6IHg4NjogdGVzdF9GSVNUVFBfMzIKWyAgIDQzLjgwMjA0Nl0gClsgICA0My44MDk1
NjddICMgc2VsZnRlc3RzOiB4ODY6IHZkc29fcmVzdG9yZXJfMzIKWyAgIDQzLjgwOTU2OF0gClsg
ICA0My44MTcyMTldICMgW1JVTl0JUmFpc2UgYSBzaWduYWwsIFNBX1NJR0lORk8sIHNhLnJlc3Rv
cmVyID09IE5VTEwKWyAgIDQzLjgxNzIxOV0gClsgICA0My44MjY2MzddICMgW09LXQlTQV9TSUdJ
TkZPIGhhbmRsZXIgcmV0dXJuZWQgc3VjY2Vzc2Z1bGx5ClsgICA0My44MjY2MzhdIApbICAgNDMu
ODM1NTIwXSAjIFtSVU5dCVJhaXNlIGEgc2lnbmFsLCAhU0FfU0lHSU5GTywgc2EucmVzdG9yZXIg
PT0gTlVMTApbICAgNDMuODM1NTIxXSAKWyAgIDQzLjg0NTAzN10gIyBbT0tdCSFTQV9TSUdJTkZP
IGhhbmRsZXIgcmV0dXJuZWQgc3VjY2Vzc2Z1bGx5ClsgICA0My44NDUwMzhdIApbICAgNDMuODUz
Nzk5XSBvayAyMCBzZWxmdGVzdHM6IHg4NjogdmRzb19yZXN0b3Jlcl8zMgpbICAgNDMuODUzNzk5
XSAKWyAgIDQzLjg2MTU0M10gIyBzZWxmdGVzdHM6IHg4NjogbGR0X2dkdF8zMgpbICAgNDMuODYx
NTQzXSAKWyAgIDQzLjg2OTAxNl0gIyBbTk9URV0Jc2V0X3RocmVhZF9hcmVhIGlzIGF2YWlsYWJs
ZTsgd2lsbCB1c2UgR0RUIGluZGV4IDEzClsgICA0My44NjkwMTddIApbICAgNDMuODc5MTM0XSAj
IFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDA0MEZCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEK
WyAgIDQzLjg3OTEzNV0gClsgICA0My44ODg5OTldICMgW09LXQlMRFQgZW50cnkgMCBoYXMgQVIg
MHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAgNDMuODg5MDAwXSAKWyAgIDQzLjg5
ODM2OF0gIyBbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQKWyAgIDQzLjg5ODM2OV0gClsgICA0
My45MDU5MzJdICMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEMwRkIwMCBhbmQgbGltaXQg
MHgwMDAwQUZGRgpbICAgNDMuOTA1OTMzXSAKWyAgIDQzLjkxNTM2OV0gIyBbT0tdCUxEVCBlbnRy
eSAxIGlzIGludmFsaWQKWyAgIDQzLjkxNTM3MF0gClsgICA0My45MjI4NzddICMgW09LXQlMRFQg
ZW50cnkgMiBoYXMgQVIgMHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAgNDMuOTIy
ODc4XSAKWyAgIDQzLjkzMjgzNV0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDBGQjAw
IGFuZCBsaW1pdCAweDAwMDBBRkZGClsgICA0My45MzI4MzZdIApbICAgNDMuOTQyODMwXSAjIFtP
S10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDdCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKWyAg
IDQzLjk0MjgzMV0gClsgICA0My45NTI4NjhdICMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgw
MDkwN0IwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAgNDMuOTUyODY5XSAKWyAgIDQzLjk2Mjky
OF0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3MzAwIGFuZCBsaW1pdCAweDAwMDBB
RkZGClsgICA0My45NjI5MzBdIApbICAgNDMuOTczMDI3XSAjIFtPS10JTERUIGVudHJ5IDIgaGFz
IEFSIDB4MDBEMDcxMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKWyAgIDQzLjk3MzAyOF0gClsgICA0
My45ODMxNzNdICMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzUwMCBhbmQgbGltaXQg
MHgwMDAwQUZGRgpbICAgNDMuOTgzMTc0XSAKWyAgIDQzLjk5MzM0MV0gIyBbT0tdCUxEVCBlbnRy
eSAyIGhhcyBBUiAweDAwNTA3NzAwIGFuZCBsaW1pdCAweDAwMDAwMDBBClsgICA0My45OTMzNDJd
IApbICAgNDQuMDAzMzM4XSAjIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdGMDAgYW5k
IGxpbWl0IDB4MDAwMDAwMEEKWyAgIDQ0LjAwMzMzOV0gClsgICA0NC4wMTMzOThdICMgW09LXQlM
RFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwN0QwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpbICAgNDQu
MDEzMzk5XSAKWyAgIDQ0LjAyMzUyNV0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3
QjAwIGFuZCBsaW1pdCAweDAwMDAwMDBBClsgICA0NC4wMjM1MjZdIApbICAgNDQuMDMzNjM0XSAj
IFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc5MDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEK
WyAgIDQ0LjAzMzYzNV0gClsgICA0NC4wNDMxMDRdICMgW1JVTl0JVGVzdCBmb3JrClsgICA0NC4w
NDMxMDVdIApbICAgNDQuMDQ5OTE4XSAjIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc5
MDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKWyAgIDQ0LjA0OTkxOF0gClsgICA0NC4wNTk1NjVdICMg
W09LXQlMRFQgZW50cnkgMSBpcyBpbnZhbGlkClsgICA0NC4wNTk1NjZdIApbICAgNDQuMDY2OTA5
XSAjIFtPS10JTERUIGVudHJ5IDAgaXMgaW52YWxpZApbICAgNDQuMDY2OTEwXSAKWyAgIDQ0LjA3
NDcwNl0gIyBbTk9URV0Jc2V0X3RocmVhZF9hcmVhIGlzIGF2YWlsYWJsZTsgd2lsbCB1c2UgR0RU
IGluZGV4IDEzClsgICA0NC4wNzQ3MDddIApbICAgNDQuMDg1MjIwXSAjIFtPS10JTERUIGVudHJ5
IDAgaGFzIEFSIDB4MDA0MEZCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKWyAgIDQ0LjA4NTIyMF0g
ClsgICA0NC4wOTU0MDJdICMgW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMEMwRkIwMCBhbmQg
bGltaXQgMHgwMDAwQUZGRgpbICAgNDQuMDk1NDAzXSAKWyAgIDQ0LjEwNTA5NF0gIyBbT0tdCUxE
VCBlbnRyeSAxIGlzIGludmFsaWQKWyAgIDQ0LjEwNTA5NV0gClsgICA0NC4xMTI5ODhdICMgW09L
XQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAg
NDQuMTEyOTg4XSAKWyAgIDQ0LjEyMjg0Ml0gIyBbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQK
WyAgIDQ0LjEyMjg0M10gClsgICA0NC4xMzA1ODZdICMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIg
MHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAgNDQuMTMwNTg3XSAKWyAgIDQ0LjE0
MDg1OV0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDBGQjAwIGFuZCBsaW1pdCAweDAw
MDBBRkZGClsgICA0NC4xNDA4NjBdIApbICAgNDQuMTUxMTYwXSAjIFtPS10JTERUIGVudHJ5IDIg
aGFzIEFSIDB4MDBEMDdCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKWyAgIDQ0LjE1MTE2MV0gClsg
ICA0NC4xNjE0MDVdICMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDkwN0IwMCBhbmQgbGlt
aXQgMHgwMDAwQUZGRgpbICAgNDQuMTYxNDA2XSAKWyAgIDQ0LjE3MTYyMl0gIyBbT0tdCUxEVCBl
bnRyeSAyIGhhcyBBUiAweDAwRDA3MzAwIGFuZCBsaW1pdCAweDAwMDBBRkZGClsgICA0NC4xNzE2
MjNdIApbICAgNDQuMTgxOTU0XSAjIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDcxMDAg
YW5kIGxpbWl0IDB4MDAwMEFGRkYKWyAgIDQ0LjE4MTk1NV0gClsgICA0NC4xOTIyMzhdICMgW09L
XQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzUwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAg
NDQuMTkyMjM5XSAKWyAgIDQ0LjIwMjQ2MV0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAw
NTA3NzAwIGFuZCBsaW1pdCAweDAwMDAwMDBBClsgICA0NC4yMDI0NjJdIApbICAgNDQuMjEyNzEz
XSAjIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdGMDAgYW5kIGxpbWl0IDB4MDAwMDAw
MEEKWyAgIDQ0LjIxMjcxNF0gClsgICA0NC4yMjMwNjVdICMgW09LXQlMRFQgZW50cnkgMiBoYXMg
QVIgMHgwMDUwN0QwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpbICAgNDQuMjIzMDY2XSAKWyAgIDQ0
LjIzMzM4Ml0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3QjAwIGFuZCBsaW1pdCAw
eDAwMDAwMDBBClsgICA0NC4yMzMzODNdIApbICAgNDQuMjQzNTkwXSAjIFtPS10JTERUIGVudHJ5
IDIgaGFzIEFSIDB4MDA1MDc5MDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKWyAgIDQ0LjI0MzU5MV0g
ClsgICA0NC4yNTMxNzVdICMgW1JVTl0JVGVzdCBmb3JrClsgICA0NC4yNTMxNzZdIApbICAgNDQu
MjU5NDY2XSAjIFtPS10JQ2hpbGQgc3VjY2VlZGVkClsgICA0NC4yNTk0NjddIApbICAgNDQuMjY1
OTQ4XSAjIFtSVU5dCVRlc3Qgc2l6ZQpbICAgNDQuMjY1OTQ5XSAKWyAgIDQ0LjI3MjAyM10gIyBb
RE9ORV0JU2l6ZSB0ZXN0ClsgICA0NC4yNzIwMjRdIApbICAgNDQuMjc4Mzk0XSAjIFtPS10JbW9k
aWZ5X2xkdCBmYWlsdXJlIDIyClsgICA0NC4yNzgzOTVdIApbICAgNDQuMjg2MTY3XSAjIFtPS10J
TERUIGVudHJ5IDAgaGFzIEFSIDB4MDAwMEYzMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKWyAgIDQ0
LjI4NjE2OF0gClsgICA0NC4yOTYzMzVdICMgW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDAw
NzMwMCBhbmQgbGltaXQgMHgwMDAwMDAwMApbICAgNDQuMjk2MzM2XSAKWyAgIDQ0LjMwNjU0MF0g
IyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwMDBGMTAwIGFuZCBsaW1pdCAweDAwMDAwMDAw
ClsgICA0NC4zMDY1NDFdIApbICAgNDQuMzE2NzM4XSAjIFtPS10JTERUIGVudHJ5IDAgaGFzIEFS
IDB4MDAwMDczMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKWyAgIDQ0LjMxNjczOV0gClsgICA0NC4z
MjY5ODRdICMgW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDAwNzEwMCBhbmQgbGltaXQgMHgw
MDAwMDAwMQpbICAgNDQuMzI2OTg1XSAKWyAgIDQ0LjMzNzI0MV0gIyBbT0tdCUxEVCBlbnRyeSAw
IGhhcyBBUiAweDAwMDA3MTAwIGFuZCBsaW1pdCAweDAwMDAwMDAwClsgICA0NC4zMzcyNDJdIApb
ICAgNDQuMzQ2OTQ0XSAjIFtPS10JTERUIGVudHJ5IDAgaXMgaW52YWxpZApbICAgNDQuMzQ2OTQ1
XSAKWyAgIDQ0LjM1NDY4OF0gIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwNDBGMzAwIGFu
ZCBsaW1pdCAweDAwMEZGRkZGClsgICA0NC4zNTQ2ODldIApbICAgNDQuMzY1MDczXSAjIFtPS10J
R0RUIGVudHJ5IDEzIGhhcyBBUiAweDAwNDBGMzAwIGFuZCBsaW1pdCAweDAwMEZGRkZGClsgICA0
NC4zNjUwNzRdIApbICAgNDQuMzc1NDQ5XSAjIFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDBD
MEYzMDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKWyAgIDQ0LjM3NTQ1MF0gClsgICA0NC4zODU2Nzdd
ICMgW09LXQlHRFQgZW50cnkgMTMgaGFzIEFSIDB4MDBDMEYzMDAgYW5kIGxpbWl0IDB4RkZGRkZG
RkYKWyAgIDQ0LjM4NTY3OF0gClsgICA0NC4zOTU5ODBdICMgW09LXQlMRFQgZW50cnkgMCBoYXMg
QVIgMHgwMEMwRjEwMCBhbmQgbGltaXQgMHhGRkZGRkZGRgpbICAgNDQuMzk1OTgxXSAKWyAgIDQ0
LjQwNjMxNF0gIyBbT0tdCUdEVCBlbnRyeSAxMyBoYXMgQVIgMHgwMEMwRjEwMCBhbmQgbGltaXQg
MHhGRkZGRkZGRgpbICAgNDQuNDA2MzE1XSAKWyAgIDQ0LjQxNjYyMV0gIyBbT0tdCUxEVCBlbnRy
eSAwIGhhcyBBUiAweDAwQzBGNzAwIGFuZCBsaW1pdCAweEZGRkZGRkZGClsgICA0NC40MTY2MjJd
IApbICAgNDQuNDI2ODkyXSAjIFtPS10JR0RUIGVudHJ5IDEzIGhhcyBBUiAweDAwQzBGNzAwIGFu
ZCBsaW1pdCAweEZGRkZGRkZGClsgICA0NC40MjY4OTJdIApbICAgNDQuNDM3Mjc4XSAjIFtPS10J
TERUIGVudHJ5IDAgaGFzIEFSIDB4MDBDMEY1MDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKWyAgIDQ0
LjQzNzI3OV0gClsgICA0NC40NDc0ODNdICMgW09LXQlHRFQgZW50cnkgMTMgaGFzIEFSIDB4MDBD
MEY1MDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKWyAgIDQ0LjQ0NzQ4NF0gClsgICA0NC40NTcyOThd
ICMgW09LXQlMRFQgZW50cnkgMCBpcyBpbnZhbGlkClsgICA0NC40NTcyOTldIApbICAgNDQuNDY0
NzcxXSAjIFtSVU5dCUNyb3NzLUNQVSBMRFQgaW52YWxpZGF0aW9uClsgICA0NC40NjQ3NzJdIApb
ICAgNDQuNDcyNzgxXSAjIFtPS10JQWxsIDUgaXRlcmF0aW9ucyBzdWNjZWVkZWQKWyAgIDQ0LjQ3
Mjc4Ml0gClsgICA0NC40ODAxNzldICMgW1JVTl0JVGVzdCBleGVjClsgICA0NC40ODAxODBdIApb
ICAgNDQuNDg2OTEyXSAjIFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDA0MEZCMDAgYW5kIGxp
bWl0IDB4MDAwMDAwMkEKWyAgIDQ0LjQ4NjkxM10gClsgICA0NC40OTY0MzNdICMgW09LXQlDaGls
ZCBzdWNjZWVkZWQKWyAgIDQ0LjQ5NjQzNF0gClsgICA0NC41MDM0NjldICMgW09LXQlJbnZhbGlk
YXRlIERTIHdpdGggc2V0X3RocmVhZF9hcmVhOiBuZXcgRFMgPSAweDAKWyAgIDQ0LjUwMzQ3MF0g
ClsgICA0NC41MTM0MTddICMgW09LXQlJbnZhbGlkYXRlIEVTIHdpdGggc2V0X3RocmVhZF9hcmVh
OiBuZXcgRVMgPSAweDAKWyAgIDQ0LjUxMzQxOF0gClsgICA0NC41MjMzNTNdICMgW09LXQlJbnZh
bGlkYXRlIEZTIHdpdGggc2V0X3RocmVhZF9hcmVhOiBuZXcgRlMgPSAweDAKWyAgIDQ0LjUyMzM1
NF0gClsgICA0NC41MzMzMDNdICMgW09LXQlJbnZhbGlkYXRlIEdTIHdpdGggc2V0X3RocmVhZF9h
cmVhOiBuZXcgR1MgPSAweDAKWyAgIDQ0LjUzMzMwNF0gClsgICA0NC41NDI5MTNdIG9rIDIxIHNl
bGZ0ZXN0czogeDg2OiBsZHRfZ2R0XzMyClsgICA0NC41NDI5MTRdIApbICAgNDQuNTUwNTMxXSAj
IHNlbGZ0ZXN0czogeDg2OiBwdHJhY2Vfc3lzY2FsbF8zMgpbICAgNDQuNTUwNTMxXSAKWyAgIDQ0
LjU1ODM2MF0gIyBbUlVOXQlDaGVjayBpbnQ4MCByZXR1cm4gcmVncwpbICAgNDQuNTU4MzYwXSAK
WyAgIDQ0LjU2NTkwMl0gIyBbT0tdCWdldHBpZCgpIHByZXNlcnZlcyByZWdzClsgICA0NC41NjU5
MDNdIApbICAgNDQuNTczNDQ2XSAjIFtPS10Ja2lsbChnZXRwaWQoKSwgU0lHVVNSMSkgcHJlc2Vy
dmVzIHJlZ3MKWyAgIDQ0LjU3MzQ0Nl0gClsgICA0NC41ODIxNzldICMgW1JVTl0JQ2hlY2sgQVRf
U1lTSU5GTyByZXR1cm4gcmVncwpbICAgNDQuNTgyMTgwXSAKWyAgIDQ0LjU5MDAzMV0gIyBbT0td
CWdldHBpZCgpIHByZXNlcnZlcyByZWdzClsgICA0NC41OTAwMzJdIApbICAgNDQuNTk3NzI0XSAj
IFtPS10Ja2lsbChnZXRwaWQoKSwgU0lHVVNSMSkgcHJlc2VydmVzIHJlZ3MKWyAgIDQ0LjU5Nzcy
NV0gClsgICA0NC42MDY1NDBdICMgW1JVTl0JcHRyYWNlLWluZHVjZWQgc3lzY2FsbCByZXN0YXJ0
ClsgICA0NC42MDY1NDFdIApbICAgNDQuNjE0MzEyXSAjIFtSVU5dCVNZU0VNVQpbICAgNDQuNjE0
MzEyXSAKWyAgIDQ0LjYyMDI5MF0gIyBbT0tdCUluaXRpYWwgbnIgYW5kIGFyZ3MgYXJlIGNvcnJl
Y3QKWyAgIDQ0LjYyMDI5MV0gClsgICA0NC42Mjg1MThdICMgW1JVTl0JUmVzdGFydCB0aGUgc3lz
Y2FsbCAoaXAgPSAweGY3ZjExNTY5KQpbICAgNDQuNjI4NTE5XSAKWyAgIDQ0LjYzNzIyMl0gIyBb
T0tdCVJlc3RhcnRlZCBuciBhbmQgYXJncyBhcmUgY29ycmVjdApbICAgNDQuNjM3MjIzXSAKWyAg
IDQ0LjY0NjE3OV0gIyBbUlVOXQlDaGFuZ2UgbnIgYW5kIGFyZ3MgYW5kIHJlc3RhcnQgdGhlIHN5
c2NhbGwgKGlwID0gMHhmN2YxMTU2OSkKWyAgIDQ0LjY0NjE4MF0gClsgICA0NC42NTcwMzVdICMg
W09LXQlSZXBsYWNlbWVudCBuciBhbmQgYXJncyBhcmUgY29ycmVjdApbICAgNDQuNjU3MDM2XSAK
WyAgIDQ0LjY2NTMwM10gIyBbT0tdCUNoaWxkIGV4aXRlZCBjbGVhbmx5ClsgICA0NC42NjUzMDRd
IApbICAgNDQuNjcyNDg4XSAjIFtSVU5dCWtlcm5lbCBzeXNjYWxsIHJlc3RhcnQgdW5kZXIgcHRy
YWNlClsgICA0NC42NzI0ODldIApbICAgNDQuNjgwNTEyXSAjIFtSVU5dCVNZU0NBTEwKWyAgIDQ0
LjY4MDUxM10gClsgICA0NC42ODY1NjddICMgW09LXQlJbml0aWFsIG5yIGFuZCBhcmdzIGFyZSBj
b3JyZWN0ClsgICA0NC42ODY1NjhdIApbICAgNDQuNjk0MjUzXSAjIFtSVU5dCVNZU0NBTEwKWyAg
IDQ0LjY5NDI1NF0gClsgICA0NC43MDA0NTJdICMgW09LXQlBcmdzIGFmdGVyIFNJR1VTUjEgYXJl
IGNvcnJlY3QgKGF4ID0gLTUxNCkKWyAgIDQ0LjcwMDQ1M10gClsgICA0NC43MDkxMTNdICMgW09L
XQlDaGlsZCBnb3QgU0lHVVNSMQpbICAgNDQuNzA5MTE0XSAKWyAgIDQ0LjcxNTUwMV0gIyBbUlVO
XQlTdGVwIGFnYWluClsgICA0NC43MTU1MDJdIApbICAgNDQuNzIxNzMyXSAjIFtPS10JcGF1c2Uo
MikgcmVzdGFydGVkIGNvcnJlY3RseQpbICAgNDQuNzIxNzMzXSAKWyAgIDQ0LjcyOTQwOV0gb2sg
MjIgc2VsZnRlc3RzOiB4ODY6IHB0cmFjZV9zeXNjYWxsXzMyClsgICA0NC43Mjk0MTBdIApbICAg
NDQuNzM3NTM0XSAjIHNlbGZ0ZXN0czogeDg2OiBzaW5nbGVfc3RlcF9zeXNjYWxsXzY0ClsgICA0
NC43Mzc1MzVdIApbICAgNDQuNzQ1NTQ4XSAjIFtSVU5dCVNldCBURiBhbmQgY2hlY2sgbm9wClsg
ICA0NC43NDU1NDldIApbICAgNDQuNzUyNzkyXSAjIFtPS10JU3Vydml2ZWQgd2l0aCBURiBzZXQg
YW5kIDkgdHJhcHMKWyAgIDQ0Ljc1Mjc5M10gClsgICA0NC43NjEzMTNdICMgW1JVTl0JU2V0IFRG
IGFuZCBjaGVjayBzeXNjYWxsLWxlc3Mgb3Bwb3J0dW5pc3RpYyBzeXNyZXQKWyAgIDQ0Ljc2MTMx
NF0gClsgICA0NC43NzEwNjZdICMgW09LXQlTdXJ2aXZlZCB3aXRoIFRGIHNldCBhbmQgMTIgdHJh
cHMKWyAgIDQ0Ljc3MTA2N10gClsgICA0NC43NzkwODldICMgW1JVTl0JU2V0IFRGIGFuZCBjaGVj
ayBpbnQ4MApbICAgNDQuNzc5MDkwXSAKWyAgIDQ0Ljc4NjM3Nl0gIyBbT0tdCVN1cnZpdmVkIHdp
dGggVEYgc2V0IGFuZCA5IHRyYXBzClsgICA0NC43ODYzNzddIApbICAgNDQuNzk0NDQ3XSAjIFtS
VU5dCVNldCBURiBhbmQgY2hlY2sgYSBmYXN0IHN5c2NhbGwKWyAgIDQ0Ljc5NDQ0OF0gClsgICA0
NC44MDI1NDhdICMgW09LXQlTdXJ2aXZlZCB3aXRoIFRGIHNldCBhbmQgMjIgdHJhcHMKWyAgIDQ0
LjgwMjU0OV0gClsgICA0NC44MTA3NTBdICMgW1JVTl0JRmFzdCBzeXNjYWxsIHdpdGggVEYgY2xl
YXJlZApbICAgNDQuODEwNzUwXSAKWyAgIDQ0LjgxODQ3N10gIyBbT0tdCU5vdGhpbmcgdW5leHBl
Y3RlZCBoYXBwZW5lZApbICAgNDQuODE4NDc4XSAKWyAgIDQ0LjgyNTk5NF0gIyBbUlVOXQlTZXQg
VEYgYW5kIGNoZWNrIFNZU0VOVEVSClsgICA0NC44MjU5OTVdIApbICAgNDQuODMzNTU4XSAjIAlH
b3QgU0lHU0VHViB3aXRoIFJJUD1mYjBkYzU2OSwgVEY9MjU2ClsgICA0NC44MzM1NTldIApbICAg
NDQuODQxNzM2XSAjIFtSVU5dCUZhc3Qgc3lzY2FsbCB3aXRoIFRGIGNsZWFyZWQKWyAgIDQ0Ljg0
MTczNl0gClsgICA0NC44NDk0NzBdICMgW09LXQlOb3RoaW5nIHVuZXhwZWN0ZWQgaGFwcGVuZWQK
WyAgIDQ0Ljg0OTQ3MV0gClsgICA0NC44NTcxNjhdIG9rIDIzIHNlbGZ0ZXN0czogeDg2OiBzaW5n
bGVfc3RlcF9zeXNjYWxsXzY0ClsgICA0NC44NTcxNjldIApbICAgNDQuODY1NjI1XSAjIHNlbGZ0
ZXN0czogeDg2OiBzeXNyZXRfc3NfYXR0cnNfNjQKWyAgIDQ0Ljg2NTYyNl0gClsgICA0NC44NzM0
ODRdICMgW1JVTl0JU3lzY2FsbHMgZm9sbG93ZWQgYnkgU1MgdmFsaWRhdGlvbgpbICAgNDQuODcz
NDg0XSAKWyAgIDQ0Ljg4MTQ0OF0gIyBbT0tdCVdlIHN1cnZpdmVkClsgICA0NC44ODE0NDldIApb
ICAgNDQuODg3NzczXSBvayAyNCBzZWxmdGVzdHM6IHg4Njogc3lzcmV0X3NzX2F0dHJzXzY0Clsg
ICA0NC44ODc3NzRdIApbICAgNDQuODk1NzQ2XSAjIHNlbGZ0ZXN0czogeDg2OiBzeXNjYWxsX250
XzY0ClsgICA0NC44OTU3NDddIApbICAgNDQuOTAyOTk3XSAjIFtSVU5dCVNldCBOVCBhbmQgaXNz
dWUgYSBzeXNjYWxsClsgICA0NC45MDI5OTddIApbICAgNDQuOTEwODA4XSAjIFtPS10JVGhlIHN5
c2NhbGwgd29ya2VkIGFuZCBmbGFncyBhcmUgc3RpbGwgc2V0ClsgICA0NC45MTA4MDldIApbICAg
NDQuOTE5NzIyXSAjIFtSVU5dCVNldCBOVHxURiBhbmQgaXNzdWUgYSBzeXNjYWxsClsgICA0NC45
MTk3MjVdIApbICAgNDQuOTI3ODQyXSAjIFtPS10JVGhlIHN5c2NhbGwgd29ya2VkIGFuZCBmbGFn
cyBhcmUgc3RpbGwgc2V0ClsgICA0NC45Mjc4NDRdIApbICAgNDQuOTM2ODIzXSBvayAyNSBzZWxm
dGVzdHM6IHg4Njogc3lzY2FsbF9udF82NApbICAgNDQuOTM2ODI0XSAKWyAgIDQ0Ljk0NDUwM10g
IyBzZWxmdGVzdHM6IHg4NjogdGVzdF9tcmVtYXBfdmRzb182NApbICAgNDQuOTQ0NTA0XSAKWyAg
IDQ0Ljk1MjMzNV0gIyAJQVRfU1lTSU5GT19FSERSIGlzIDB4N2ZmZDQxZmVjMDAwClsgICA0NC45
NTIzMzZdIApbICAgNDQuOTYxMDA3XSAjIFtOT1RFXQlNb3ZpbmcgdkRTTzogWzB4N2ZmZDQxZmVj
MDAwLCAweDdmZmQ0MWZlZDAwMF0gLT4gWzB4N2YxMjk3YzIwMDAwLCAweDdmMTI5N2MyMTAwMF0K
WyAgIDQ0Ljk2MTAwOF0gClsgICA0NC45NzM4MDRdICMgW05PVEVdCXZEU08gcGFydGlhbCBtb3Zl
IGZhaWxlZCwgd2lsbCB0cnkgd2l0aCBiaWdnZXIgc2l6ZQpbICAgNDQuOTczODA1XSAKWyAgIDQ0
Ljk4NDgxM10gIyBbTk9URV0JTW92aW5nIHZEU086IFsweDdmZmQ0MWZlYzAwMCwgMHg3ZmZkNDFm
ZWUwMDBdIC0+IFsweDdmMTI5N2JmNzAwMCwgMHg3ZjEyOTdiZjkwMDBdClsgICA0NC45ODQ4MTRd
IApbICAgNDQuOTk2ODAyXSAjIFtPS10KWyAgIDQ0Ljk5NjgwM10gClsgICA0NS4wMDIxNDNdIG9r
IDI2IHNlbGZ0ZXN0czogeDg2OiB0ZXN0X21yZW1hcF92ZHNvXzY0ClsgICA0NS4wMDIxNDRdIApb
ICAgNDUuMDEwNTY1XSAjIHNlbGZ0ZXN0czogeDg2OiBjaGVja19pbml0aWFsX3JlZ19zdGF0ZV82
NApbICAgNDUuMDEwNTY1XSAKWyAgIDQ1LjAxODk1N10gIyBbT0tdCUFsbCBHUFJzIGV4Y2VwdCBT
UCBhcmUgMApbICAgNDUuMDE4OTU3XSAKWyAgIDQ1LjAyNjIwMV0gIyBbT0tdCUZMQUdTIGlzIDB4
MjAyClsgICA0NS4wMjYyMDNdIApbICAgNDUuMDMzMDg1XSBvayAyNyBzZWxmdGVzdHM6IHg4Njog
Y2hlY2tfaW5pdGlhbF9yZWdfc3RhdGVfNjQKWyAgIDQ1LjAzMzA4Nl0gClsgICA0NS4wNDE4Mzdd
ICMgc2VsZnRlc3RzOiB4ODY6IHNpZ3JldHVybl82NApbICAgNDUuMDQxODM4XSAKWyAgIDQ1LjA0
OTI3MV0gIyBbT0tdCXNldF90aHJlYWRfYXJlYSByZWZ1c2VkIDE2LWJpdCBkYXRhClsgICA0NS4w
NDkyNzJdIApbICAgNDUuMDU3ODA3XSAjIFtPS10Jc2V0X3RocmVhZF9hcmVhIHJlZnVzZWQgMTYt
Yml0IGRhdGEKWyAgIDQ1LjA1NzgwOF0gClsgICA0NS4wNjY1ODZdICMgW1JVTl0JVmFsaWQgc2ln
cmV0dXJuOiA2NC1iaXQgQ1MgKDMzKSwgMzItYml0IFNTICgyYiwgR0RUKQpbICAgNDUuMDY2NTg3
XSAKWyAgIDQ1LjA3NjI3Nl0gIyBbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbICAgNDUuMDc2Mjc3
XSAKWyAgIDQ1LjA4MzUwOF0gIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDMyLWJpdCBDUyAoMjMp
LCAzMi1iaXQgU1MgKDJiLCBHRFQpClsgICA0NS4wODM1MDldIApbICAgNDUuMDkzNDUyXSAjIFtO
T1RFXQlTUDogOGJhZGYwMGQ1YWFkYzBkZSAtPiA1YWFkYzBkZQpbICAgNDUuMDkzNDUzXSAKWyAg
IDQ1LjEwMTQ5OV0gIyBbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbICAgNDUuMTAxNTAwXSAKWyAg
IDQ1LjEwODkyOV0gIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDE2LWJpdCBDUyAoMzcpLCAzMi1i
aXQgU1MgKDJiLCBHRFQpClsgICA0NS4xMDg5MzBdIApbICAgNDUuMTE4OTgyXSAjIFtOT1RFXQlT
UDogOGJhZGYwMGQ1YWFkYzBkZSAtPiA1YWFkYzBkZQpbICAgNDUuMTE4OTgzXSAKWyAgIDQ1LjEy
NzA0Nl0gIyBbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbICAgNDUuMTI3MDQ3XSAKWyAgIDQ1LjEz
NDI0M10gIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDY0LWJpdCBDUyAoMzMpLCAxNi1iaXQgU1Mg
KDNmKQpbICAgNDUuMTM0MjQ0XSAKWyAgIDQ1LjE0MzU2N10gIyBbT0tdCWFsbCByZWdpc3RlcnMg
b2theQpbICAgNDUuMTQzNTY4XSAKWyAgIDQ1LjE1MDg4OV0gIyBbUlVOXQlWYWxpZCBzaWdyZXR1
cm46IDMyLWJpdCBDUyAoMjMpLCAxNi1iaXQgU1MgKDNmKQpbICAgNDUuMTUwODkwXSAKWyAgIDQ1
LjE2MDQzNl0gIyBbTk9URV0JU1A6IDhiYWRmMDBkNWFhZGMwZGUgLT4gNWFhZGMwZGUKWyAgIDQ1
LjE2MDQzN10gClsgICA0NS4xNjg1NzJdICMgW09LXQlhbGwgcmVnaXN0ZXJzIG9rYXkKWyAgIDQ1
LjE2ODU3M10gClsgICA0NS4xNzYwMjhdICMgW1JVTl0JVmFsaWQgc2lncmV0dXJuOiAxNi1iaXQg
Q1MgKDM3KSwgMTYtYml0IFNTICgzZikKWyAgIDQ1LjE3NjAyOV0gClsgICA0NS4xODU3MjddICMg
W05PVEVdCVNQOiA4YmFkZjAwZDVhYWRjMGRlIC0+IDVhYWRjMGRlClsgICA0NS4xODU3MjddIApb
ICAgNDUuMTkzODU2XSAjIFtPS10JYWxsIHJlZ2lzdGVycyBva2F5ClsgICA0NS4xOTM4NTddIApb
ICAgNDUuMjAxMjUxXSAjIFtSVU5dCVZhbGlkIHNpZ3JldHVybjogMzItYml0IENTICgyMyksIDMy
LWJpdCBTUyAoMmIsIEdEVCkKWyAgIDQ1LjIwMTI1Ml0gClsgICA0NS4yMTEyNTddICMgCUNvcnJ1
cHRpbmcgU1Mgb24gcmV0dXJuIHRvIDY0LWJpdCBtb2RlClsgICA0NS4yMTEyNThdIApbICAgNDUu
MjE5NjkxXSAjIFtOT1RFXQlTUDogOGJhZGYwMGQ1YWFkYzBkZSAtPiA1YWFkYzBkZQpbICAgNDUu
MjE5NjkyXSAKWyAgIDQ1LjIyNzgwMV0gIyBbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbICAgNDUu
MjI3ODAyXSAKWyAgIDQ1LjIzNTEzNV0gIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDMyLWJpdCBD
UyAoMjMpLCAxNi1iaXQgU1MgKDNmKQpbICAgNDUuMjM1MTM2XSAKWyAgIDQ1LjI0NDc3NF0gIyAJ
Q29ycnVwdGluZyBTUyBvbiByZXR1cm4gdG8gNjQtYml0IG1vZGUKWyAgIDQ1LjI0NDc3NV0gClsg
ICA0NS4yNTMxMzJdICMgW05PVEVdCVNQOiA4YmFkZjAwZDVhYWRjMGRlIC0+IDVhYWRjMGRlClsg
ICA0NS4yNTMxMzNdIApbICAgNDUuMjYxMjA2XSAjIFtPS10JYWxsIHJlZ2lzdGVycyBva2F5Clsg
ICA0NS4yNjEyMDddIApbICAgNDUuMjY4MTIyXSAjIFtSVU5dCTY0LWJpdCBDUyAoMzMpLCBib2d1
cyBTUyAoNDcpClsgICA0NS4yNjgxMjNdIApbICAgNDUuMjc2MTYwXSAjIFtPS10JR290ICNHUCgw
eDApIChpLmUuIFNlZ21lbnRhdGlvbiBmYXVsdCkKWyAgIDQ1LjI3NjE2MV0gClsgICA0NS4yODQ3
NjZdICMgW1JVTl0JMzItYml0IENTICgyMyksIGJvZ3VzIFNTICg0NykKWyAgIDQ1LjI4NDc2N10g
ClsgICA0NS4yOTI5MjNdICMgW09LXQlHb3QgI0dQKDB4MCkgKGkuZS4gU2VnbWVudGF0aW9uIGZh
dWx0KQpbICAgNDUuMjkyOTIzXSAKWyAgIDQ1LjMwMTU2NV0gIyBbUlVOXQkxNi1iaXQgQ1MgKDM3
KSwgYm9ndXMgU1MgKDQ3KQpbICAgNDUuMzAxNTY2XSAKWyAgIDQ1LjMwOTg1MV0gIyBbT0tdCUdv
dCAjR1AoMHgwKSAoaS5lLiBTZWdtZW50YXRpb24gZmF1bHQpClsgICA0NS4zMDk4NTJdIApbICAg
NDUuMzE4NDUxXSAjIFtSVU5dCTY0LWJpdCBDUyAoMzMpLCBib2d1cyBTUyAoMzMpClsgICA0NS4z
MTg0NTJdIApbICAgNDUuMzI2NzY5XSAjIFtPS10JR290ICNHUCgweDMwKSAoaS5lLiBHRFQgaW5k
ZXggNiwgU2VnbWVudGF0aW9uIGZhdWx0KQpbICAgNDUuMzI2NzcwXSAKWyAgIDQ1LjMzNjYxOV0g
IyBbUlVOXQkzMi1iaXQgQ1MgKDIzKSwgYm9ndXMgU1MgKDMzKQpbICAgNDUuMzM2NjIwXSAKWyAg
IDQ1LjM0NDk2Nl0gIyBbT0tdCUdvdCAjR1AoMHgzMCkgKGkuZS4gR0RUIGluZGV4IDYsIFNlZ21l
bnRhdGlvbiBmYXVsdCkKWyAgIDQ1LjM0NDk2N10gClsgICA0NS4zNTQ5NjFdICMgW1JVTl0JMTYt
Yml0IENTICgzNyksIGJvZ3VzIFNTICgzMykKWyAgIDQ1LjM1NDk2Ml0gClsgICA0NS4zNjMzMDFd
ICMgW09LXQlHb3QgI0dQKDB4MzApIChpLmUuIEdEVCBpbmRleCA2LCBTZWdtZW50YXRpb24gZmF1
bHQpClsgICA0NS4zNjMzMDJdIApbICAgNDUuMzczMTgxXSAjIFtSVU5dCTMyLWJpdCBDUyAoNGYp
LCBib2d1cyBTUyAoMmIpClsgICA0NS4zNzMxODJdIApbICAgNDUuMzgxMzY3XSAjIFtPS10JR290
ICNOUCgweDRjKSAoaS5lLiBMRFQgaW5kZXggOSwgQnVzIGVycm9yKQpbICAgNDUuMzgxMzY4XSAK
WyAgIDQ1LjM5MDQ4MF0gIyBbUlVOXQkzMi1iaXQgQ1MgKDIzKSwgYm9ndXMgU1MgKDU3KQpbICAg
NDUuMzkwNDgxXSAKWyAgIDQ1LjM5ODYxMF0gIyBbT0tdCUdvdCAjR1AoMHgwKSAoaS5lLiBTZWdt
ZW50YXRpb24gZmF1bHQpClsgICA0NS4zOTg2MTFdIApbICAgNDUuNDA3NDcwXSAjIFtSVU5dCUNs
ZWFyIFVDX1NUUklDVF9SRVNUT1JFX1NTIGFuZCBjb3JydXB0IFNTClsgICA0NS40MDc0NzFdIApb
ICAgNDUuNDE2MjI0XSAjIFtPS10JSXQgd29ya2VkClsgICA0NS40MTYyMjVdIApbICAgNDUuNDIy
NDcyXSBvayAyOCBzZWxmdGVzdHM6IHg4Njogc2lncmV0dXJuXzY0ClsgICA0NS40MjI0NzNdIApb
ICAgNDUuNDMwMDcxXSAjIHNlbGZ0ZXN0czogeDg2OiBpb3BsXzY0ClsgICA0NS40MzAwNzJdIApb
ICAgNDUuNDM2NjE0XSAjIFtPS10JQ0xJIGZhdWx0ZWQKWyAgIDQ1LjQzNjYxNV0gClsgICA0NS40
NDI2MzhdICMgW09LXQlTVEkgZmF1bHRlZApbICAgNDUuNDQyNjM5XSAKWyAgIDQ1LjQ0ODY5OF0g
IyBbT0tdCW91dGIgdG8gMHg4MCB3b3JrZWQKWyAgIDQ1LjQ0ODY5OV0gClsgICA0NS40NTU0OTRd
ICMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkClsgICA0NS40NTU0OTVdIApbICAgNDUuNDYyMjkz
XSAjIFtPS10Jb3V0YiB0byAweGVkIGZhaWxlZApbICAgNDUuNDYyMjk0XSAKWyAgIDQ1LjQ2ODk4
M10gIyAJY2hpbGQ6IHNldCBJT1BMIHRvIDMKWyAgIDQ1LjQ2ODk4NV0gClsgICA0NS40NzU1MjJd
ICMgW1JVTl0JY2hpbGQ6IHdyaXRlIHRvIDB4ODAKWyAgIDQ1LjQ3NTUyM10gClsgICA0NS40ODIy
NzVdICMgW09LXQlDTEkgZmF1bHRlZApbICAgNDUuNDgyMjc1XSAKWyAgIDQ1LjQ4ODI0OV0gIyBb
T0tdCVNUSSBmYXVsdGVkClsgICA0NS40ODgyNTBdIApbICAgNDUuNDk0MzgxXSAjIFtPS10Jb3V0
YiB0byAweDgwIHdvcmtlZApbICAgNDUuNDk0MzgyXSAKWyAgIDQ1LjUwMTA2MV0gIyBbT0tdCW91
dGIgdG8gMHg4MCB3b3JrZWQKWyAgIDQ1LjUwMTA2Ml0gClsgICA0NS41MDc3MzNdICMgW09LXQlv
dXRiIHRvIDB4ZWQgZmFpbGVkClsgICA0NS41MDc3MzRdIApbICAgNDUuNTE0NDEzXSAjIFtPS10J
Q2hpbGQgc3VjY2VlZGVkClsgICA0NS41MTQ0MTRdIApbICAgNDUuNTIxMDI5XSAjIFtSVU5dCXBh
cmVudDogd3JpdGUgdG8gMHg4MCAoc2hvdWxkIGZhaWwpClsgICA0NS41MjEwMzBdIApbICAgNDUu
NTI5MTkxXSAjIFtPS10Jb3V0YiB0byAweDgwIGZhaWxlZApbICAgNDUuNTI5MTkyXSAKWyAgIDQ1
LjUzNTcwMV0gIyBbT0tdCUNMSSBmYXVsdGVkClsgICA0NS41MzU3MDJdIApbICAgNDUuNTQxNDYy
XSAjIFtPS10JU1RJIGZhdWx0ZWQKWyAgIDQ1LjU0MTQ2Ml0gClsgICA0NS41NDcxODBdICMgCWlv
cGwoMykKWyAgIDQ1LjU0NzE4MV0gClsgICA0NS41NTIzMDBdICMgCURyb3AgcHJpdmlsZWdlcwpb
ICAgNDUuNTUyMzAxXSAKWyAgIDQ1LjU1ODc4NV0gIyBbUlVOXQlpb3BsKDMpIHVucHJpdmlsZWdl
ZCBidXQgd2l0aCBJT1BMPT0zClsgICA0NS41NTg3ODZdIApbICAgNDUuNTY3MTg5XSAjIFtSVU5d
CWlvcGwoMCkgdW5wcml2aWxlZ2VkClsgICA0NS41NjcxOTBdIApbICAgNDUuNTc0MDczXSAjIFtS
VU5dCWlvcGwoMykgdW5wcml2aWxlZ2VkClsgICA0NS41NzQwNzRdIApbICAgNDUuNTgwNzcxXSAj
IFtPS10JRmFpbGVkIGFzIGV4cGVjdGVkClsgICA0NS41ODA3NzJdIApbICAgNDUuNTg3MjQxXSBv
ayAyOSBzZWxmdGVzdHM6IHg4NjogaW9wbF82NApbICAgNDUuNTg3MjQyXSAKWyAgIDQ1LjU5NDAx
M10gIyBzZWxmdGVzdHM6IHg4NjogaW9wZXJtXzY0ClsgICA0NS41OTQwMTRdIApbICAgNDUuNjAw
NTUwXSAjIFtPS10Jb3V0YiB0byAweDgwIGZhaWxlZApbICAgNDUuNjAwNTUwXSAKWyAgIDQ1LjYw
NzAyOV0gIyBbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKWyAgIDQ1LjYwNzAzMF0gClsgICA0NS42
MTMzNzFdICMgW1JVTl0JZW5hYmxlIDB4ODAKWyAgIDQ1LjYxMzM3Ml0gClsgICA0NS42MTkyNDdd
ICMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkClsgICA0NS42MTkyNDddIApbICAgNDUuNjI1NzIz
XSAjIFtPS10Jb3V0YiB0byAweGVkIGZhaWxlZApbICAgNDUuNjI1NzIzXSAKWyAgIDQ1LjYzMjEw
Nl0gIyBbUlVOXQlkaXNhYmxlIDB4ODAKWyAgIDQ1LjYzMjEwN10gClsgICA0NS42MzgxMTldICMg
W09LXQlvdXRiIHRvIDB4ODAgZmFpbGVkClsgICA0NS42MzgxMTldIApbICAgNDUuNjQ0NTE0XSAj
IFtPS10Jb3V0YiB0byAweGVkIGZhaWxlZApbICAgNDUuNjQ0NTE1XSAKWyAgIDQ1LjY1MTM4MV0g
IyBbUlVOXQljaGlsZDogY2hlY2sgdGhhdCB3ZSBpbmhlcml0ZWQgcGVybWlzc2lvbnMKWyAgIDQ1
LjY1MTM4Ml0gClsgICA0NS42NTk5MjVdICMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkClsgICA0
NS42NTk5MjVdIApbICAgNDUuNjY2NTM4XSAjIFtPS10Jb3V0YiB0byAweGVkIGZhaWxlZApbICAg
NDUuNjY2NTM5XSAKWyAgIDQ1LjY3MzMxN10gIyBbUlVOXQljaGlsZDogRXh0ZW5kIHBlcm1pc3Np
b25zIHRvIDB4ODEKWyAgIDQ1LjY3MzMxOF0gClsgICA0NS42ODEzODNdICMgW1JVTl0JY2hpbGQ6
IERyb3AgcGVybWlzc2lvbnMgdG8gMHg4MApbICAgNDUuNjgxMzg0XSAKWyAgIDQ1LjY4OTAyMV0g
IyBbT0tdCW91dGIgdG8gMHg4MCBmYWlsZWQKWyAgIDQ1LjY4OTAyMl0gClsgICA0NS42OTU1NTBd
ICMgW09LXQlvdXRiIHRvIDB4ODAgZmFpbGVkClsgICA0NS42OTU1NTFdIApbICAgNDUuNzAyMTIx
XSAjIFtPS10Jb3V0YiB0byAweGVkIGZhaWxlZApbICAgNDUuNzAyMTIyXSAKWyAgIDQ1LjcwODUx
OF0gIyBbUlVOXQllbmFibGUgMHg4MApbICAgNDUuNzA4NTE5XSAKWyAgIDQ1LjcxNDQ1Ml0gIyBb
T0tdCW91dGIgdG8gMHg4MCB3b3JrZWQKWyAgIDQ1LjcxNDQ1M10gClsgICA0NS43MjA5MzVdICMg
W09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkClsgICA0NS43MjA5MzZdIApbICAgNDUuNzI3NDI4XSAj
IFtSVU5dCWRpc2FibGUgMHg4MApbICAgNDUuNzI3NDI5XSAKWyAgIDQ1LjczMzQwN10gIyBbT0td
CW91dGIgdG8gMHg4MCBmYWlsZWQKWyAgIDQ1LjczMzQwN10gClsgICA0NS43Mzk4ODddICMgW09L
XQlvdXRiIHRvIDB4ZWQgZmFpbGVkClsgICA0NS43Mzk4ODhdIApbICAgNDUuNzQ2MzQ0XSAjIFtP
S10JQ2hpbGQgc3VjY2VlZGVkClsgICA0NS43NDYzNDVdIApbICAgNDUuNzUyODMzXSAjIAlWZXJp
ZnkgdGhhdCB1bnNoYXJpbmcgdGhlIGJpdG1hcCB3b3JrZWQKWyAgIDQ1Ljc1MjgzNF0gClsgICA0
NS43NjA3MTFdICMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkClsgICA0NS43NjA3MTJdIApbICAg
NDUuNzY3MTI3XSAjIAlEcm9wIHByaXZpbGVnZXMKWyAgIDQ1Ljc2NzEyOF0gClsgICA0NS43NzI5
NTNdICMgW1JVTl0JZGlzYWJsZSAweDgwClsgICA0NS43NzI5NTRdIApbICAgNDUuNzc4NzY3XSAj
IFtPS10JaXQgd29ya2VkClsgICA0NS43Nzg3NjhdIApbICAgNDUuNzg0Mzg4XSAjIFtSVU5dCWVu
YWJsZSAweDgwIGFnYWluClsgICA0NS43ODQzODhdIApbICAgNDUuNzkwNTQ2XSAjIFtPS10JaXQg
ZmFpbGVkClsgICA0NS43OTA1NDddIApbICAgNDUuNzk2MzE3XSBvayAzMCBzZWxmdGVzdHM6IHg4
NjogaW9wZXJtXzY0ClsgICA0NS43OTYzMThdIApbICAgNDUuODAzNDE5XSAjIHNlbGZ0ZXN0czog
eDg2OiBwcm90ZWN0aW9uX2tleXNfNjQKWyAgIDQ1LjgwMzQyMF0gClsgICA0NS44MTA0NDVdICMg
aGFzIHBrdTogMApbICAgNDUuODEwNDQ2XSAKWyAgIDQ1LjgxNjAyNF0gIyBydW5uaW5nIFBLRVkg
dGVzdHMgZm9yIHVuc3VwcG9ydGVkIENQVS9PUwpbICAgNDUuODE2MDI0XSAKWyAgIDQ1LjgyNDI1
OV0gb2sgMzEgc2VsZnRlc3RzOiB4ODY6IHByb3RlY3Rpb25fa2V5c182NApbICAgNDUuODI0MjU5
XSAKWyAgIDQ1LjgzMjAyNF0gIyBzZWxmdGVzdHM6IHg4NjogdGVzdF92ZHNvXzY0ClsgICA0NS44
MzIwMjVdIApbICAgNDUuODM5NDkxXSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3Ig
Y2xvY2sgQ0xPQ0tfUkVBTFRJTUUgKDApLi4uClsgICA0NS44Mzk0OTJdIApbICAgNDUuODQ5Nzgy
XSAjIAkxNTkyNzAzMjQzLjg3NDI3NzQ2OCAxNTkyNzAzMjQzLjg3NDI3OTk0NSAxNTkyNzAzMjQz
Ljg3NDI4MDEwMApbICAgNDUuODQ5NzgzXSAKWyAgIDQ1Ljg2MDMzNV0gIyBbUlVOXQlUZXN0aW5n
IGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX01PTk9UT05JQyAoMSkuLi4KWyAgIDQ1Ljg2
MDMzNl0gClsgICA0NS44NzAzMTNdICMgCTM4LjA1NzQzNDk5MCAzOC4wNTc0MzU0MTQgMzguMDU3
NDM1NTQ5ClsgICA0NS44NzAzMTRdIApbICAgNDUuODc5MTQ5XSAjIFtSVU5dCVRlc3RpbmcgY2xv
Y2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfUFJPQ0VTU19DUFVUSU1FX0lEICgyKS4uLgpbICAg
NDUuODc5MTUwXSAKWyAgIDQ1Ljg4OTg4MF0gIyAJMC4wMDA1MTE5MTcgMC4wMDA1MTI1NjkgMC4w
MDA1MTMxMDQKWyAgIDQ1Ljg4OTg4MV0gClsgICA0NS44OTg2NzJdICMgW1JVTl0JVGVzdGluZyBj
bG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19USFJFQURfQ1BVVElNRV9JRCAoMykuLi4KWyAg
IDQ1Ljg5ODY3M10gClsgICA0NS45MDkyNzddICMgCTAuMDAwNTE0Mzk2IDAuMDAwNTE0OTI4IDAu
MDAwNTE1NDMyClsgICA0NS45MDkyNzhdIApbICAgNDUuOTE3NTc0XSAjIFtSVU5dCVRlc3Rpbmcg
Y2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfTU9OT1RPTklDX1JBVyAoNCkuLi4KWyAgIDQ1
LjkxNzU3NV0gClsgICA0NS45Mjc4ODddICMgCTM2Ljg1OTkwMTA5NyAzNi44NTk5MDE0NjIgMzYu
ODU5OTAxNTk0ClsgICA0NS45Mjc4ODhdIApbICAgNDUuOTM2NTE3XSAjIFtSVU5dCVRlc3Rpbmcg
Y2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfUkVBTFRJTUVfQ09BUlNFICg1KS4uLgpbICAg
NDUuOTM2NTE4XSAKWyAgIDQ1Ljk0NzQ2NF0gIyAJMTU5MjcwMzI0My44NzMzNTU5NzcgMTU5Mjcw
MzI0My44NzMzNTU5NzcgMTU5MjcwMzI0My44NzMzNTU5NzcKWyAgIDQ1Ljk0NzQ2NF0gClsgICA0
NS45NTgzNDVdICMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19N
T05PVE9OSUNfQ09BUlNFICg2KS4uLgpbICAgNDUuOTU4MzQ2XSAKWyAgIDQ1Ljk2OTA1NF0gIyAJ
MzguMDU2NTA4OTYyIDM4LjA1NjUwODk2MiAzOC4wNTY1MDg5NjIKWyAgIDQ1Ljk2OTA1NV0gClsg
ICA0NS45Nzc2OTBdICMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9D
S19CT09UVElNRSAoNykuLi4KWyAgIDQ1Ljk3NzY5MV0gClsgICA0NS45ODc3ODhdICMgCTM4LjA1
NzQ0NjIxMyAzOC4wNTc0NDY1NjggMzguMDU3NDQ2Njk3ClsgICA0NS45ODc3ODldIApbICAgNDUu
OTk2NTYyXSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfUkVB
TFRJTUVfQUxBUk0gKDgpLi4uClsgICA0NS45OTY1NjNdIApbICAgNDYuMDA3NTU3XSAjIAkxNTky
NzAzMjQzLjg3NDI5NDkyNCAxNTkyNzAzMjQzLjg3NDI5NTQxMSAxNTkyNzAzMjQzLjg3NDI5NTg4
NwpbICAgNDYuMDA3NTU4XSAKWyAgIDQ2LjAxODUzNF0gIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dl
dHRpbWUgZm9yIGNsb2NrIENMT0NLX0JPT1RUSU1FX0FMQVJNICg5KS4uLgpbICAgNDYuMDE4NTM1
XSAKWyAgIDQ2LjAyOTIwMF0gIyAJMzguMDU3NDQ5ODYzIDM4LjA1NzQ1MDM2MCAzOC4wNTc0NTA4
NDgKWyAgIDQ2LjAyOTIwMV0gClsgICA0Ni4wMzc5ODRdICMgW1JVTl0JVGVzdGluZyBjbG9ja19n
ZXR0aW1lIGZvciBjbG9jayBDTE9DS19TR0lfQ1lDTEUgKDEwKS4uLgpbICAgNDYuMDM3OTg1XSAK
WyAgIDQ2LjA0Nzk2Nl0gIyBbT0tdCU5vIHN1Y2ggY2xvY2suClsgICA0Ni4wNDc5NjddIApbICAg
NDYuMDU0OTg0XSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tf
VEFJICgxMSkuLi4KWyAgIDQ2LjA1NDk4NV0gClsgICA0Ni4wNjUyMzVdICMgCTE1OTI3MDMyNDMu
ODc0MzAwNTg3IDE1OTI3MDMyNDMuODc0MzAwOTQzIDE1OTI3MDMyNDMuODc0MzAxMDgxClsgICA0
Ni4wNjUyMzZdIApbICAgNDYuMDc2MTQ4XSAjIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBm
b3IgY2xvY2sgaW52YWxpZCAoLTEpLi4uClsgICA0Ni4wNzYxNDldIApbICAgNDYuMDg1NDYwXSAj
IFtPS10JTm8gc3VjaCBjbG9jay4KWyAgIDQ2LjA4NTQ2MV0gClsgICA0Ni4wOTI2MjNdICMgW1JV
Tl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBpbnZhbGlkICgtMjE0NzQ4MzY0OCku
Li4KWyAgIDQ2LjA5MjYyNF0gClsgICA0Ni4xMDI4NjJdICMgW09LXQlObyBzdWNoIGNsb2NrLgpb
ICAgNDYuMTAyODYzXSAKWyAgIDQ2LjExMDEyNV0gIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRp
bWUgZm9yIGNsb2NrIGludmFsaWQgKDIxNDc0ODM2NDcpLi4uClsgICA0Ni4xMTAxMjZdIApbICAg
NDYuMTIwMTk3XSAjIFtPS10JTm8gc3VjaCBjbG9jay4KWyAgIDQ2LjEyMDE5N10gClsgICA0Ni4x
MjY4MjddICMgW1JVTl0JVGVzdGluZyBnZXR0aW1lb2ZkYXkuLi4KWyAgIDQ2LjEyNjgyOF0gClsg
ICA0Ni4xMzQ3NTZdICMgCTE1OTI3MDMyNDMuODc0MzA1IDE1OTI3MDMyNDMuODc0MzA1IDE1OTI3
MDMyNDMuODc0MzA1ClsgICA0Ni4xMzQ3NTZdIApbICAgNDYuMTQ0ODEyXSAjIFtPS10JdGltZXpv
bmVzIG1hdGNoOiBtaW51dGVzd2VzdD0tNDgwLCBkc3R0aW1lPTAKWyAgIDQ2LjE0NDgxM10gClsg
ICA0Ni4xNTM4OTNdICMgW1JVTl0JVGVzdGluZyBnZXRjcHUuLi4KWyAgIDQ2LjE1Mzg5NF0gClsg
ICA0Ni4xNjE4NzJdICMgW09LXQlDUFUgMDogc3lzY2FsbDogY3B1IDAsIG5vZGUgMCB2ZHNvOiBj
cHUgMCwgbm9kZSAwIHZzeXNjYWxsOiBjcHUgMCwgbm9kZSAwClsgICA0Ni4xNjE4NzNdIApbICAg
NDYuMTc0NDc1XSAjIFtPS10JQ1BVIDE6IHN5c2NhbGw6IGNwdSAxLCBub2RlIDAgdmRzbzogY3B1
IDEsIG5vZGUgMCB2c3lzY2FsbDogY3B1IDEsIG5vZGUgMApbICAgNDYuMTc0NDc1XSAKWyAgIDQ2
LjE4NzA2M10gIyBbT0tdCUNQVSAyOiBzeXNjYWxsOiBjcHUgMiwgbm9kZSAwIHZkc286IGNwdSAy
LCBub2RlIDAgdnN5c2NhbGw6IGNwdSAyLCBub2RlIDAKWyAgIDQ2LjE4NzA2NF0gClsgICA0Ni4x
OTk4NDNdICMgW09LXQlDUFUgMzogc3lzY2FsbDogY3B1IDMsIG5vZGUgMCB2ZHNvOiBjcHUgMywg
bm9kZSAwIHZzeXNjYWxsOiBjcHUgMywgbm9kZSAwClsgICA0Ni4xOTk4NDNdIApbICAgNDYuMjEy
NDk4XSAjIFtPS10JQ1BVIDQ6IHN5c2NhbGw6IGNwdSA0LCBub2RlIDAgdmRzbzogY3B1IDQsIG5v
ZGUgMCB2c3lzY2FsbDogY3B1IDQsIG5vZGUgMApbICAgNDYuMjEyNDk5XSAKWyAgIDQ2LjIyNTE4
N10gIyBbT0tdCUNQVSA1OiBzeXNjYWxsOiBjcHUgNSwgbm9kZSAwIHZkc286IGNwdSA1LCBub2Rl
IDAgdnN5c2NhbGw6IGNwdSA1LCBub2RlIDAKWyAgIDQ2LjIyNTE4N10gClsgICA0Ni4yMzc4ODNd
ICMgW09LXQlDUFUgNjogc3lzY2FsbDogY3B1IDYsIG5vZGUgMCB2ZHNvOiBjcHUgNiwgbm9kZSAw
IHZzeXNjYWxsOiBjcHUgNiwgbm9kZSAwClsgICA0Ni4yMzc4ODRdIApbICAgNDYuMjUwNjEzXSAj
IFtPS10JQ1BVIDc6IHN5c2NhbGw6IGNwdSA3LCBub2RlIDAgdmRzbzogY3B1IDcsIG5vZGUgMCB2
c3lzY2FsbDogY3B1IDcsIG5vZGUgMApbICAgNDYuMjUwNjE0XSAKWyAgIDQ2LjI2MjUwN10gb2sg
MzIgc2VsZnRlc3RzOiB4ODY6IHRlc3RfdmRzb182NApbICAgNDYuMjYyNTA4XSAKWyAgIDQ2LjI3
MDQyOF0gIyBzZWxmdGVzdHM6IHg4NjogdGVzdF92c3lzY2FsbF82NApbICAgNDYuMjcwNDI5XSAK
WyAgIDQ2LjI3OTUzNV0gIyAJdnN5c2NhbGwgbWFwOiBmZmZmZmZmZmZmNjAwMDAwLWZmZmZmZmZm
ZmY2MDEwMDAgci14cCAwMDAwMDAwMCAwMDowMCAwICAgICAgICAgICAgICAgICAgW3ZzeXNjYWxs
XQpbICAgNDYuMjc5NTM2XSAKWyAgIDQ2LjI5MzA3MF0gIyAJdnN5c2NhbGwgcGVybWlzc2lvbnMg
YXJlIHIteApbICAgNDYuMjkzMDcxXSAKWyAgIDQ2LjMwMDc4OF0gIyBbUlVOXQl0ZXN0IGdldHRp
bWVvZmRheSgpClsgICA0Ni4zMDA3ODldIApbICAgNDYuMzA4MTk4XSAjIAl2RFNPIHRpbWUgb2Zm
c2V0czogMC4wMDAwMDIgMC4wMDAwMDEKWyAgIDQ2LjMwODE5OV0gClsgICA0Ni4zMTY2NDldICMg
W09LXQl2RFNPIGdldHRpbWVvZmRheSgpJ3MgdGltZXZhbCB3YXMgb2theQpbICAgNDYuMzE2NjYz
XSAKWyAgIDQ2LjMyNTU2N10gIyAJdnN5c2NhbGwgdGltZSBvZmZzZXRzOiAwLjAwMDAwMyAwLjAw
MDAwMApbICAgNDYuMzI1NTY4XSAKWyAgIDQ2LjMzNDQxOV0gIyBbT0tdCXZzeXNjYWxsIGdldHRp
bWVvZmRheSgpJ3MgdGltZXZhbCB3YXMgb2theQpbICAgNDYuMzM0NDIwXSAKWyAgIDQ2LjM0MzM4
OF0gIyBbUlVOXQl0ZXN0IHRpbWUoKQpbICAgNDYuMzQzMzg5XSAKWyAgIDQ2LjM0OTgwMl0gIyBb
T0tdCXZEU08gdGltZSgpIGlzIG9rYXkKWyAgIDQ2LjM0OTgwM10gClsgICA0Ni4zNTcwNjBdICMg
W09LXQl2c3lzY2FsbCB0aW1lKCkgaXMgb2theQpbICAgNDYuMzU3MDYxXSAKWyAgIDQ2LjM2NDQy
MF0gIyBbUlVOXQlnZXRjcHUoKSBvbiBDUFUgMApbICAgNDYuMzY0NDIxXSAKWyAgIDQ2LjM3MTQx
N10gIyBbT0tdCXZEU08gcmVwb3J0ZWQgY29ycmVjdCBDUFUKWyAgIDQ2LjM3MTQxOF0gClsgICA0
Ni4zNzg5NjhdICMgW09LXQl2RFNPIHJlcG9ydGVkIGNvcnJlY3Qgbm9kZQpbICAgNDYuMzc4OTY5
XSAKWyAgIDQ2LjM4NjY4NF0gIyBbT0tdCXZzeXNjYWxsIHJlcG9ydGVkIGNvcnJlY3QgQ1BVClsg
ICA0Ni4zODY2ODVdIApbICAgNDYuMzk0Njg2XSAjIFtPS10JdnN5c2NhbGwgcmVwb3J0ZWQgY29y
cmVjdCBub2RlClsgICA0Ni4zOTQ2ODddIApbICAgNDYuNDAyNTk3XSAjIFtSVU5dCWdldGNwdSgp
IG9uIENQVSAxClsgICA0Ni40MDI2MTRdIApbICAgNDYuNDA5NTM4XSAjIFtPS10JdkRTTyByZXBv
cnRlZCBjb3JyZWN0IENQVQpbICAgNDYuNDA5NTM5XSAKWyAgIDQ2LjQxNzEwOF0gIyBbT0tdCXZE
U08gcmVwb3J0ZWQgY29ycmVjdCBub2RlClsgICA0Ni40MTcxMDhdIApbICAgNDYuNDI0OTA4XSAj
IFtPS10JdnN5c2NhbGwgcmVwb3J0ZWQgY29ycmVjdCBDUFUKWyAgIDQ2LjQyNDkwOV0gClsgICA0
Ni40MzMwMDRdICMgW09LXQl2c3lzY2FsbCByZXBvcnRlZCBjb3JyZWN0IG5vZGUKWyAgIDQ2LjQz
MzAwNV0gClsgICA0Ni40NDEyMzZdICMgW1JVTl0JQ2hlY2tpbmcgcmVhZCBhY2Nlc3MgdG8gdGhl
IHZzeXNjYWxsIHBhZ2UKWyAgIDQ2LjQ0MTIzN10gClsgICA0Ni40NTAxNDJdICMgW09LXQlXZSBo
YXZlIHJlYWQgYWNjZXNzClsgICA0Ni40NTAxNDNdIApbICAgNDYuNDU3MzQyXSAjIFtSVU5dCXBy
b2Nlc3Nfdm1fcmVhZHYoKSBmcm9tIHZzeXNjYWxsIHBhZ2UKWyAgIDQ2LjQ1NzM0M10gClsgICA0
Ni40NjYwNDldICMgW09LXQlJdCB3b3JrZWQgYW5kIHJlYWQgY29ycmVjdCBkYXRhClsgICA0Ni40
NjYwNTBdIApbICAgNDYuNDc0MjE0XSAjIFtSVU5dCWNoZWNraW5nIHRoYXQgdnN5c2NhbGxzIGFy
ZSBlbXVsYXRlZApbICAgNDYuNDc0MjE0XSAKWyAgIDQ2LjQ4MzMwNl0gIyBbT0tdCXZzeXNjYWxs
cyBhcmUgZW11bGF0ZWQgKDEgaW5zdHJ1Y3Rpb25zIGluIHZzeXNjYWxsIHBhZ2UpClsgICA0Ni40
ODMzMDZdIApbICAgNDYuNDkzNTkxXSBvayAzMyBzZWxmdGVzdHM6IHg4NjogdGVzdF92c3lzY2Fs
bF82NApbICAgNDYuNDkzNTkyXSAKWyAgIDQ2LjUwMTU4OV0gIyBzZWxmdGVzdHM6IHg4NjogbW92
X3NzX3RyYXBfNjQKWyAgIDQ2LjUwMTU5MF0gClsgICA0Ni41MDg5MjFdICMgCVNTID0gMHgyYiwg
JlNTID0gMHgweDYwNDE4OApbICAgNDYuNTA4OTIyXSAKWyAgIDQ2LjUxNjA3OF0gIyAJUFJfU0VU
X1BUUkFDRVJfQU5ZIHN1Y2NlZWRlZApbICAgNDYuNTE2MDc5XSAKWyAgIDQ2LjUyMzEyNl0gIyAJ
U2V0IHVwIGEgd2F0Y2hwb2ludApbICAgNDYuNTIzMTI3XSAKWyAgIDQ2LjUyOTgwNF0gIyAJRFIw
ID0gNjA0MTg4LCBEUjEgPSA0MDBhMTMsIERSNyA9IDcwMDBhClsgICA0Ni41Mjk4MDVdIApbICAg
NDYuNTM3OTk0XSAjIAlTUyA9IDB4MmIsICZTUyA9IDB4MHg2MDQxODgKWyAgIDQ2LjUzNzk5NV0g
ClsgICA0Ni41NDUxMzFdICMgCVBSX1NFVF9QVFJBQ0VSX0FOWSBzdWNjZWVkZWQKWyAgIDQ2LjU0
NTEzMl0gClsgICA0Ni41NTIyMDddICMgCVNldCB1cCBhIHdhdGNocG9pbnQKWyAgIDQ2LjU1MjIw
OF0gClsgICA0Ni41NTkxMTZdICMgW1JVTl0JUmVhZCBmcm9tIHdhdGNoZWQgbWVtb3J5IChzaG91
bGQgZ2V0IFNJR1RSQVApClsgICA0Ni41NTkxMTZdIApbICAgNDYuNTY4MzczXSAjIAlHb3QgU0lH
VFJBUCB3aXRoIFJJUD00MDA4YzgsIEVGTEFHUy5SRj0wClsgICA0Ni41NjgzNzRdIApbICAgNDYu
NTc2MzU2XSAjIFtSVU5dCU1PViBTUzsgSU5UMwpbICAgNDYuNTc2MzU3XSAKWyAgIDQ2LjU4Mjg2
OV0gIyAJR290IFNJR1RSQVAgd2l0aCBSSVA9NDAwOGRiLCBFRkxBR1MuUkY9MApbICAgNDYuNTgy
ODcwXSAKWyAgIDQ2LjU5MDkxM10gIyBbUlVOXQlNT1YgU1M7IElOVCAzClsgICA0Ni41OTA5MTRd
IApbICAgNDYuNTk3NDg5XSAjIAlHb3QgU0lHVFJBUCB3aXRoIFJJUD00MDA4ZWYsIEVGTEFHUy5S
Rj0wClsgICA0Ni41OTc0ODldIApbICAgNDYuNjA1Njk0XSAjIFtSVU5dCU1PViBTUzsgQ1MgQ1Mg
SU5UMwpbICAgNDYuNjA1Njk1XSAKWyAgIDQ2LjYxMjc3MV0gIyAJR290IFNJR1RSQVAgd2l0aCBS
SVA9NDAwOTA0LCBFRkxBR1MuUkY9MApbICAgNDYuNjEyNzcxXSAKWyAgIDQ2LjYyMDk2NF0gIyBb
UlVOXQlNT1YgU1M7IENTeDE0IElOVDMKWyAgIDQ2LjYyMDk2NV0gClsgICA0Ni42MjgwNDJdICMg
CUdvdCBTSUdUUkFQIHdpdGggUklQPTQwMDkyNSwgRUZMQUdTLlJGPTAKWyAgIDQ2LjYyODA0M10g
ClsgICA0Ni42MzYxNDNdICMgW1JVTl0JTU9WIFNTOyBJTlQgNApbICAgNDYuNjM2MTQ0XSAKWyAg
IDQ2LjY0MjQ4Nl0gIyAJR290IFNJR1NFR1Ygd2l0aCBSSVA9NDAwOTRmClsgICA0Ni42NDI0ODdd
IApbICAgNDYuNjQ5NTA4XSAjIFtSVU5dCU1PViBTUzsgSUNFQlAKWyAgIDQ2LjY0OTUwOV0gClsg
ICA0Ni42NTYwMjhdICMgCUdvdCBTSUdUUkFQIHdpdGggUklQPTQwMGNhMywgRUZMQUdTLlJGPTAK
WyAgIDQ2LjY1NjAyOF0gClsgICA0Ni42NjQwNTFdICMgW1JVTl0JTU9WIFNTOyBDTEkKWyAgIDQ2
LjY2NDA1Ml0gClsgICA0Ni42NzAyNTFdICMgCUdvdCBTSUdTRUdWIHdpdGggUklQPTQwMGM3NApb
ICAgNDYuNjcwMjUyXSAKWyAgIDQ2LjY3NzIyMF0gIyBbUlVOXQlNT1YgU1M7ICNQRgpbICAgNDYu
Njc3MjIxXSAKWyAgIDQ2LjY4MzQwMF0gIyAJR290IFNJR1NFR1Ygd2l0aCBSSVA9NDAwYzNmClsg
ICA0Ni42ODM0MDFdIApbICAgNDYuNjkwMzg0XSAjIFtSVU5dCU1PViBTUzsgSU5UIDEKWyAgIDQ2
LjY5MDM4NV0gClsgICA0Ni42OTY3NjNdICMgCUdvdCBTSUdTRUdWIHdpdGggUklQPTQwMGMxMApb
ICAgNDYuNjk2NzY0XSAKWyAgIDQ2LjcwMzcwNl0gIyBbUlVOXQlNT1YgU1M7IFNZU0NBTEwKWyAg
IDQ2LjcwMzcwN10gClsgICA0Ni43MTAwOThdICMgW1JVTl0JTU9WIFNTOyBicmVha3BvaW50ZWQg
Tk9QClsgICA0Ni43MTAwOTldIApbICAgNDYuNzE3NjIwXSAjIAlHb3QgU0lHVFJBUCB3aXRoIFJJ
UD00MDBhMTQsIEVGTEFHUy5SRj0wClsgICA0Ni43MTc2MjFdIApbICAgNDYuNzI1NTg1XSAjIFtS
VU5dCU1PViBTUzsgU1lTRU5URVIKWyAgIDQ2LjcyNTU4Nl0gClsgICA0Ni43MzIwNjhdICMgCUdv
dCBTSUdTRUdWIHdpdGggUklQPWUyOWJkNTY5ClsgICA0Ni43MzIwNjldIApbICAgNDYuNzM5MTA2
XSAjIFtSVU5dCU1PViBTUzsgSU5UICQweDgwClsgICA0Ni43MzkxMDddIApbICAgNDYuNzQ1NDM2
XSAjIFtPS10JSSBhdGVuJ3QgZGVhZApbICAgNDYuNzQ1NDM3XSAKWyAgIDQ2Ljc1MTcwM10gb2sg
MzQgc2VsZnRlc3RzOiB4ODY6IG1vdl9zc190cmFwXzY0ClsgICA0Ni43NTE3MDRdIApbICAgNDYu
NzU5MzI2XSAjIHNlbGZ0ZXN0czogeDg2OiBzeXNjYWxsX2FyZ19mYXVsdF82NApbICAgNDYuNzU5
MzI3XSAKWyAgIDQ2Ljc2NzEwMF0gIyBbUlVOXQlTWVNFTlRFUiB3aXRoIGludmFsaWQgc3RhdGUK
WyAgIDQ2Ljc2NzEwMV0gClsgICA0Ni43NzQzMjVdICMgW09LXQlTZWVtcyBva2F5ClsgICA0Ni43
NzQzMjVdIApbICAgNDYuNzgwMjUyXSAjIFtSVU5dCVNZU0NBTEwgd2l0aCBpbnZhbGlkIHN0YXRl
ClsgICA0Ni43ODAyNTJdIApbICAgNDYuNzg3NzQzXSAjIFtPS10JU1lTQ0FMTCByZXR1cm5lZCBu
b3JtYWxseQpbICAgNDYuNzg3NzQ0XSAKWyAgIDQ2Ljc5NTEzOV0gIyBbUlVOXQlTWVNFTlRFUiB3
aXRoIFRGIGFuZCBpbnZhbGlkIHN0YXRlClsgICA0Ni43OTUxNDBdIApbICAgNDYuODAzMDQwXSAj
IFtPS10JU2VlbXMgb2theQpbICAgNDYuODAzMDQxXSAKWyAgIDQ2LjgwOTA5NF0gIyBbUlVOXQlT
WVNDQUxMIHdpdGggVEYgYW5kIGludmFsaWQgc3RhdGUKWyAgIDQ2LjgwOTA5NF0gClsgICA0Ni44
MTcwNDFdICMgW09LXQlTWVNDQUxMIHJldHVybmVkIG5vcm1hbGx5ClsgICA0Ni44MTcwNDJdIApb
ICAgNDYuODI0Mzk5XSBvayAzNSBzZWxmdGVzdHM6IHg4Njogc3lzY2FsbF9hcmdfZmF1bHRfNjQK
WyAgIDQ2LjgyNDM5OV0gClsgICA0Ni44MzIzODldICMgc2VsZnRlc3RzOiB4ODY6IGZzZ3NiYXNl
XzY0ClsgICA0Ni44MzIzODldIApbICAgNDYuODM5NDU5XSAjIAlGU0dTQkFTRSBpbnN0cnVjdGlv
bnMgYXJlIGRpc2FibGVkClsgICA0Ni44Mzk0NjBdIApbICAgNDYuODQ3MDA3XSAjIFtSVU5dCUFS
Q0hfU0VUX0dTIHRvIDB4MApbICAgNDYuODQ3MDA4XSAKWyAgIDQ2Ljg1NDAzMV0gIyBbT0tdCUdT
QkFTRSB3YXMgc2V0IGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApClsgICA0Ni44NTQwMzFdIApb
ICAgNDYuODYzMDM3XSAjIFtPS10JQVJDSF9HRVRfR1Mgd29ya2VkIGFzIGV4cGVjdGVkIChzZWxl
Y3RvciAweDApClsgICA0Ni44NjMwMzddIApbICAgNDYuODcxODgyXSAjIFtSVU5dCUFSQ0hfU0VU
X0dTIHRvIDB4MQpbICAgNDYuODcxODgzXSAKWyAgIDQ2Ljg3ODk4NF0gIyBbT0tdCUdTQkFTRSB3
YXMgc2V0IGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApClsgICA0Ni44Nzg5ODVdIApbICAgNDYu
ODg4MDI4XSAjIFtPS10JQVJDSF9HRVRfR1Mgd29ya2VkIGFzIGV4cGVjdGVkIChzZWxlY3RvciAw
eDApClsgICA0Ni44ODgwMjldIApbICAgNDYuODk3MDEwXSAjIFtSVU5dCUFSQ0hfU0VUX0dTIHRv
IDB4MjAwMDAwMDAwClsgICA0Ni44OTcwMTFdIApbICAgNDYuOTA0ODQ3XSAjIFtPS10JR1NCQVNF
IHdhcyBzZXQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9yIDB4MCkKWyAgIDQ2LjkwNDg0OF0gClsgICA0
Ni45MTM5MzBdICMgW09LXQlBUkNIX0dFVF9HUyB3b3JrZWQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9y
IDB4MCkKWyAgIDQ2LjkxMzkzMV0gClsgICA0Ni45MjI4MzddICMgW1JVTl0JQVJDSF9TRVRfR1Mg
dG8gMHgwClsgICA0Ni45MjI4MzhdIApbICAgNDYuOTI5OTk0XSAjIFtPS10JR1NCQVNFIHdhcyBz
ZXQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9yIDB4MCkKWyAgIDQ2LjkyOTk5NV0gClsgICA0Ni45Mzkx
NTZdICMgW09LXQlBUkNIX0dFVF9HUyB3b3JrZWQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9yIDB4MCkK
WyAgIDQ2LjkzOTE1N10gClsgICA0Ni45NDgxNjVdICMgW1JVTl0JQVJDSF9TRVRfR1MgdG8gMHgy
MDAwMDAwMDAKWyAgIDQ2Ljk0ODE2NV0gClsgICA0Ni45NTYxMTZdICMgW09LXQlHU0JBU0Ugd2Fz
IHNldCBhcyBleHBlY3RlZCAoc2VsZWN0b3IgMHgwKQpbICAgNDYuOTU2MTE3XSAKWyAgIDQ2Ljk2
NTE2NF0gIyBbT0tdCUFSQ0hfR0VUX0dTIHdvcmtlZCBhcyBleHBlY3RlZCAoc2VsZWN0b3IgMHgw
KQpbICAgNDYuOTY1MTY1XSAKWyAgIDQ2Ljk3NDA5MV0gIyBbUlVOXQlBUkNIX1NFVF9HUyB0byAw
eDEKWyAgIDQ2Ljk3NDA5Ml0gClsgICA0Ni45ODExNTFdICMgW09LXQlHU0JBU0Ugd2FzIHNldCBh
cyBleHBlY3RlZCAoc2VsZWN0b3IgMHgwKQpbICAgNDYuOTgxMTUxXSAKWyAgIDQ2Ljk5MDI1OF0g
IyBbT0tdCUFSQ0hfR0VUX0dTIHdvcmtlZCBhcyBleHBlY3RlZCAoc2VsZWN0b3IgMHgwKQpbICAg
NDYuOTkwMjU5XSAKWyAgIDQ2Ljk5OTYyMl0gIyBbUlVOXQlBUkNIX1NFVF9HUyB0byAweDAgdGhl
biBtb3YgMCB0byAlZ3MKWyAgIDQ2Ljk5OTYyM10gClsgICA0Ny4wMDc4MDBdICMgW09LXQlHU0JB
U0UgaXMgMHgwClsgICA0Ny4wMDc4MDFdIApbICAgNDcuMDE0MzQwXSAjIFtSVU5dCUFSQ0hfU0VU
X0dTIHRvIDB4MSB0aGVuIG1vdiAwIHRvICVncwpbICAgNDcuMDE0MzQxXSAKWyAgIDQ3LjAyMjUy
N10gIyBbT0tdCUdTQkFTRSBpcyAweDAKWyAgIDQ3LjAyMjUyOF0gClsgICA0Ny4wMjkxNDldICMg
W1JVTl0JQVJDSF9TRVRfR1MgdG8gMHgyMDAwMDAwMDAgdGhlbiBtb3YgMCB0byAlZ3MKWyAgIDQ3
LjAyOTE1MF0gClsgICA0Ny4wMzc5OTddICMgW09LXQlHU0JBU0UgaXMgMHgwClsgICA0Ny4wMzc5
OTddIApbICAgNDcuMDQ0NzkzXSAjIFtSVU5dCUFSQ0hfU0VUX0dTIHRvIDB4MCB0aGVuIG1vdiAw
IHRvICVncyBhbmQgc2NoZWR1bGUgClsgICA0Ny4wNDQ3OTRdIApbICAgNDcuMDU0MTY0XSAjIFtP
S10JR1NCQVNFIGlzIDB4MApbICAgNDcuMDU0MTY1XSAKWyAgIDQ3LjA2MDk3MV0gIyBbUlVOXQlB
UkNIX1NFVF9HUyB0byAweDEgdGhlbiBtb3YgMCB0byAlZ3MgYW5kIHNjaGVkdWxlIApbICAgNDcu
MDYwOTcyXSAKWyAgIDQ3LjA3MDM2Ml0gIyBbT0tdCUdTQkFTRSBpcyAweDAKWyAgIDQ3LjA3MDM2
M10gClsgICA0Ny4wNzczOTRdICMgW1JVTl0JQVJDSF9TRVRfR1MgdG8gMHgyMDAwMDAwMDAgdGhl
biBtb3YgMCB0byAlZ3MgYW5kIHNjaGVkdWxlIApbICAgNDcuMDc3Mzk1XSAKWyAgIDQ3LjA4NzQ2
OV0gIyBbT0tdCUdTQkFTRSBpcyAweDAKWyAgIDQ3LjA4NzQ2OV0gClsgICA0Ny4wOTQxMjJdICMg
W1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDAKWyAgIDQ3LjA5NDEy
M10gClsgICA0Ny4xMDMwNzZdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSAtLSBz
ZWwgaXMgMHgwClsgICA0Ny4xMDMwNzddIApbICAgNDcuMTExODU5XSAjIFtPS10JR1MvQkFTRSBy
ZW1haW5lZCAweDAvMHgwClsgICA0Ny4xMTE4NTldIApbICAgNDcuMTE5NDIxXSAjIFtSVU5dCUFS
Q0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwClsgICA0Ny4xMTk0MjJdIApbICAg
NDcuMTI4MTg3XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKWyAgIDQ3
LjEyODE4OF0gClsgICA0Ny4xMzY0NTRdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgw
KSAtLSBzZWwgaXMgMHgwClsgICA0Ny4xMzY0NTVdIApbICAgNDcuMTQ1MTU0XSAjIFtPS10JR1Mv
QkFTRSByZW1haW5lZCAweDEvMHgwClsgICA0Ny4xNDUxNTRdIApbICAgNDcuMTUyOTA1XSAjIFtS
VU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwClsgICA0Ny4xNTI5MDVd
IApbICAgNDcuMTYxODA5XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDIK
WyAgIDQ3LjE2MTgxMF0gClsgICA0Ny4xNzAxMThdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRf
R1MoMHgwKSAtLSBzZWwgaXMgMHgwClsgICA0Ny4xNzAxMTldIApbICAgNDcuMTc4ODU5XSAjIFtP
S10JR1MvQkFTRSByZW1haW5lZCAweDIvMHgwClsgICA0Ny4xNzg4NjBdIApbICAgNDcuMTg2Mzcx
XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwClsgICA0Ny4x
ODYzNzJdIApbICAgNDcuMTk1MTIwXSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0
byAweDMKWyAgIDQ3LjE5NTEyMV0gClsgICA0Ny4yMDMzNzVdICMgCW90aGVyIHRocmVhZDogQVJD
SF9TRVRfR1MoMHgwKSAtLSBzZWwgaXMgMHgwClsgICA0Ny4yMDMzNzZdIApbICAgNDcuMjEyMDMz
XSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDMvMHgwClsgICA0Ny4yMTIwMzRdIApbICAgNDcu
MjE5NTcwXSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwClsg
ICA0Ny4yMTk1NzFdIApbICAgNDcuMjI4MjUxXSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxl
Y3RvciB0byAweDJiClsgICA0Ny4yMjgyNTJdIApbICAgNDcuMjM2NTE5XSAjIAlvdGhlciB0aHJl
YWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MApbICAgNDcuMjM2NTIwXSAKWyAgIDQ3
LjI0NTE1N10gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKWyAgIDQ3LjI0NTE1OF0g
ClsgICA0Ny4yNTMwMzRdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0
byAweGExZmE1ZjM0M2NiODVmYTQKWyAgIDQ3LjI1MzAzNV0gClsgICA0Ny4yNjM0MjNdICMgCW90
aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MApb
ICAgNDcuMjYzNDIzXSAKWyAgIDQ3LjI3MzIwOF0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgw
LzB4MApbICAgNDcuMjczMjA5XSAKWyAgIDQ3LjI4MDk4MV0gIyBbUlVOXQlBUkNIX1NFVF9HUygw
eDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNApbICAgNDcuMjgwOTgxXSAK
WyAgIDQ3LjI5MDk4OV0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxClsg
ICA0Ny4yOTA5OTBdIApbICAgNDcuMjk5NDQzXSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dT
KDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKWyAgIDQ3LjI5OTQ0NF0gClsgICA0Ny4z
MDkyMjFdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAKWyAgIDQ3LjMwOTIyMl0gClsg
ICA0Ny4zMTcwNzFdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAw
eGExZmE1ZjM0M2NiODVmYTQKWyAgIDQ3LjMxNzA3Ml0gClsgICA0Ny4zMjcxMjBdICMgCUJlZm9y
ZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgpbICAgNDcuMzI3MTIxXSAKWyAgIDQ3LjMz
NTc2NV0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncyAtLSBz
ZWwgaXMgMHgwClsgICA0Ny4zMzU3NjZdIApbICAgNDcuMzQ1Njc4XSAjIFtPS10JR1MvQkFTRSBy
ZW1haW5lZCAweDIvMHgwClsgICA0Ny4zNDU2NzldIApbICAgNDcuMzUzNTE4XSAjIFtSVU5dCUFS
Q0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0ClsgICA0
Ny4zNTM1MThdIApbICAgNDcuMzYzNjM1XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3Rv
ciB0byAweDMKWyAgIDQ3LjM2MzYzNl0gClsgICA0Ny4zNzIyMjBdICMgCW90aGVyIHRocmVhZDog
QVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MApbICAgNDcuMzcyMjIx
XSAKWyAgIDQ3LjM4MjEwNV0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4MApbICAgNDcu
MzgyMTA2XSAKWyAgIDQ3LjM4OTk4M10gIyBbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNj
aGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNApbICAgNDcuMzg5OTgzXSAKWyAgIDQ3LjQwMDEw
M10gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgpbICAgNDcuNDAwMTA0
XSAKWyAgIDQ3LjQwODgwM10gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBj
bGVhciBncyAtLSBzZWwgaXMgMHgwClsgICA0Ny40MDg4MDRdIApbICAgNDcuNDE4Nzg3XSAjIFtP
S10JR1MvQkFTRSByZW1haW5lZCAweDJiLzB4MApbICAgNDcuNDE4Nzg4XSAKWyAgIDQ3LjQyNjQ0
NF0gIyBbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQpbICAgNDcu
NDI2NDQ0XSAKWyAgIDQ3LjQzNTM1OF0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEp
IC0tIHNlbCBpcyAweDAKWyAgIDQ3LjQzNTM1OV0gClsgICA0Ny40NDQwOTldICMgW09LXQlHUy9C
QVNFIHJlbWFpbmVkIDB4MC8weDAKWyAgIDQ3LjQ0NDEwMF0gClsgICA0Ny40NTE4MDddICMgW1JV
Tl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKWyAgIDQ3LjQ1MTgwOF0g
ClsgICA0Ny40NjA3NjRdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MQpb
ICAgNDcuNDYwNzY1XSAKWyAgIDQ3LjQ2OTEyMF0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9H
UygweDEpIC0tIHNlbCBpcyAweDAKWyAgIDQ3LjQ2OTEyMV0gClsgICA0Ny40Nzc4OTZdICMgW09L
XQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAKWyAgIDQ3LjQ3Nzg5N10gClsgICA0Ny40ODU0Nzdd
ICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKWyAgIDQ3LjQ4
NTQ3OF0gClsgICA0Ny40OTQyNzRdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRv
IDB4MgpbICAgNDcuNDk0Mjc1XSAKWyAgIDQ3LjUwMjU4M10gIyAJb3RoZXIgdGhyZWFkOiBBUkNI
X1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKWyAgIDQ3LjUwMjU4NF0gClsgICA0Ny41MTEzMzhd
ICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKWyAgIDQ3LjUxMTMzOV0gClsgICA0Ny41
MTkxMzZdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKWyAg
IDQ3LjUxOTEzN10gClsgICA0Ny41Mjc5MTVdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVj
dG9yIHRvIDB4MwpbICAgNDcuNTI3OTE2XSAKWyAgIDQ3LjUzNjIyN10gIyAJb3RoZXIgdGhyZWFk
OiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKWyAgIDQ3LjUzNjIyOF0gClsgICA0Ny41
NDQ5NDJdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAKWyAgIDQ3LjU0NDk0M10gClsg
ICA0Ny41NTI0ODJdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAw
eDEKWyAgIDQ3LjU1MjQ4M10gClsgICA0Ny41NjEyMjVdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0
IHNlbGVjdG9yIHRvIDB4MmIKWyAgIDQ3LjU2MTIyNl0gClsgICA0Ny41Njk3MzVdICMgCW90aGVy
IHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwClsgICA0Ny41Njk3MzZdIApb
ICAgNDcuNTc4NDY1XSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDJiLzB4MApbICAgNDcuNTc4
NDY2XSAKWyAgIDQ3LjU4NjI3NV0gIyBbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNjaGVk
dWxlIHRvIDB4MjAwMDAwMDAwClsgICA0Ny41ODYyNzZdIApbICAgNDcuNTk2MDI2XSAjIAlvdGhl
ciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwClsgICA0Ny41
OTYwMjddIApbICAgNDcuNjA1NDA1XSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDAvMHgwClsg
ICA0Ny42MDU0MDZdIApbICAgNDcuNjEzMTE2XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRo
ZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKWyAgIDQ3LjYxMzExN10gClsgICA0Ny42MjI1Mjld
ICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MQpbICAgNDcuNjIyNTMwXSAK
WyAgIDQ3LjYzMTAxNF0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkg
LS0gc2VsIGlzIDB4MApbICAgNDcuNjMxMDE1XSAKWyAgIDQ3LjY0MDM2NF0gIyBbT0tdCUdTL0JB
U0UgcmVtYWluZWQgMHgxLzB4MApbICAgNDcuNjQwMzY1XSAKWyAgIDQ3LjY0ODA1NV0gIyBbUlVO
XQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MjAwMDAwMDAwClsgICA0Ny42
NDgwNTddIApbICAgNDcuNjU3NDM4XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0
byAweDIKWyAgIDQ3LjY1NzQzOV0gClsgICA0Ny42NjU4ODFdICMgCW90aGVyIHRocmVhZDogQVJD
SF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKWyAgIDQ3LjY2NTg4Ml0gClsgICA0
Ny42NzUyNjddICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKWyAgIDQ3LjY3NTI2OF0g
ClsgICA0Ny42ODMxMTBdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0
byAweDIwMDAwMDAwMApbICAgNDcuNjgzMTExXSAKWyAgIDQ3LjY5MjY5M10gIyAJQmVmb3JlIHNj
aGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzClsgICA0Ny42OTI2OTRdIApbICAgNDcuNzAxMTk2
XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgw
ClsgICA0Ny43MDExOTddIApbICAgNDcuNzEwNTIyXSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAw
eDMvMHgwClsgICA0Ny43MTA1MjNdIApbICAgNDcuNzE4MjI0XSAjIFtSVU5dCUFSQ0hfU0VUX0dT
KDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKWyAgIDQ3LjcxODIyNF0gClsgICA0
Ny43Mjc3MjNdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MmIKWyAgIDQ3
LjcyNzcyNF0gClsgICA0Ny43MzYyNDBdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgy
MDAwMDAwMDApIC0tIHNlbCBpcyAweDAKWyAgIDQ3LjczNjI0MV0gClsgICA0Ny43NDU4MDJdICMg
W09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIvMHgwClsgICA0Ny43NDU4MDNdIApbICAgNDcuNzUz
NjQ4XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxl
IHRvIDB4MApbICAgNDcuNzUzNjQ5XSAKWyAgIDQ3Ljc2Mzc3N10gIyAJb3RoZXIgdGhyZWFkOiBB
UkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAKWyAgIDQ3Ljc2Mzc3N10gClsgICA0Ny43NzI1
MzZdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDAKWyAgIDQ3Ljc3MjUzN10gClsgICA0
Ny43ODAzNzJdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2No
ZWR1bGUgdG8gMHgwClsgICA0Ny43ODAzNzNdIApbICAgNDcuNzkwMjMzXSAjIAlCZWZvcmUgc2No
ZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKWyAgIDQ3Ljc5MDIzNF0gClsgICA0Ny43OTg1MDld
ICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSAtLSBzZWwgaXMgMHgwClsgICA0Ny43
OTg1MTBdIApbICAgNDcuODA3MTY0XSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwClsg
ICA0Ny44MDcxNjVdIApbICAgNDcuODE0OTgzXSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5k
IGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4MApbICAgNDcuODE0OTg0XSAKWyAgIDQ3Ljgy
NDk2MF0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyClsgICA0Ny44MjQ5
NjBdIApbICAgNDcuODMzMjQxXSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0g
c2VsIGlzIDB4MApbICAgNDcuODMzMjQyXSAKWyAgIDQ3Ljg0MjAxOF0gIyBbT0tdCUdTL0JBU0Ug
cmVtYWluZWQgMHgyLzB4MApbICAgNDcuODQyMDE5XSAKWyAgIDQ3Ljg0OTg5MF0gIyBbUlVOXQlB
UkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAweDAKWyAgIDQ3
Ljg0OTg5MV0gClsgICA0Ny44NTk5MTZdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9y
IHRvIDB4MwpbICAgNDcuODU5OTE3XSAKWyAgIDQ3Ljg2ODI1OF0gIyAJb3RoZXIgdGhyZWFkOiBB
UkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAKWyAgIDQ3Ljg2ODI1OV0gClsgICA0Ny44Nzcw
MTZdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAKWyAgIDQ3Ljg3NzAxNl0gClsgICA0
Ny44ODQ4MjRdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2No
ZWR1bGUgdG8gMHgwClsgICA0Ny44ODQ4MjVdIApbICAgNDcuODk0NzQ3XSAjIAlCZWZvcmUgc2No
ZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDJiClsgICA0Ny44OTQ3NDhdIApbICAgNDcuOTAzMjA3
XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MApbICAgNDcu
OTAzMjA4XSAKWyAgIDQ3LjkxMTkyNl0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAK
WyAgIDQ3LjkxMTkyN10gClsgICA0Ny45MjAyMDVdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBh
bmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0ClsgICA0Ny45
MjAyMDZdIApbICAgNDcuOTMxODc5XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkg
YW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKWyAgIDQ3LjkzMTg4MF0gClsgICA0Ny45NDE4MjNd
ICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDAKWyAgIDQ3Ljk0MTgyNF0gClsgICA0Ny45
NDk5ODBdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1
bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0ClsgICA0Ny45NDk5ODBdIApbICAgNDcuOTYxMjYxXSAj
IAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKWyAgIDQ3Ljk2MTI2Ml0gClsg
ICA0Ny45Njk5NTRdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIg
Z3MgLS0gc2VsIGlzIDB4MApbICAgNDcuOTY5OTU0XSAKWyAgIDQ3Ljk3OTkzNl0gIyBbT0tdCUdT
L0JBU0UgcmVtYWluZWQgMHgxLzB4MApbICAgNDcuOTc5OTM3XSAKWyAgIDQ3Ljk4ODA4OV0gIyBb
UlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAweGEx
ZmE1ZjM0M2NiODVmYTQKWyAgIDQ3Ljk4ODA5MF0gClsgICA0Ny45OTkyNjZdICMgCUJlZm9yZSBz
Y2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgpbICAgNDcuOTk5MjY3XSAKWyAgIDQ4LjAwNzc4
NV0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncyAtLSBzZWwg
aXMgMHgwClsgICA0OC4wMDc3ODZdIApbICAgNDguMDE3Nzk4XSAjIFtPS10JR1MvQkFTRSByZW1h
aW5lZCAweDIvMHgwClsgICA0OC4wMTc3OTldIApbICAgNDguMDI2MDMzXSAjIFtSVU5dCUFSQ0hf
U0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4
NWZhNApbICAgNDguMDI2MDM0XSAKWyAgIDQ4LjAzNzI4MV0gIyAJQmVmb3JlIHNjaGVkdWxlLCBz
ZXQgc2VsZWN0b3IgdG8gMHgzClsgICA0OC4wMzcyODJdIApbICAgNDguMDQ1OTAzXSAjIAlvdGhl
ciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKWyAg
IDQ4LjA0NTkwNF0gClsgICA0OC4wNTU4NzJdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8w
eDAKWyAgIDQ4LjA1NTg3M10gClsgICA0OC4wNjQxOTJdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgw
KSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0ClsgICA0
OC4wNjQxOTNdIApbICAgNDguMDc1NDg4XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3Rv
ciB0byAweDJiClsgICA0OC4wNzU0ODldIApbICAgNDguMDg0MTgyXSAjIAlvdGhlciB0aHJlYWQ6
IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKWyAgIDQ4LjA4NDE4
M10gClsgICA0OC4wOTQxMjJdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIvMHgwClsgICA0
OC4wOTQxMjNdIApbICAgNDguMTAyMTAzXSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNs
ZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQpbICAgNDguMTAyMTA0XSAKWyAgIDQ4LjExMjM0
N10gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKWyAgIDQ4
LjExMjM0OV0gClsgICA0OC4xMjExMjFdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDAK
WyAgIDQ4LjEyMTEyMl0gClsgICA0OC4xMjkwNDhdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBh
bmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgxClsgICA0OC4xMjkwNDldIApbICAgNDgu
MTM5MDk3XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKWyAgIDQ4LjEz
OTA5OF0gClsgICA0OC4xNDc0NzVdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAt
LSBzZWwgaXMgMHgwClsgICA0OC4xNDc0NzZdIApbICAgNDguMTU2MjY2XSAjIFtPS10JR1MvQkFT
RSByZW1haW5lZCAweDEvMHgwClsgICA0OC4xNTYyNjddIApbICAgNDguMTY0MjIxXSAjIFtSVU5d
CUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQpbICAg
NDguMTY0MjIxXSAKWyAgIDQ4LjE3NDI4OV0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0
b3IgdG8gMHgyClsgICA0OC4xNzQyOTBdIApbICAgNDguMTgyOTQwXSAjIAlvdGhlciB0aHJlYWQ6
IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MApbICAgNDguMTgyOTQxXSAKWyAgIDQ4LjE5
MTg1Ml0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MApbICAgNDguMTkxODUyXSAKWyAg
IDQ4LjE5OTgyN10gIyBbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBz
Y2hlZHVsZSB0byAweDEKWyAgIDQ4LjE5OTgyOF0gClsgICA0OC4yMDk4NDZdICMgCUJlZm9yZSBz
Y2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwpbICAgNDguMjA5ODQ3XSAKWyAgIDQ4LjIxODIw
OF0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKWyAgIDQ4
LjIxODIwOV0gClsgICA0OC4yMjY5OTVdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAK
WyAgIDQ4LjIyNjk5Nl0gClsgICA0OC4yMzQ4OTZdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBh
bmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgxClsgICA0OC4yMzQ4OTddIApbICAgNDgu
MjQ0OTgxXSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDJiClsgICA0OC4y
NDQ5ODJdIApbICAgNDguMjUzNDE0XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkg
LS0gc2VsIGlzIDB4MApbICAgNDguMjUzNDE0XSAKWyAgIDQ4LjI2MjE4Ml0gIyBbT0tdCUdTL0JB
U0UgcmVtYWluZWQgMHgyYi8weDAKWyAgIDQ4LjI2MjE4Ml0gClsgICA0OC4yNzAzNThdICMgW1JV
Tl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAw
MDAwMDAKWyAgIDQ4LjI3MDM1OV0gClsgICA0OC4yODEzMTFdICMgCW90aGVyIHRocmVhZDogQVJD
SF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKWyAgIDQ4LjI4MTMxMl0gClsgICA0
OC4yOTA4MTBdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDAKWyAgIDQ4LjI5MDgxMV0g
ClsgICA0OC4yOTg4MTBdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRo
ZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKWyAgIDQ4LjI5ODgxMF0gClsgICA0OC4zMDk0Mzhd
ICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MQpbICAgNDguMzA5NDM4XSAK
WyAgIDQ4LjMxNzk5NF0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkg
LS0gc2VsIGlzIDB4MApbICAgNDguMzE3OTk1XSAKWyAgIDQ4LjMyNzQzNF0gIyBbT0tdCUdTL0JB
U0UgcmVtYWluZWQgMHgxLzB4MApbICAgNDguMzI3NDM1XSAKWyAgIDQ4LjMzNTQ1Ml0gIyBbUlVO
XQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAw
MDAwMApbICAgNDguMzM1NDUyXSAKWyAgIDQ4LjM0NjEyNF0gIyAJQmVmb3JlIHNjaGVkdWxlLCBz
ZXQgc2VsZWN0b3IgdG8gMHgyClsgICA0OC4zNDYxMjRdIApbICAgNDguMzU0NjQwXSAjIAlvdGhl
ciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwClsgICA0OC4z
NTQ2NDFdIApbICAgNDguMzY0MTA1XSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDIvMHgwClsg
ICA0OC4zNjQxMDZdIApbICAgNDguMzcyMTg3XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5k
IGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4MjAwMDAwMDAwClsgICA0OC4zNzIxODddIApb
ICAgNDguMzgyODk2XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKWyAg
IDQ4LjM4Mjg5N10gClsgICA0OC4zOTE0MTVdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1Mo
MHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKWyAgIDQ4LjM5MTQxNl0gClsgICA0OC40MDA5OTJd
ICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAKWyAgIDQ4LjQwMDk5M10gClsgICA0OC40
MDkwNTBdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1
bGUgdG8gMHgyMDAwMDAwMDAKWyAgIDQ4LjQwOTA1MV0gClsgICA0OC40MTk3MDddICMgCUJlZm9y
ZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MmIKWyAgIDQ4LjQxOTcwOF0gClsgICA0OC40
MjgyNjhdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBp
cyAweDAKWyAgIDQ4LjQyODI2OV0gClsgICA0OC40Mzc4MjNdICMgW09LXQlHUy9CQVNFIHJlbWFp
bmVkIDB4MmIvMHgwClsgICA0OC40Mzc4MjRdIApbICAgNDguNDQ1NTc0XSAjIFtSVU5dCUFSQ0hf
U0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgwClsgICA0OC40NDU1NzZdIApbICAgNDgu
NDU0NTM4XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MApb
ICAgNDguNDU0NTM4XSAKWyAgIDQ4LjQ2MzI0MF0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgw
LzB4MQpbICAgNDguNDYzMjQxXSAKWyAgIDQ4LjQ3MDg0OV0gIyBbUlVOXQlBUkNIX1NFVF9HUygw
eDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MApbICAgNDguNDcwODUwXSAKWyAgIDQ4LjQ3OTcwN10g
IyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxClsgICA0OC40Nzk3MDhdIApb
ICAgNDguNDg4MTc5XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlz
IDB4MApbICAgNDguNDg4MTgxXSAKWyAgIDQ4LjQ5Njk5MF0gIyBbT0tdCUdTL0JBU0UgcmVtYWlu
ZWQgMHgxLzB4MApbICAgNDguNDk2OTkxXSAKWyAgIDQ4LjUwNDU2OV0gIyBbUlVOXQlBUkNIX1NF
VF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MApbICAgNDguNTA0NTcwXSAKWyAgIDQ4LjUx
MzMyMV0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyClsgICA0OC41MTMz
MjJdIApbICAgNDguNTIxNjg2XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0g
c2VsIGlzIDB4MApbICAgNDguNTIxNjg3XSAKWyAgIDQ4LjUzMDQ1N10gIyBbT0tdCUdTL0JBU0Ug
cmVtYWluZWQgMHgyLzB4MApbICAgNDguNTMwNDU4XSAKWyAgIDQ4LjUzODE3NF0gIyBbUlVOXQlB
UkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MApbICAgNDguNTM4MTc1XSAKWyAg
IDQ4LjU0NzAwM10gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzClsgICA0
OC41NDcwMDRdIApbICAgNDguNTU1MzM5XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4
MCkgLS0gc2VsIGlzIDB4MApbICAgNDguNTU1MzQwXSAKWyAgIDQ4LjU2NDEwMV0gIyBbT0tdCUdT
L0JBU0UgcmVtYWluZWQgMHgzLzB4MApbICAgNDguNTY0MTAyXSAKWyAgIDQ4LjU3MTg3OV0gIyBb
UlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MApbICAgNDguNTcxODc5
XSAKWyAgIDQ4LjU4MDgxOV0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgy
YgpbICAgNDguNTgwODIwXSAKWyAgIDQ4LjU4OTI5Ml0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NF
VF9HUygweDApIC0tIHNlbCBpcyAweDAKWyAgIDQ4LjU4OTI5M10gClsgICA0OC41OTgxMDNdICMg
W09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIvMHgwClsgICA0OC41OTgxMDRdIApbICAgNDguNjA2
MTc3XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYz
NDNjYjg1ZmE0ClsgICA0OC42MDYxNzhdIApbICAgNDguNjE2NzAwXSAjIAlvdGhlciB0aHJlYWQ6
IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKWyAgIDQ4LjYxNjcw
MV0gClsgICA0OC42MjY2MzJdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDEKWyAgIDQ4
LjYyNjYzM10gClsgICA0OC42MzQ1NTRdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBz
Y2hlZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQKWyAgIDQ4LjYzNDU1NV0gClsgICA0OC42NDQ3
MTldICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MQpbICAgNDguNjQ0NzIw
XSAKWyAgIDQ4LjY1MzI2Nl0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBj
bGVhciBncyAtLSBzZWwgaXMgMHgwClsgICA0OC42NTMyNjddIApbICAgNDguNjYzMTQ5XSAjIFtP
S10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwClsgICA0OC42NjMxNTBdIApbICAgNDguNjcxMDky
XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNj
Yjg1ZmE0ClsgICA0OC42NzEwOTNdIApbICAgNDguNjgxMTg4XSAjIAlCZWZvcmUgc2NoZWR1bGUs
IHNldCBzZWxlY3RvciB0byAweDIKWyAgIDQ4LjY4MTE4OV0gClsgICA0OC42ODk3NzddICMgCW90
aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MApb
ICAgNDguNjg5Nzc4XSAKWyAgIDQ4LjY5OTgxMV0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgy
LzB4MApbICAgNDguNjk5ODEyXSAKWyAgIDQ4LjcwNzc2Ml0gIyBbUlVOXQlBUkNIX1NFVF9HUygw
eDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNApbICAgNDguNzA3NzYzXSAK
WyAgIDQ4LjcxNzk1MF0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzClsg
ICA0OC43MTc5NTBdIApbICAgNDguNzI2NTMyXSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dT
KDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKWyAgIDQ4LjcyNjUzM10gClsgICA0OC43
MzY0ODhdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAKWyAgIDQ4LjczNjQ4OV0gClsg
ICA0OC43NDQzNTRdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAw
eGExZmE1ZjM0M2NiODVmYTQKWyAgIDQ4Ljc0NDM1NV0gClsgICA0OC43NTQ0NjddICMgCUJlZm9y
ZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MmIKWyAgIDQ4Ljc1NDQ2OF0gClsgICA0OC43
NjMxOTJdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0g
c2VsIGlzIDB4MApbICAgNDguNzYzMTkzXSAKWyAgIDQ4Ljc3MzEyMl0gIyBbT0tdCUdTL0JBU0Ug
cmVtYWluZWQgMHgyYi8weDAKWyAgIDQ4Ljc3MzEyM10gClsgICA0OC43ODA5NDZdICMgW1JVTl0J
QVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKWyAgIDQ4Ljc4MDk0N10gClsg
ICA0OC43ODk5ODRdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMg
MHgwClsgICA0OC43ODk5ODVdIApbICAgNDguNzk4ODc2XSAjIFtPS10JR1MvQkFTRSByZW1haW5l
ZCAweDAvMHgxClsgICA0OC43OTg4NzddIApbICAgNDguODA2NTE2XSAjIFtSVU5dCUFSQ0hfU0VU
X0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgxClsgICA0OC44MDY1MTZdIApbICAgNDguODE1
MjczXSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKWyAgIDQ4LjgxNTI3
NF0gClsgICA0OC44MjM3NDNdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBz
ZWwgaXMgMHgwClsgICA0OC44MjM3NDRdIApbICAgNDguODMyNDk3XSAjIFtPS10JR1MvQkFTRSBy
ZW1haW5lZCAweDEvMHgwClsgICA0OC44MzI0OThdIApbICAgNDguODQwMjA3XSAjIFtSVU5dCUFS
Q0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgxClsgICA0OC44NDAyMDhdIApbICAg
NDguODQ5MDg3XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDIKWyAgIDQ4
Ljg0OTA4OF0gClsgICA0OC44NTc0NDBdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgx
KSAtLSBzZWwgaXMgMHgwClsgICA0OC44NTc0NDFdIApbICAgNDguODY2MjE5XSAjIFtPS10JR1Mv
QkFTRSByZW1haW5lZCAweDIvMHgwClsgICA0OC44NjYyMjBdIApbICAgNDguODczOTg4XSAjIFtS
VU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgxClsgICA0OC44NzM5ODld
IApbICAgNDguODgzMDA1XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMK
WyAgIDQ4Ljg4MzAwNl0gClsgICA0OC44OTEzMzldICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRf
R1MoMHgxKSAtLSBzZWwgaXMgMHgwClsgICA0OC44OTEzNDBdIApbICAgNDguOTAwMTE1XSAjIFtP
S10JR1MvQkFTRSByZW1haW5lZCAweDMvMHgwClsgICA0OC45MDAxMTZdIApbICAgNDguOTA4MDE3
XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgxClsgICA0OC45
MDgwMThdIApbICAgNDguOTE2OTMzXSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0
byAweDJiClsgICA0OC45MTY5MzRdIApbICAgNDguOTI1MzI0XSAjIAlvdGhlciB0aHJlYWQ6IEFS
Q0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MApbICAgNDguOTI1MzI1XSAKWyAgIDQ4LjkzNDEy
Ml0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKWyAgIDQ4LjkzNDEyM10gClsgICA0
OC45NDE5OTZdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDIw
MDAwMDAwMApbICAgNDguOTQxOTk3XSAKWyAgIDQ4Ljk1MTgzNl0gIyAJb3RoZXIgdGhyZWFkOiBB
UkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MApbICAgNDguOTUxODM3XSAKWyAg
IDQ4Ljk2MTI2NF0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MQpbICAgNDguOTYxMjY0
XSAKWyAgIDQ4Ljk2OTA3MF0gIyBbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVkdWxl
IHRvIDB4MjAwMDAwMDAwClsgICA0OC45NjkwNzFdIApbICAgNDguOTc4NTI3XSAjIAlCZWZvcmUg
c2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKWyAgIDQ4Ljk3ODUyOF0gClsgICA0OC45ODcw
NjFdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAw
eDAKWyAgIDQ4Ljk4NzA2Ml0gClsgICA0OC45OTY2MjZdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVk
IDB4MS8weDAKWyAgIDQ4Ljk5NjYyOF0gClsgICA0OS4wMDQzNTldICMgW1JVTl0JQVJDSF9TRVRf
R1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMApbICAgNDkuMDA0MzYwXSAKWyAg
IDQ5LjAxMzkxMF0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyClsgICA0
OS4wMTM5MTFdIApbICAgNDkuMDIyMzQ3XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4
MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwClsgICA0OS4wMjIzNDhdIApbICAgNDkuMDMxNzk1XSAj
IFtPS10JR1MvQkFTRSByZW1haW5lZCAweDIvMHgwClsgICA0OS4wMzE3OTZdIApbICAgNDkuMDM5
NTM2XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAw
MDAKWyAgIDQ5LjAzOTUzN10gClsgICA0OS4wNDkwMDVdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0
IHNlbGVjdG9yIHRvIDB4MwpbICAgNDkuMDQ5MDA2XSAKWyAgIDQ5LjA1NzQzM10gIyAJb3RoZXIg
dGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MApbICAgNDkuMDU3
NDM0XSAKWyAgIDQ5LjA2Njg3OV0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4MApbICAg
NDkuMDY2ODgwXSAKWyAgIDQ5LjA3NDUzM10gIyBbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVu
IHNjaGVkdWxlIHRvIDB4MjAwMDAwMDAwClsgICA0OS4wNzQ1MzRdIApbICAgNDkuMDg0MDA0XSAj
IAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDJiClsgICA0OS4wODQwMDVdIApb
ICAgNDkuMDkyNDg5XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAt
LSBzZWwgaXMgMHgwClsgICA0OS4wOTI0OTBdIApbICAgNDkuMTAxOTMyXSAjIFtPS10JR1MvQkFT
RSByZW1haW5lZCAweDJiLzB4MApbICAgNDkuMTAxOTMzXSAKWyAgIDQ5LjEwOTg4MV0gIyBbUlVO
XQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwClsgICA0OS4x
MDk4ODJdIApbICAgNDkuMTE5NTIzXSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkg
LS0gc2VsIGlzIDB4MApbICAgNDkuMTE5NTIzXSAKWyAgIDQ5LjEyODMwMV0gIyBbT0tdCUdTL0JB
U0UgcmVtYWluZWQgMHgwLzB4MjAwMDAwMDAwClsgICA0OS4xMjgzMDJdIApbICAgNDkuMTM2ODQy
XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDAK
WyAgIDQ5LjEzNjg0M10gClsgICA0OS4xNDYyODZdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNl
bGVjdG9yIHRvIDB4MQpbICAgNDkuMTQ2Mjg2XSAKWyAgIDQ5LjE1NDcxMF0gIyAJb3RoZXIgdGhy
ZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAKWyAgIDQ5LjE1NDcxMV0gClsgICA0
OS4xNjM0MzBdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAKWyAgIDQ5LjE2MzQzMV0g
ClsgICA0OS4xNzEyMTldICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApLCB0aGVuIHNj
aGVkdWxlIHRvIDB4MApbICAgNDkuMTcxMjIwXSAKWyAgIDQ5LjE4MDg2MF0gIyAJQmVmb3JlIHNj
aGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyClsgICA0OS4xODA4NjFdIApbICAgNDkuMTg5MjA1
XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MApbICAgNDku
MTg5MjA2XSAKWyAgIDQ5LjE5Nzk2Ml0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MApb
ICAgNDkuMTk3OTYzXSAKWyAgIDQ5LjIwNTc3NV0gIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAw
MDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwClsgICA0OS4yMDU3NzZdIApbICAgNDkuMjE1MjU3
XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKWyAgIDQ5LjIxNTI1OF0g
ClsgICA0OS4yMjM3NzRdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSAtLSBzZWwg
aXMgMHgwClsgICA0OS4yMjM3NzVdIApbICAgNDkuMjMyNTM0XSAjIFtPS10JR1MvQkFTRSByZW1h
aW5lZCAweDMvMHgwClsgICA0OS4yMzI1MzVdIApbICAgNDkuMjQwMjcyXSAjIFtSVU5dCUFSQ0hf
U0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDAKWyAgIDQ5LjI0MDI3M10g
ClsgICA0OS4yNDk4MzRdICMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MmIK
WyAgIDQ5LjI0OTgzNV0gClsgICA0OS4yNTgyOThdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRf
R1MoMHgwKSAtLSBzZWwgaXMgMHgwClsgICA0OS4yNTgyOTldIApbICAgNDkuMjY3MTMwXSAjIFtP
S10JR1MvQkFTRSByZW1haW5lZCAweDJiLzB4MApbICAgNDkuMjY3MTMxXSAKWyAgIDQ5LjI3NTI4
MF0gIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHhh
MWZhNWYzNDNjYjg1ZmE0ClsgICA0OS4yNzUyODFdIApbICAgNDkuMjg2NDEzXSAjIAlvdGhlciB0
aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKWyAgIDQ5
LjI4NjQxNF0gClsgICA0OS4yOTY0NTRdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDIw
MDAwMDAwMApbICAgNDkuMjk2NDU0XSAKWyAgIDQ5LjMwNTI1MV0gIyBbUlVOXQlBUkNIX1NFVF9H
UygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0ClsgICA0
OS4zMDUyNTJdIApbICAgNDkuMzE2MDc5XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3Rv
ciB0byAweDEKWyAgIDQ5LjMxNjA4MF0gClsgICA0OS4zMjQ1NzZdICMgCW90aGVyIHRocmVhZDog
QVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MApbICAgNDkuMzI0NTc3
XSAKWyAgIDQ5LjMzNDQ1N10gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgxLzB4MApbICAgNDku
MzM0NDU4XSAKWyAgIDQ5LjM0MjUzOF0gIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCks
IHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0ClsgICA0OS4zNDI1MzldIApbICAg
NDkuMzUzMjY4XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDIKWyAgIDQ5
LjM1MzI2OV0gClsgICA0OS4zNjE4NzZdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgw
KSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MApbICAgNDkuMzYxODc3XSAKWyAgIDQ5LjM3MTg2
M10gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MApbICAgNDkuMzcxODY0XSAKWyAgIDQ5
LjM3OTk1OV0gIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUg
dG8gMHhhMWZhNWYzNDNjYjg1ZmE0ClsgICA0OS4zNzk5NjBdIApbICAgNDkuMzkwODkxXSAjIAlC
ZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKWyAgIDQ5LjM5MDg5Ml0gClsgICA0
OS4zOTk0NzFdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3Mg
LS0gc2VsIGlzIDB4MApbICAgNDkuMzk5NDcyXSAKWyAgIDQ5LjQwOTQ1NV0gIyBbT0tdCUdTL0JB
U0UgcmVtYWluZWQgMHgzLzB4MApbICAgNDkuNDA5NDU2XSAKWyAgIDQ5LjQxNzU3MF0gIyBbUlVO
XQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNj
Yjg1ZmE0ClsgICA0OS40MTc1NzFdIApbICAgNDkuNDI4Mzg2XSAjIAlCZWZvcmUgc2NoZWR1bGUs
IHNldCBzZWxlY3RvciB0byAweDJiClsgICA0OS40MjgzODddIApbICAgNDkuNDM3MDg1XSAjIAlv
dGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAK
WyAgIDQ5LjQzNzA4NV0gClsgICA0OS40NDcwMThdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4
MmIvMHgwClsgICA0OS40NDcwMTldIApbICAgNDkuNDU1MTA2XSAjIFtSVU5dCUFSQ0hfU0VUX0dT
KDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKWyAgIDQ5LjQ1NTEwNl0gClsgICA0
OS40NjUwMTZdICMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgw
ClsgICA0OS40NjUwMThdIApbICAgNDkuNDc0MDI5XSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAw
eDAvMHgyMDAwMDAwMDAKWyAgIDQ5LjQ3NDAzMF0gClsgICA0OS40ODI0OTBdICMgW1JVTl0JQVJD
SF9TRVRfR1MoMHgyMDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQpbICAgNDkuNDgyNDkx
XSAKWyAgIDQ5LjQ5MjAyN10gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgx
ClsgICA0OS40OTIwMjhdIApbICAgNDkuNTAwMzU3XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VU
X0dTKDB4MSkgLS0gc2VsIGlzIDB4MApbICAgNDkuNTAwMzU4XSAKWyAgIDQ5LjUwOTEyNV0gIyBb
T0tdCUdTL0JBU0UgcmVtYWluZWQgMHgxLzB4MApbICAgNDkuNTA5MTI2XSAKWyAgIDQ5LjUxNzEy
MV0gIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgx
ClsgICA0OS41MTcxMjJdIApbICAgNDkuNTI2NzE1XSAjIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBz
ZWxlY3RvciB0byAweDIKWyAgIDQ5LjUyNjcyOV0gClsgICA0OS41MzUxMzZdICMgCW90aGVyIHRo
cmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwClsgICA0OS41MzUxMzddIApbICAg
NDkuNTQzOTQxXSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDIvMHgwClsgICA0OS41NDM5NDJd
IApbICAgNDkuNTUxODg0XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBz
Y2hlZHVsZSB0byAweDEKWyAgIDQ5LjU1MTg4NV0gClsgICA0OS41NjE1MDBdICMgCUJlZm9yZSBz
Y2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwpbICAgNDkuNTYxNTAyXSAKWyAgIDQ5LjU2OTk0
NF0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKWyAgIDQ5
LjU2OTk0NV0gClsgICA0OS41Nzg3NDhdICMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAK
WyAgIDQ5LjU3ODc0OV0gClsgICA0OS41ODY0NzVdICMgW1JVTl0JQVJDSF9TRVRfR1MoMHgyMDAw
MDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQpbICAgNDkuNTg2NDc2XSAKWyAgIDQ5LjU5NjAz
MF0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgpbICAgNDkuNTk2MDMx
XSAKWyAgIDQ5LjYwNDQyMV0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNl
bCBpcyAweDAKWyAgIDQ5LjYwNDQyMl0gClsgICA0OS42MTMyMjJdICMgW09LXQlHUy9CQVNFIHJl
bWFpbmVkIDB4MmIvMHgwClsgICA0OS42MTMyMjNdIApbICAgNDkuNjIxMzczXSAjIFtSVU5dCUFS
Q0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMApbICAg
NDkuNjIxMzc0XSAKWyAgIDQ5LjYzMTk3OF0gIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygw
eDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MApbICAgNDkuNjMxOTc5XSAKWyAgIDQ5LjY0MTc4NF0g
IyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MjAwMDAwMDAwClsgICA0OS42NDE3ODVdIApb
ICAgNDkuNjUwNDY3XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hl
ZHVsZSB0byAweDIwMDAwMDAwMApbICAgNDkuNjUwNDY4XSAKWyAgIDQ5LjY2MDcwM10gIyAJQmVm
b3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxClsgICA0OS42NjA3MDRdIApbICAgNDku
NjY5MjA5XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwg
aXMgMHgwClsgICA0OS42NjkyMTBdIApbICAgNDkuNjc4ODA3XSAjIFtPS10JR1MvQkFTRSByZW1h
aW5lZCAweDEvMHgwClsgICA0OS42Nzg4MDhdIApbICAgNDkuNjg2Nzk4XSAjIFtSVU5dCUFSQ0hf
U0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMApbICAgNDku
Njg2Nzk5XSAKWyAgIDQ5LjY5Njk5NF0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3Ig
dG8gMHgyClsgICA0OS42OTY5OTVdIApbICAgNDkuNzA1NDE4XSAjIAlvdGhlciB0aHJlYWQ6IEFS
Q0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwClsgICA0OS43MDU0MTldIApbICAg
NDkuNzE0OTYzXSAjIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDIvMHgwClsgICA0OS43MTQ5NjRd
IApbICAgNDkuNzIyOTE4XSAjIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBz
Y2hlZHVsZSB0byAweDIwMDAwMDAwMApbICAgNDkuNzIyOTE5XSAKWyAgIDQ5LjczMzA3N10gIyAJ
QmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzClsgICA0OS43MzMwNzddIApbICAg
NDkuNzQxNTM2XSAjIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBz
ZWwgaXMgMHgwClsgICA0OS43NDE1MzddIApbICAgNDkuNzUwOTk3XSAjIFtPS10JR1MvQkFTRSBy
ZW1haW5lZCAweDMvMHgwClsgICA0OS43NTA5OThdIApbICAgNDkuNzU5MDM5XSAjIFtSVU5dCUFS
Q0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMApbICAg
NDkuNzU5MDQxXSAKWyAgIDQ5Ljc2OTIwNF0gIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0
b3IgdG8gMHgyYgpbICAgNDkuNzY5MjA1XSAKWyAgIDQ5Ljc3NzgyMV0gIyAJb3RoZXIgdGhyZWFk
OiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MApbICAgNDkuNzc3ODIyXSAK
WyAgIDQ5Ljc4NzMzNl0gIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKWyAgIDQ5Ljc4
NzMzN10gClsgICA0OS43OTU2ODhdICMgW1JVTl0JQVJDSF9TRVRfR1MoMCksIGNsZWFyIGdzLCB0
aGVuIG1hbmlwdWxhdGUgR1NCQVNFIGluIGEgZGlmZmVyZW50IHRocmVhZApbICAgNDkuNzk1Njg5
XSAKWyAgIDQ5LjgwNjg5OV0gIyAJdXNpbmcgTERUIHNsb3QgMApbICAgNDkuODA2OTAwXSAKWyAg
IDQ5LjgxMzE2NF0gIyBbT0tdCUdTQkFTRSByZW1haW5lZCAwClsgICA0OS44MTMxNjVdIApbICAg
NDkuODE5OTUxXSAjIFtPS10JR1Mgd2FzIHJlc2V0IGFzIGV4cGVjdGVkClsgICA0OS44MTk5NTFd
IApbICAgNDkuODI3MzY4XSBvayAzNiBzZWxmdGVzdHM6IHg4NjogZnNnc2Jhc2VfNjQKWyAgIDQ5
LjgyNzM2OF0gClsgICA0OS44MzQ4OTVdICMgc2VsZnRlc3RzOiB4ODY6IHN5c3JldF9yaXBfNjQK
WyAgIDQ5LjgzNDg5Nl0gClsgICA0OS44NDI0MDZdICMgW1JVTl0Jc2lncmV0dXJuIHRvIDB4ODAw
MDAwMDAwMDAwClsgICA0OS44NDI0MDddIApbICAgNDkuODUwMzE3XSAjIFtPS10JR290IFNJR1NF
R1YgYXQgUklQPTB4ODAwMDAwMDAwMDAwClsgICA0OS44NTAzMTddIApbICAgNDkuODU4NTYzXSAj
IFtSVU5dCXNpZ3JldHVybiB0byAweDEwMDAwMDAwMDAwMDAKWyAgIDQ5Ljg1ODU2NF0gClsgICA0
OS44NjY2NDddICMgW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHgxMDAwMDAwMDAwMDAwClsgICA0
OS44NjY2NDhdIApbICAgNDkuODc0OTQ4XSAjIFtSVU5dCXNpZ3JldHVybiB0byAweDIwMDAwMDAw
MDAwMDAKWyAgIDQ5Ljg3NDk0OV0gClsgICA0OS44ODI5NjldICMgW09LXQlHb3QgU0lHU0VHViBh
dCBSSVA9MHgyMDAwMDAwMDAwMDAwClsgICA0OS44ODI5NzBdIApbICAgNDkuODkxMjE3XSAjIFtS
VU5dCXNpZ3JldHVybiB0byAweDQwMDAwMDAwMDAwMDAKWyAgIDQ5Ljg5MTIxOF0gClsgICA0OS44
OTkyMDldICMgW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHg0MDAwMDAwMDAwMDAwClsgICA0OS44
OTkyMTBdIApbICAgNDkuOTA3NTA5XSAjIFtSVU5dCXNpZ3JldHVybiB0byAweDgwMDAwMDAwMDAw
MDAKWyAgIDQ5LjkwNzUxMF0gClsgICA0OS45MTU0MDhdICMgW09LXQlHb3QgU0lHU0VHViBhdCBS
SVA9MHg4MDAwMDAwMDAwMDAwClsgICA0OS45MTU0MDldIApbICAgNDkuOTIzNjk0XSAjIFtSVU5d
CXNpZ3JldHVybiB0byAweDEwMDAwMDAwMDAwMDAwClsgICA0OS45MjM2OTVdIApbICAgNDkuOTMx
NzI1XSAjIFtPS10JR290IFNJR1NFR1YgYXQgUklQPTB4MTAwMDAwMDAwMDAwMDAKWyAgIDQ5Ljkz
MTcyNl0gClsgICA0OS45NDAxMTNdICMgW1JVTl0Jc2lncmV0dXJuIHRvIDB4MjAwMDAwMDAwMDAw
MDAKWyAgIDQ5Ljk0MDExNF0gClsgICA0OS45NDgwOTRdICMgW09LXQlHb3QgU0lHU0VHViBhdCBS
SVA9MHgyMDAwMDAwMDAwMDAwMApbICAgNDkuOTQ4MDk1XSAKWyAgIDQ5Ljk1NjQxOF0gIyBbUlVO
XQlzaWdyZXR1cm4gdG8gMHg0MDAwMDAwMDAwMDAwMApbICAgNDkuOTU2NDE5XSAKWyAgIDQ5Ljk2
NDU0NF0gIyBbT0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0weDQwMDAwMDAwMDAwMDAwClsgICA0OS45
NjQ1NDRdIApbICAgNDkuOTcyODg4XSAjIFtSVU5dCXNpZ3JldHVybiB0byAweDgwMDAwMDAwMDAw
MDAwClsgICA0OS45NzI4ODldIApbICAgNDkuOTgwOTQ4XSAjIFtPS10JR290IFNJR1NFR1YgYXQg
UklQPTB4ODAwMDAwMDAwMDAwMDAKWyAgIDQ5Ljk4MDk0OF0gClsgICA0OS45ODkyODBdICMgW1JV
Tl0Jc2lncmV0dXJuIHRvIDB4MTAwMDAwMDAwMDAwMDAwClsgICA0OS45ODkyODFdIApbICAgNDku
OTk3MzE5XSAjIFtPS10JR290IFNJR1NFR1YgYXQgUklQPTB4MTAwMDAwMDAwMDAwMDAwClsgICA0
OS45OTczMjBdIApbICAgNTAuMDA1NzgzXSAjIFtSVU5dCXNpZ3JldHVybiB0byAweDIwMDAwMDAw
MDAwMDAwMApbICAgNTAuMDA1Nzk3XSAKWyAgIDUwLjAxNDAxMV0gIyBbT0tdCUdvdCBTSUdTRUdW
IGF0IFJJUD0weDIwMDAwMDAwMDAwMDAwMApbICAgNTAuMDE0MDEyXSAKWyAgIDUwLjAyMjQ0Nl0g
IyBbUlVOXQlzaWdyZXR1cm4gdG8gMHg0MDAwMDAwMDAwMDAwMDAKWyAgIDUwLjAyMjQ0N10gClsg
ICA1MC4wMzA1NDJdICMgW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHg0MDAwMDAwMDAwMDAwMDAK
WyAgIDUwLjAzMDU0M10gClsgICA1MC4wMzg5NDldICMgW1JVTl0Jc2lncmV0dXJuIHRvIDB4ODAw
MDAwMDAwMDAwMDAwClsgICA1MC4wMzg5NTBdIApbICAgNTAuMDQ3MDAxXSAjIFtPS10JR290IFNJ
R1NFR1YgYXQgUklQPTB4ODAwMDAwMDAwMDAwMDAwClsgICA1MC4wNDcwMDJdIApbICAgNTAuMDU1
MzkxXSAjIFtSVU5dCXNpZ3JldHVybiB0byAweDEwMDAwMDAwMDAwMDAwMDAKWyAgIDUwLjA1NTM5
Ml0gClsgICA1MC4wNjM1MTFdICMgW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHgxMDAwMDAwMDAw
MDAwMDAwClsgICA1MC4wNjM1MTJdIApbICAgNTAuMDcyMDIzXSAjIFtSVU5dCXNpZ3JldHVybiB0
byAweDIwMDAwMDAwMDAwMDAwMDAKWyAgIDUwLjA3MjAyNF0gClsgICA1MC4wODAyMDRdICMgW09L
XQlHb3QgU0lHU0VHViBhdCBSSVA9MHgyMDAwMDAwMDAwMDAwMDAwClsgICA1MC4wODAyMDVdIApb
ICAgNTAuMDg4NzY5XSAjIFtSVU5dCXNpZ3JldHVybiB0byAweDQwMDAwMDAwMDAwMDAwMDAKWyAg
IDUwLjA4ODc3MF0gClsgICA1MC4wOTY5NTldICMgW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHg0
MDAwMDAwMDAwMDAwMDAwClsgICA1MC4wOTY5NjBdIApbICAgNTAuMTA1NTU1XSAjIFtSVU5dCXNp
Z3JldHVybiB0byAweDgwMDAwMDAwMDAwMDAwMDAKWyAgIDUwLjEwNTU1Nl0gClsgICA1MC4xMTM4
MDNdICMgW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHg4MDAwMDAwMDAwMDAwMDAwClsgICA1MC4x
MTM4MDRdIApbICAgNTAuMTIyNzA2XSAjIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxs
cyB0aHJvdWdoIHRvIDB4N2ZmZmZmZmZlMDAwClsgICA1MC4xMjI3MDddIApbICAgNTAuMTMyMzYy
XSAjIFtPS10JV2Ugc3Vydml2ZWQKWyAgIDUwLjEzMjM2M10gClsgICA1MC4xMzkwMzldICMgW1JV
Tl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg3ZmZmZmZmZmYwMDAK
WyAgIDUwLjEzOTAzOV0gClsgICA1MC4xNDg2ODJdICMgW09LXQlXZSBzdXJ2aXZlZApbICAgNTAu
MTQ4NjgzXSAKWyAgIDUwLjE1NTM4Nl0gIyBbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFs
bHMgdGhyb3VnaCB0byAweDgwMDAwMDAwMDAwMApbICAgNTAuMTU1Mzg3XSAKWyAgIDUwLjE2NTQ1
NV0gIyBbT0tdCW1yZW1hcCB0byAweDdmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjE2NTQ1Nl0g
ClsgICA1MC4xNzM4NzRdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91
Z2ggdG8gMHhmZmZmZmZmZmYwMDAKWyAgIDUwLjE3Mzg3NV0gClsgICA1MC4xODM5NzZdICMgW09L
XQltcmVtYXAgdG8gMHhmZmZmZmZmZmUwMDAgZmFpbGVkClsgICA1MC4xODM5NzZdIApbICAgNTAu
MTkyMzgyXSAjIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4
MTAwMDAwMDAwMDAwMApbICAgNTAuMTkyMzgzXSAKWyAgIDUwLjIwMjQ3NV0gIyBbT0tdCW1yZW1h
cCB0byAweGZmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjIwMjQ3Nl0gClsgICA1MC4yMTA5OThd
ICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgxZmZmZmZm
ZmZmMDAwClsgICA1MC4yMTA5OTldIApbICAgNTAuMjIxMTYwXSAjIFtPS10JbXJlbWFwIHRvIDB4
MWZmZmZmZmZmZTAwMCBmYWlsZWQKWyAgIDUwLjIyMTE2MV0gClsgICA1MC4yMjk3MTNdICMgW1JV
Tl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgyMDAwMDAwMDAwMDAw
ClsgICA1MC4yMjk3MTRdIApbICAgNTAuMjM5OTU2XSAjIFtPS10JbXJlbWFwIHRvIDB4MWZmZmZm
ZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjIzOTk1Nl0gClsgICA1MC4yNDg1MDVdICMgW1JVTl0JVHJ5
aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgzZmZmZmZmZmZmMDAwClsgICA1
MC4yNDg1MDZdIApbICAgNTAuMjU4ODk5XSAjIFtPS10JbXJlbWFwIHRvIDB4M2ZmZmZmZmZmZTAw
MCBmYWlsZWQKWyAgIDUwLjI1ODkwMF0gClsgICA1MC4yNjc0NjVdICMgW1JVTl0JVHJ5aW5nIGEg
U1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg0MDAwMDAwMDAwMDAwClsgICA1MC4yNjc0
NjZdIApbICAgNTAuMjc3NjU3XSAjIFtPS10JbXJlbWFwIHRvIDB4M2ZmZmZmZmZmZjAwMCBmYWls
ZWQKWyAgIDUwLjI3NzY1OF0gClsgICA1MC4yODYzMzBdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FM
TCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg3ZmZmZmZmZmZmMDAwClsgICA1MC4yODYzMzFdIApb
ICAgNTAuMjk2NzExXSAjIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZTAwMCBmYWlsZWQKWyAg
IDUwLjI5NjcxMV0gClsgICA1MC4zMDUyOTNdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0
IGZhbGxzIHRocm91Z2ggdG8gMHg4MDAwMDAwMDAwMDAwClsgICA1MC4zMDUyOTRdIApbICAgNTAu
MzE1NDcxXSAjIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjMx
NTQ3Ml0gClsgICA1MC4zMjQxNzNdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxz
IHRocm91Z2ggdG8gMHhmZmZmZmZmZmZmMDAwClsgICA1MC4zMjQxNzNdIApbICAgNTAuMzM0MzM0
XSAjIFtPS10JbXJlbWFwIHRvIDB4ZmZmZmZmZmZmZTAwMCBmYWlsZWQKWyAgIDUwLjMzNDMzNF0g
ClsgICA1MC4zNDMwNTddICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91
Z2ggdG8gMHgxMDAwMDAwMDAwMDAwMApbICAgNTAuMzQzMDU4XSAKWyAgIDUwLjM1MzM0NF0gIyBb
T0tdCW1yZW1hcCB0byAweGZmZmZmZmZmZmYwMDAgZmFpbGVkClsgICA1MC4zNTMzNDVdIApbICAg
NTAuMzYyMDA2XSAjIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRv
IDB4MWZmZmZmZmZmZmYwMDAKWyAgIDUwLjM2MjAwNl0gClsgICA1MC4zNzIzNjFdICMgW09LXQlt
cmVtYXAgdG8gMHgxZmZmZmZmZmZmZTAwMCBmYWlsZWQKWyAgIDUwLjM3MjM2Ml0gClsgICA1MC4z
ODEyMzBdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgy
MDAwMDAwMDAwMDAwMApbICAgNTAuMzgxMjMxXSAKWyAgIDUwLjM5MTYwOF0gIyBbT0tdCW1yZW1h
cCB0byAweDFmZmZmZmZmZmZmMDAwIGZhaWxlZApbICAgNTAuMzkxNjA5XSAKWyAgIDUwLjQwMDM5
Ml0gIyBbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDNmZmZm
ZmZmZmZmMDAwClsgICA1MC40MDAzOTNdIApbICAgNTAuNDEwOTE4XSAjIFtPS10JbXJlbWFwIHRv
IDB4M2ZmZmZmZmZmZmUwMDAgZmFpbGVkClsgICA1MC40MTA5MTldIApbICAgNTAuNDE5NzIwXSAj
IFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4NDAwMDAwMDAw
MDAwMDAKWyAgIDUwLjQxOTcyMV0gClsgICA1MC40MzAxMjddICMgW09LXQltcmVtYXAgdG8gMHgz
ZmZmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjQzMDEyOF0gClsgICA1MC40MzkwNzFdICMgW1JV
Tl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg3ZmZmZmZmZmZmZjAw
MApbICAgNTAuNDM5MDcyXSAKWyAgIDUwLjQ0OTUyMl0gIyBbT0tdCW1yZW1hcCB0byAweDdmZmZm
ZmZmZmZlMDAwIGZhaWxlZApbICAgNTAuNDQ5NTIzXSAKWyAgIDUwLjQ1ODQzNV0gIyBbUlVOXQlU
cnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDgwMDAwMDAwMDAwMDAwClsg
ICA1MC40NTg0MzZdIApbICAgNTAuNDY4ODczXSAjIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZm
ZmYwMDAgZmFpbGVkClsgICA1MC40Njg4NzRdIApbICAgNTAuNDc3NzIxXSAjIFtSVU5dCVRyeWlu
ZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4ZmZmZmZmZmZmZmYwMDAKWyAgIDUw
LjQ3NzcyMl0gClsgICA1MC40ODgxOTldICMgW09LXQltcmVtYXAgdG8gMHhmZmZmZmZmZmZmZTAw
MCBmYWlsZWQKWyAgIDUwLjQ4ODIwMF0gClsgICA1MC40OTcyMjJdICMgW1JVTl0JVHJ5aW5nIGEg
U1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgxMDAwMDAwMDAwMDAwMDAKWyAgIDUwLjQ5
NzIyM10gClsgICA1MC41MDc3OTVdICMgW09LXQltcmVtYXAgdG8gMHhmZmZmZmZmZmZmZjAwMCBm
YWlsZWQKWyAgIDUwLjUwNzc5Nl0gClsgICA1MC41MTY2NTldICMgW1JVTl0JVHJ5aW5nIGEgU1lT
Q0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgxZmZmZmZmZmZmZmYwMDAKWyAgIDUwLjUxNjY2
MF0gClsgICA1MC41MjcxMzhdICMgW09LXQltcmVtYXAgdG8gMHgxZmZmZmZmZmZmZmUwMDAgZmFp
bGVkClsgICA1MC41MjcxMzldIApbICAgNTAuNTM2MDc4XSAjIFtSVU5dCVRyeWluZyBhIFNZU0NB
TEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4MjAwMDAwMDAwMDAwMDAwClsgICA1MC41MzYwNzld
IApbICAgNTAuNTQ2NjU0XSAjIFtPS10JbXJlbWFwIHRvIDB4MWZmZmZmZmZmZmZmMDAwIGZhaWxl
ZApbICAgNTAuNTQ2NjU2XSAKWyAgIDUwLjU1NTYzOV0gIyBbUlVOXQlUcnlpbmcgYSBTWVNDQUxM
IHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDNmZmZmZmZmZmZmZjAwMApbICAgNTAuNTU1NjQwXSAK
WyAgIDUwLjU2NjI0MF0gIyBbT0tdCW1yZW1hcCB0byAweDNmZmZmZmZmZmZmZTAwMCBmYWlsZWQK
WyAgIDUwLjU2NjI0M10gClsgICA1MC41NzUyOTRdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0
aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg0MDAwMDAwMDAwMDAwMDAKWyAgIDUwLjU3NTI5NF0gClsg
ICA1MC41ODU5NDRdICMgW09LXQltcmVtYXAgdG8gMHgzZmZmZmZmZmZmZmYwMDAgZmFpbGVkClsg
ICA1MC41ODU5NDVdIApbICAgNTAuNTk0OTg5XSAjIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhh
dCBmYWxscyB0aHJvdWdoIHRvIDB4N2ZmZmZmZmZmZmZmMDAwClsgICA1MC41OTQ5OTBdIApbICAg
NTAuNjA1NTE4XSAjIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZmZlMDAwIGZhaWxlZApbICAg
NTAuNjA1NTE5XSAKWyAgIDUwLjYxNDQ0M10gIyBbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQg
ZmFsbHMgdGhyb3VnaCB0byAweDgwMDAwMDAwMDAwMDAwMApbICAgNTAuNjE0NDQzXSAKWyAgIDUw
LjYyNTAxNV0gIyBbT0tdCW1yZW1hcCB0byAweDdmZmZmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUw
LjYyNTAxNl0gClsgICA1MC42MzQwNTVdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZh
bGxzIHRocm91Z2ggdG8gMHhmZmZmZmZmZmZmZmYwMDAKWyAgIDUwLjYzNDA1Nl0gClsgICA1MC42
NDQ2NTVdICMgW09LXQltcmVtYXAgdG8gMHhmZmZmZmZmZmZmZmUwMDAgZmFpbGVkClsgICA1MC42
NDQ2NTZdIApbICAgNTAuNjUzNjg3XSAjIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxs
cyB0aHJvdWdoIHRvIDB4MTAwMDAwMDAwMDAwMDAwMApbICAgNTAuNjUzNjg4XSAKWyAgIDUwLjY2
NDI5MF0gIyBbT0tdCW1yZW1hcCB0byAweGZmZmZmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjY2
NDI5MV0gClsgICA1MC42NzM0MjNdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxz
IHRocm91Z2ggdG8gMHgxZmZmZmZmZmZmZmZmMDAwClsgICA1MC42NzM0MjRdIApbICAgNTAuNjg0
MTIzXSAjIFtPS10JbXJlbWFwIHRvIDB4MWZmZmZmZmZmZmZmZTAwMCBmYWlsZWQKWyAgIDUwLjY4
NDEyNV0gClsgICA1MC42OTMyODRdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxz
IHRocm91Z2ggdG8gMHgyMDAwMDAwMDAwMDAwMDAwClsgICA1MC42OTMyODVdIApbICAgNTAuNzA0
MDM5XSAjIFtPS10JbXJlbWFwIHRvIDB4MWZmZmZmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjcw
NDA0MF0gClsgICA1MC43MTMyMDBdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxz
IHRocm91Z2ggdG8gMHgzZmZmZmZmZmZmZmZmMDAwClsgICA1MC43MTMyMDFdIApbICAgNTAuNzIz
OTYxXSAjIFtPS10JbXJlbWFwIHRvIDB4M2ZmZmZmZmZmZmZmZTAwMCBmYWlsZWQKWyAgIDUwLjcy
Mzk2Ml0gClsgICA1MC43MzMwOTFdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxz
IHRocm91Z2ggdG8gMHg0MDAwMDAwMDAwMDAwMDAwClsgICA1MC43MzMwOTJdIApbICAgNTAuNzQz
ODQ2XSAjIFtPS10JbXJlbWFwIHRvIDB4M2ZmZmZmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjc0
Mzg0N10gClsgICA1MC43NTMxMjVdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxz
IHRocm91Z2ggdG8gMHg3ZmZmZmZmZmZmZmZmMDAwClsgICA1MC43NTMxMjZdIApbICAgNTAuNzYz
ODQzXSAjIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZmZmZTAwMCBmYWlsZWQKWyAgIDUwLjc2
Mzg0NF0gClsgICA1MC43NzMwNjBdICMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxz
IHRocm91Z2ggdG8gMHg4MDAwMDAwMDAwMDAwMDAwClsgICA1MC43NzMwNjFdIApbICAgNTAuNzgz
Nzg3XSAjIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZmZmZjAwMCBmYWlsZWQKWyAgIDUwLjc4
Mzc4OF0gClsgICA1MC43OTIzMjhdIG9rIDM3IHNlbGZ0ZXN0czogeDg2OiBzeXNyZXRfcmlwXzY0
ClsgICA1MC43OTIzMjldIApbICAgNTAuODAwMjg3XSAjIHNlbGZ0ZXN0czogeDg2OiBzeXNjYWxs
X251bWJlcmluZ182NApbICAgNTAuODAwMjg4XSAKWyAgIDUwLjgwODU0NV0gIyAJQ2hlY2tpbmcg
Zm9yIHgzMi4uLiBub3Qgc3VwcG9ydGVkClsgICA1MC44MDg1NDZdIApbICAgNTAuODE2NDczXSAj
IFtSVU5dCUNoZWNraW5nIHN5c2NhbGxzIDUxMi01NDcKWyAgIDUwLjgxNjQ3NF0gClsgICA1MC44
MjQ0MjBdICMgW1JVTl0JQ2hlY2tpbmcgc29tZSA2NC1iaXQgc3lzY2FsbHMgaW4geDMyIHJhbmdl
ClsgICA1MC44MjQ0MjBdIApbICAgNTAuODMzODg3XSAjIFtSVU5dCUNoZWNraW5nIG51bWJlcnMg
YWJvdmUgMl4zMi0xClsgICA1MC44MzM4ODldIApbICAgNTAuODQyMDEwXSAjIFtPS10JVGhleSBh
bGwgcmV0dXJuZWQgLUVOT1NZUwpbICAgNTAuODQyMDExXSAKWyAgIDUwLjg0OTc3OV0gb2sgMzgg
c2VsZnRlc3RzOiB4ODY6IHN5c2NhbGxfbnVtYmVyaW5nXzY0ClsgICA1MC44NDk3ODBdIApbICAg
NTAuODU4MTI5XSAjIHNlbGZ0ZXN0czogeDg2OiBsZHRfZ2R0XzY0ClsgICA1MC44NTgxMjldIApb
ICAgNTAuODY1ODkzXSAjIFtOT1RFXQlzZXRfdGhyZWFkX2FyZWEgaXMgYXZhaWxhYmxlOyB3aWxs
IHVzZSBHRFQgaW5kZXggMTIKWyAgIDUwLjg2NTg5NF0gClsgICA1MC44NzYzMjRdICMgW09LXQlM
RFQgZW50cnkgMCBoYXMgQVIgMHgwMDQwRkIwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpbICAgNTAu
ODc2MzI1XSAKWyAgIDUwLjg4NjQyNF0gIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwQzBG
QjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGClsgICA1MC44ODY0MjVdIApbICAgNTAuODk2MDkyXSAj
IFtPS10JTERUIGVudHJ5IDEgaXMgaW52YWxpZApbICAgNTAuODk2MDkzXSAKWyAgIDUwLjkwMzk2
MV0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBB
RkZGClsgICA1MC45MDM5NjJdIApbICAgNTAuOTEzNjM0XSAjIFtPS10JTERUIGVudHJ5IDEgaXMg
aW52YWxpZApbICAgNTAuOTEzNjM1XSAKWyAgIDUwLjkyMTMwNV0gIyBbT0tdCUxEVCBlbnRyeSAy
IGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGClsgICA1MC45MjEzMDZdIApb
ICAgNTAuOTMxNDEyXSAjIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMEZCMDAgYW5kIGxp
bWl0IDB4MDAwMEFGRkYKWyAgIDUwLjkzMTQxM10gClsgICA1MC45NDE1NzFdICMgW09LXQlMRFQg
ZW50cnkgMiBoYXMgQVIgMHgwMEQwN0IwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAgNTAuOTQx
NTcyXSAKWyAgIDUwLjk1MTcwN10gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwOTA3QjAw
IGFuZCBsaW1pdCAweDAwMDBBRkZGClsgICA1MC45NTE3MDhdIApbICAgNTAuOTYxOTQ4XSAjIFtP
S10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDczMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKWyAg
IDUwLjk2MTk0OV0gClsgICA1MC45NzIyMzNdICMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgw
MEQwNzEwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAgNTAuOTcyMjM0XSAKWyAgIDUwLjk4MjQy
NF0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3NTAwIGFuZCBsaW1pdCAweDAwMDBB
RkZGClsgICA1MC45ODI0MjVdIApbICAgNTAuOTkyODM3XSAjIFtPS10JTERUIGVudHJ5IDIgaGFz
IEFSIDB4MDA1MDc3MDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKWyAgIDUwLjk5MjgzOF0gCjBtXSBT
dG9wcGVkIHRhcmcKWyAgIDUxLjAwMzE0M10gCmV0IFNvdW5kIENhcmQuClsgICA1MS4wMTQ0ODhd
ICMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwN0QwMCBhbmQgbGltaXQgMHgwMDAwMDAw
QQpbICAgNTEuMDE0NDg5XSAKICAgICAgICAgU3RvcHBpbgpbICAgNTEuMDI0OTYyXSAjIFtPS10J
TERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKZyBORlMg
c3RhdHVzIG1vbgpbICAgNTEuMDI0OTYzXSAKaXRvciBmb3IgTkZTdjIvMyBsb2NraW5nLi4uLgpb
ICAgNTEuMDM2MzE1XSAjIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc5MDAgYW5kIGxp
bWl0IDB4MDAwMDAwMEEKWyAgIDUxLjAzNjMxNl0gCjBtXSBTdG9wcGVkIHRhcmcKWyAgIDUxLjA0
NzM1Nl0gCmV0IFJQQyBQb3J0IE1hcHAKWyAgIDUxLjA1NzkzMl0gIyBbUlVOXQlUZXN0IGZvcmsK
ZXIuClsgICA1MS4wNTc5MzNdIAowbV0gU3RvcHBlZCB0YXJnClsgICA1MS4wNjUyNTZdIApldCBU
aW1lcnMuClsgICA1MS4wNzYxNDZdICMgW09LXQlMRFQgZW50cnkgMSBpcyBpbnZhbGlkClsgICA1
MS4wNzYxNDZdIAowbV0gU3RvcHBlZCBEYWlsClsgICA1MS4wODM1ODJdIAp5IENsZWFudXAgb2Yg
VGVtcG9yYXJ5IERpcmVjdG9yaQpbICAgNTEuMDkzMDQwXSAjIFtOT1RFXQlzZXRfdGhyZWFkX2Fy
ZWEgaXMgYXZhaWxhYmxlOyB3aWxsIHVzZSBHRFQgaW5kZXggMTIKZXMuClsgICA1MS4wOTMwNDFd
IAowbV0gU3RvcHBlZCBEYWlsClsgICA1MS4xMDQ1OTNdIAp5IGFwdCB1cGdyYWRlIGFuZCBjbGVh
biBhY3Rpdml0aQpbICAgNTEuMTE2MTQ5XSAjIFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDBD
MEZCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKZXMuClsgICA1MS4xMTYxNTBdIAowbV0gU3RvcHBl
ZCBEYWlsClsgICA1MS4xMjcwMDFdIAp5IGFwdCBkb3dubG9hZCBhY3Rpdml0aWVzLgpbICAgNTEu
MTM2NDc2XSAjIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBDMEZCMDAgYW5kIGxpbWl0IDB4
MDAwMEFGRkYKWyAgIDUxLjEzNjQ3N10gCjBtXSBTdG9wcGVkIHRhcmcKWyAgIDUxLjE0NjkxMV0g
CmV0IFN5c3RlbSBUaW1lIFN5bmNocm9uaXplZC4KWyAgIDUxLjE1NjMyNF0gIyBbT0tdCUxEVCBl
bnRyeSAyIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGClsgICA1MS4xNTYz
MjVdIAogICAgICAgICBTdG9wcGluClsgICA1MS4xNjc1NjldICMgW09LXQlMRFQgZW50cnkgMiBo
YXMgQVIgMHgwMEQwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpnIFN5c3RlbSBMb2dnaW5nClsg
ICA1MS4xNjc1NzBdIAogU2VydmljZS4uLgpbICAgNTEuMTc4OTQ4XSAjIFtPS10JTERUIGVudHJ5
IDIgaGFzIEFSIDB4MDBEMDdCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKWyAgIDUxLjE3ODk0OV0g
CiAgICAgICAgIFN0b3BwaW4KWyAgIDUxLjE4OTM0N10gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBB
UiAweDAwOTA3QjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCmcgTFNCOiBMb2FkIGtlcm4KWyAgIDUx
LjE4OTM0OF0gCmVsIGltYWdlIHdpdGgga2V4ZWMuLi4KWyAgIDUxLjIwMDY5OV0gIyBbT0tdCUxE
VCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3MzAwIGFuZCBsaW1pdCAweDAwMDBBRkZGClsgICA1MS4y
MDA3MDBdIAogICAgICAgICBTdG9wcGluClsgICA1MS4yMTE4NDVdICMgW09LXQlMRFQgZW50cnkg
MiBoYXMgQVIgMHgwMEQwNzEwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpnIEQtQnVzIFN5c3RlbSBN
ClsgICA1MS4yMTE4NDZdIAplc3NhZ2UgQnVzLi4uClsgICA1MS4yMjMwOThdICMgW09LXQlMRFQg
ZW50cnkgMiBoYXMgQVIgMHgwMEQwNzUwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbICAgNTEuMjIz
MDk5XSAKMG1dIFN0b3BwZWQgTEtQIApbICAgNTEuMjMzMzkyXSAKYm9vdHN0cmFwLgpbICAgNTEu
MjQ0NzQ0XSAjIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdGMDAgYW5kIGxpbWl0IDB4
MDAwMDAwMEEKWyAgIDUxLjI0NDc0NV0gCiAgICAgICAgIFN0b3BwaW4KWyAgIDUxLjI1NTI2MF0g
IyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3RDAwIGFuZCBsaW1pdCAweDAwMDAwMDBB
CmcgT3BlbkJTRCBTZWN1cmUKWyAgIDUxLjI1NTI2MV0gCiBTaGVsbCBzZXJ2ZXIuLi4KWyAgIDUx
LjI2NjYxOV0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3QjAwIGFuZCBsaW1pdCAw
eDAwMDAwMDBBClsgICA1MS4yNjY2MjBdIAogICAgICAgICBTdG9wcGluClsgICA1MS4yNzcxMDJd
ICMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwNzkwMCBhbmQgbGltaXQgMHgwMDAwMDAw
QQpnIExTQjogU3RhcnQgYW5kClsgICA1MS4yNzcxMDNdIAogc3RvcCBibWMtd2F0Y2hkb2cuLi4K
WyAgIDUxLjI4ODQwMF0gIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3OTAwIGFuZCBs
aW1pdCAweDAwMDAwMDBBClsgICA1MS4yODg0MDFdIAogICAgICAgICBTdG9wcGluClsgICA1MS4y
OTg1MDddICMgW1JVTl0JVGVzdCBmb3JrCmcgUmVndWxhciBiYWNrZ3IKWyAgIDUxLjI5ODUwOF0g
Cm91bmQgcHJvZ3JhbSBwcm8KWyAgIDUxLjMwNjQ3MF0gIyBbT0tdCUNoaWxkIHN1Y2NlZWRlZApj
ZXNzaW5nIGRhZW1vbi4uClsgICA1MS4zMDY0NzFdIAouClsgICA1MS4zMTQwMTJdICMgW1JVTl0J
VGVzdCBzaXplClsgICA1MS4zMTQwMTNdIAowbV0gU3RvcHBlZCB0YXJnClsgICA1MS4zMjAxOThd
IApldCBMb2dpbiBQcm9tcHRzClsgICA1MS4zMjgzMzVdICMgW09LXQltb2RpZnlfbGR0IGZhaWx1
cmUgMjIKLgpbICAgNTEuMzI4MzM2XSAKICAgICAgICAgU3RvcHBpbgpbICAgNTEuMzM2Mzc4XSAj
IFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDAwMEYzMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAK
ZyBHZXR0eSBvbiB0dHkxLgpbICAgNTEuMzM2Mzc5XSAKLi4KWyAgIDUxLjM0Nzc5M10gIyBbT0td
CUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwMDA3MzAwIGFuZCBsaW1pdCAweDAwMDAwMDAwClsgICA1
MS4zNDc3OTRdIAogICAgICAgICBTdG9wcGluClsgICA1MS4zNTgyMjBdICMgW09LXQlMRFQgZW50
cnkgMCBoYXMgQVIgMHgwMDAwRjEwMCBhbmQgbGltaXQgMHgwMDAwMDAwMApnIExvZ2luIFNlcnZp
Y2UuClsgICA1MS4zNTgyMjFdIAouLgpbICAgNTEuMzY5NDI4XSAjIFtPS10JTERUIGVudHJ5IDAg
aGFzIEFSIDB4MDAwMDczMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKWyAgIDUxLjM2OTQyOV0gCiAg
ICAgICAgIFVubW91bnQKWyAgIDUxLjM3OTg0NV0gIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAw
eDAwMDA3MTAwIGFuZCBsaW1pdCAweDAwMDAwMDAxCmluZyBSUEMgUGlwZSBGaWwKWyAgIDUxLjM3
OTg0Nl0gCmUgU3lzdGVtLi4uClsgICA1MS4zOTEwNTBdICMgW09LXQlMRFQgZW50cnkgMCBoYXMg
QVIgMHgwMDAwNzEwMCBhbmQgbGltaXQgMHgwMDAwMDAwMApbICAgNTEuMzkxMDUxXSAKMG1dIFN0
b3BwZWQgUmVndQpbICAgNTEuNDAwODM5XSAKbGFyIGJhY2tncm91bmQgcHJvZ3JhbSBwcm9jZXNz
aW4KWyAgIDUxLjQxMDI0MF0gIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwNDBGMzAwIGFu
ZCBsaW1pdCAweDAwMEZGRkZGCmcgZGFlbW9uLgpbICAgNTEuNDEwMjQxXSAKMG1dIFN0b3BwZWQg
U3lzdApbICAgNTEuNDIxODg1XSAKZW0gTG9nZ2luZyBTZXJ2aWNlLgpbICAgNTEuNDMzMzQ1XSAj
IFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDBDMEYxMDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYK
WyAgIDUxLjQzMzM0NV0gCjBtXSBTdG9wcGVkIEQtQnUKWyAgIDUxLjQ0MzgzNV0gCnMgU3lzdGVt
IE1lc3NhZ2UgQnVzLgpbICAgNTEuNDU1MTg2XSAjIFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4
MDBDMEY1MDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKWyAgIDUxLjQ1NTE4N10gCjBtXSBTdG9wcGVk
IE9wZW4KWyAgIDUxLjQ2NTIxM10gCkJTRCBTZWN1cmUgU2hlbGwKWyAgIDUxLjQ3NDE4NV0gIyBb
UlVOXQlDcm9zcy1DUFUgTERUIGludmFsaWRhdGlvbgogc2VydmVyLgpbICAgNTEuNDc0MTg2XSAK
WyAgIDUxLjQ4MjI4OF0gIyBbT0tdCUFsbCA1IGl0ZXJhdGlvbnMgc3VjY2VlZGVkClsgICA1MS40
ODIyODldIApbICAgNTEuNDgyNTcyXSAjIFtSVU5dCVRlc3QgZXhlYwpbICAgNTEuNDgyNTczXSAK
WyAgIDUxLjQ4MzU2N10gIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwNDBGQjAwIGFuZCBs
aW1pdCAweDAwMDAwMDJBClsgICA1MS40ODM1NjddIApbICAgNTEuNDgzOTgxXSAjIFtPS10JQ2hp
bGQgc3VjY2VlZGVkClsgICA1MS40ODM5ODJdIApbICAgNTEuNDg0OTcxXSAjIFtPS10JSW52YWxp
ZGF0ZSBEUyB3aXRoIHNldF90aHJlYWRfYXJlYTogbmV3IERTID0gMHgwClsgICA1MS40ODQ5NzJd
IApbICAgNTEuNDg1OTI5XSAjIFtPS10JSW52YWxpZGF0ZSBFUyB3aXRoIHNldF90aHJlYWRfYXJl
YTogbmV3IEVTID0gMHgwClsgICA1MS40ODU5MzBdIApbICAgNTEuNDg2OTYzXSAjIFtPS10JSW52
YWxpZGF0ZSBGUyB3aXRoIHNldF90aHJlYWRfYXJlYTogbmV3IEZTID0gMHgwClsgICA1MS40ODY5
NjNdIApbICAgNTEuNDg3NDAyXSAjIFtPS10JTmV3IEZTQkFTRSB3YXMgemVybwpbICAgNTEuNDg3
NDAzXSAKWyAgIDUxLjQ4ODQyNl0gIyBbT0tdCUludmFsaWRhdGUgR1Mgd2l0aCBzZXRfdGhyZWFk
X2FyZWE6IG5ldyBHUyA9IDB4MApbICAgNTEuNDg4NDI2XSAKMG1dIFN0b3BwZWQgR2V0dApbICAg
NTEuNTQ3NTAyXSAKeSBvbiB0dHkxLgpbICAgNTEuNTU1NjMxXSBvayAzOSBzZWxmdGVzdHM6IHg4
NjogbGR0X2dkdF82NApbICAgNTEuNTU1NjMyXSAKWyAgIDUxLjU2MjQ0OV0gCjBtXSBTdG9wcGVk
IE5GUyAKWyAgIDUxLjU2OTg3NV0gIyBbUlVOXQlDaGVjayBpbnQ4MCByZXR1cm4gcmVncwpbICAg
NTEuNTY5ODc2XSAKc3RhdHVzIG1vbml0b3IgZgpbICAgNTEuNTc2OTU1XSAjIFtPS10JZ2V0cGlk
KCkgcHJlc2VydmVzIHJlZ3MKWyAgIDUxLjU3Njk1Nl0gCm9yIE5GU3YyLzMgbG9ja2kKWyAgIDUx
LjU4NDE5OV0gIyBbT0tdCWtpbGwoZ2V0cGlkKCksIFNJR1VTUjEpIHByZXNlcnZlcyByZWdzClsg
ICA1MS41ODQyMDBdIApuZy4uClsgICA1MS41OTIyMzRdICMgW1JVTl0JcHRyYWNlLWluZHVjZWQg
c3lzY2FsbCByZXN0YXJ0ClsgICA1MS41OTIyMzVdIAowbV0gVW5tb3VudGVkIFJQClsgICA1MS41
OTg3NjNdIApDIFBpcGUgRmlsZSBTeXN0ClsgICA1MS42MDYzNDBdICMgW09LXQlJbml0aWFsIG5y
IGFuZCBhcmdzIGFyZSBjb3JyZWN0ClsgICA1MS42MDYzNDBdIAplbS4KWyAgIDUxLjYxNDIyMV0g
IyBbUlVOXQlSZXN0YXJ0IHRoZSBzeXNjYWxsIChpcCA9IDB4N2Y4NzdjMGQyZjQ5KQpbICAgNTEu
NjE0MjIyXSAKMG1dIFN0b3BwZWQgTG9naQpbICAgNTEuNjIyMjAwXSAKbiBTZXJ2aWNlLgpbICAg
NTEuNjMyMzA4XSAjIFtSVU5dCUNoYW5nZSBuciBhbmQgYXJncyBhbmQgcmVzdGFydCB0aGUgc3lz
Y2FsbCAoaXAgPSAweDdmODc3YzBkMmY0OSkKWyAgIDUxLjYzMjMwOV0gClsgICA1MS42NDIzMDhd
ICMgW09LXQlSZXBsYWNlbWVudCBuciBhbmQgYXJncyBhcmUgY29ycmVjdApbICAgNTEuNjQyMzEw
XSAKICAgICAgICAgU3RvcHBpbgpbICAgNTEuNjQ5NDkzXSAjIFtPS10JQ2hpbGQgZXhpdGVkIGNs
ZWFubHkKZyBQZXJtaXQgVXNlciBTZQpbICAgNTEuNjQ5NDk0XSAKc3Npb25zLi4uClsgICA1MS42
NTc5NTldICMgW1JVTl0Ja2VybmVsIHN5c2NhbGwgcmVzdGFydCB1bmRlciBwdHJhY2UKWyAgIDUx
LjY1Nzk2MF0gCiAgICAgICAgIFN0b3BwaW5nIC9ldGMvcmMubG9jYWwgQ29tcGF0aWJpbGl0eS4u
LgogICAgICAgICBVbm1vdW50aW5nIC9pbm4vcmVzdWx0Li4uCiAgICAgICAgIFN0b3BwaW5nIExT
QjogRXhlY3V0ZSB0aGUga2V4ZWMgLWUgY29tbWFuZCB0byByZWJvb3Qgc3lzdGVtLi4uCiAgICAg
ICAgIFN0b3BwaW5nIFJhaXNlIG5ldHdvcmsgaW50ZXJmYWNlcy4uLgogICAgICAgICBTdG9wcGlu
ZyBMb2FkL1NhdmUgUmFuZG9tIFNlZWQuLi4KICAgICAgICAgU3RvcHBpbmcgTmV0d29yayBUaW1l
IFN5bmNocm9uaXphdGlvbi4uLgogICAgICAgICBTdG9wcGluZyBVcGRhdGUgVVRNUCBhYm91dCBT
eXN0ZW0gQm9vdC9TaHV0ZG93bi4uLgogICAgICAgICBVbm1vdW50aW5nIC90bXAuLi4KICAgICAg
ICAgVW5tb3VudGluZyAvb3B0L3Jvb3Rmcy4uLgogICAgICAgICBTdGFydGluZyBSZWJvb3QuLi4K
WyAgIDUyLjI4Mjg2M10gd2F0Y2hkb2c6IHdhdGNoZG9nMDogd2F0Y2hkb2cgZGlkIG5vdCBzdG9w
IQpGYWlsZWQgdG8gcmVhZCByClsgICA1Mi4zMTE4ODddIGt2bTogZXhpdGluZyBoYXJkd2FyZSB2
aXJ0dWFsaXphdGlvbgplYm9vdCBwYXJhbWV0ZXIgZmlsZTogTm8gc3VjaCBmaWxlIG9yIGRpcmVj
dG9yeQpbICAgNTIuMzgyODI1XSBzZCAwOjA6MDowOiBbc2RhXSBTeW5jaHJvbml6aW5nIFNDU0kg
Y2FjaGUKWyAgIDUyLjM5MDYzMl0gZTEwMDBlOiBFRUUgVFggTFBJIFRJTUVSOiAwMDAwMDAxMQpy
ZWJvb3Q6IFJlc3RhcnRpbmcgc3lzdGVtCg==

--===============2007533451001318663==
Content-Type: text/plain
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="kernel-selftests.ksh"

S0VSTkVMIFNFTEZURVNUUzogbGludXhfaGVhZGVyc19kaXIgaXMgL3Vzci9zcmMvbGludXgtaGVh
ZGVycy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5
NTc0OQoyMDIwLTA2LTIxIDA5OjMzOjU5IGxuIC1zZiAvdXNyL2Jpbi9jbGFuZwoyMDIwLTA2LTIx
IDA5OjMzOjU5IGxuIC1zZiAvdXNyL2Jpbi9sbGMKMjAyMC0wNi0yMSAwOTozMzo1OSBzZWQgLWkg
cy9kZWZhdWx0X3RpbWVvdXQ9NDUvZGVmYXVsdF90aW1lb3V0PTMwMC8ga3NlbGZ0ZXN0L3J1bm5l
ci5zaAoyMDIwLTA2LTIxIDA5OjMzOjU5IG1ha2UgcnVuX3Rlc3RzIC1DIHg4NgptYWtlOiBFbnRl
cmluZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1k
ODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2Vs
ZnRlc3RzL3g4NicKZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJo
ZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVz
dGluZy9zZWxmdGVzdHMveDg2L3NpbmdsZV9zdGVwX3N5c2NhbGxfMzIgLU8yIC1nIC1zdGQ9Z251
OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBz
aW5nbGVfc3RlcF9zeXNjYWxsLmMgLWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9w
ZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2Rl
MmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc3lzcmV0X3NzX2F0dHJz
XzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERf
MzIgLURDQU5fQlVJTERfNjQgc3lzcmV0X3NzX2F0dHJzLmMgLWxydCAtbGRsIC1sbQpnY2MgLW0z
MiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdh
NjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYv
c3lzY2FsbF9udF8zMiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1E
Q0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHN5c2NhbGxfbnQuYyAtbHJ0IC1sZGwgLWxtCmdj
YyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5
YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3Rz
L3g4Ni90ZXN0X21yZW1hcF92ZHNvXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxs
IC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgdGVzdF9tcmVtYXBfdmRzby5j
IC1scnQgLWxkbCAtbG0KZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0
LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMv
dGVzdGluZy9zZWxmdGVzdHMveDg2L2NoZWNrX2luaXRpYWxfcmVnX3N0YXRlXzMyIC1PMiAtZyAt
c3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLVdsLC1lcmVhbF9zdGFydCAtc3RhdGlj
IC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IGNoZWNrX2luaXRpYWxfcmVnX3N0YXRlLmMg
LWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQt
cmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90
ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc2lncmV0dXJuXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhy
ZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgc2lncmV0dXJu
LmMgLWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZf
NjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29s
cy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvaW9wbF8zMiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVh
ZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IGlvcGwuYyAtbHJ0
IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVs
LTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rp
bmcvc2VsZnRlc3RzL3g4Ni9pb3Blcm1fMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdh
bGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBpb3Blcm0uYyAtbHJ0IC1s
ZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcu
Ni1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcv
c2VsZnRlc3RzL3g4Ni9wcm90ZWN0aW9uX2tleXNfMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJl
YWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBwcm90ZWN0aW9u
X2tleXMuYyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3Rz
LXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5
L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni90ZXN0X3Zkc29fMzIgLU8yIC1nIC1zdGQ9Z251
OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB0
ZXN0X3Zkc28uYyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRl
c3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1
NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni90ZXN0X3ZzeXNjYWxsXzMyIC1PMiAtZyAt
c3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJ
TERfNjQgdGVzdF92c3lzY2FsbC5jIC1scnQgLWxkbCAtbG0KZ2NjIC1tMzIgLW8gL3Vzci9zcmMv
cGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNk
ZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L21vdl9zc190cmFwXzMy
IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIg
LURDQU5fQlVJTERfNjQgbW92X3NzX3RyYXAuYyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91
c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRh
ZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9zeXNjYWxs
X2FyZ19mYXVsdF8zMiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1E
Q0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHN5c2NhbGxfYXJnX2ZhdWx0LmMgLWxydCAtbGRs
IC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYt
ZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3Nl
bGZ0ZXN0cy94ODYvZW50cnlfZnJvbV92bTg2XzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFk
IC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgZW50cnlfZnJvbV92
bTg2LmMgLWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14
ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90
b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvdGVzdF9zeXNjYWxsX3Zkc29fMzIgLU8yIC1nIC1z
dGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlM
RF82NCB0ZXN0X3N5c2NhbGxfdmRzby5jIHRodW5rc18zMi5TIC1scnQgLWxkbCAtbG0KZ2NjIC1t
MzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3
YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2
L3Vud2luZF92ZHNvXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUg
LURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgdW53aW5kX3Zkc28uYyAtbHJ0IC1sZGwgLWxt
CmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNm
OTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRl
c3RzL3g4Ni90ZXN0X0ZDTU9WXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1u
by1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgdGVzdF9GQ01PVi5jIC1scnQgLWxk
bCAtbG0KZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42
LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9z
ZWxmdGVzdHMveDg2L3Rlc3RfRkNPTUlfMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdh
bGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB0ZXN0X0ZDT01JLmMgLWxy
dCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhl
bC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0
aW5nL3NlbGZ0ZXN0cy94ODYvdGVzdF9GSVNUVFBfMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJl
YWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB0ZXN0X0ZJU1RU
UC5jIC1scnQgLWxkbCAtbG0KZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2
XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9v
bHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Zkc29fcmVzdG9yZXJfMzIgLU8yIC1nIC1zdGQ9Z251
OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB2
ZHNvX3Jlc3RvcmVyLmMgLWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3Nl
bGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2
NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvbGR0X2dkdF8zMiAtTzIgLWcgLXN0
ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxE
XzY0IGxkdF9nZHQuYyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2Vs
ZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0
ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9wdHJhY2Vfc3lzY2FsbF8zMiAtTzIg
LWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FO
X0JVSUxEXzY0IHB0cmFjZV9zeXNjYWxsLmMgcmF3X3N5c2NhbGxfaGVscGVyXzMyLlMgLWxydCAt
bGRsIC1sbQpnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03
LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5n
L3NlbGZ0ZXN0cy94ODYvc2luZ2xlX3N0ZXBfc3lzY2FsbF82NCAtTzIgLWcgLXN0ZD1nbnU5OSAt
cHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHNpbmds
ZV9zdGVwX3N5c2NhbGwuYyAtbHJ0IC1sZGwKZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxm
dGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRk
OTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3N5c3JldF9zc19hdHRyc182NCAtTzIg
LWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FO
X0JVSUxEXzY0IHN5c3JldF9zc19hdHRycy5jIHRodW5rcy5TIC1scnQgLWxkbApnY2MgLW02NCAt
byAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3
OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc3lz
Y2FsbF9udF82NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FO
X0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHN5c2NhbGxfbnQuYyAtbHJ0IC1sZGwKZ2NjIC1tNjQg
LW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYz
NzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Rl
c3RfbXJlbWFwX3Zkc29fNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBp
ZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB0ZXN0X21yZW1hcF92ZHNvLmMgLWxydCAt
bGRsCmdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1k
ODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2Vs
ZnRlc3RzL3g4Ni9jaGVja19pbml0aWFsX3JlZ19zdGF0ZV82NCAtTzIgLWcgLXN0ZD1nbnU5OSAt
cHRocmVhZCAtV2FsbCAtbm8tcGllIC1XbCwtZXJlYWxfc3RhcnQgLXN0YXRpYyAtRENBTl9CVUlM
RF8zMiAtRENBTl9CVUlMRF82NCBjaGVja19pbml0aWFsX3JlZ19zdGF0ZS5jIC1scnQgLWxkbApn
Y2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1
OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0
cy94ODYvc2lncmV0dXJuXzY0IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1w
aWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgc2lncmV0dXJuLmMgLWxydCAtbGRsCmdj
YyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5
YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3Rz
L3g4Ni9pb3BsXzY0IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURD
QU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgaW9wbC5jIC1scnQgLWxkbApnY2MgLW02NCAtbyAv
dXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0
YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvaW9wZXJt
XzY0IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERf
MzIgLURDQU5fQlVJTERfNjQgaW9wZXJtLmMgLWxydCAtbGRsCmdjYyAtbTY0IC1vIC91c3Ivc3Jj
L3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIz
ZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9wcm90ZWN0aW9uX2tl
eXNfNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlM
RF8zMiAtRENBTl9CVUlMRF82NCBwcm90ZWN0aW9uX2tleXMuYyAtbHJ0IC1sZGwKZ2NjIC1tNjQg
LW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYz
NzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Rl
c3RfdmRzb182NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FO
X0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHRlc3RfdmRzby5jIC1scnQgLWxkbApnY2MgLW02NCAt
byAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3
OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvdGVz
dF92c3lzY2FsbF82NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1E
Q0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHRlc3RfdnN5c2NhbGwuYyAtbHJ0IC1sZGwKZ2Nj
IC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5NTli
NWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMv
eDg2L21vdl9zc190cmFwXzY0IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1w
aWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgbW92X3NzX3RyYXAuYyAtbHJ0IC1sZGwK
Z2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy42LWQ4M2Y5
NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVzdGluZy9zZWxmdGVz
dHMveDg2L3N5c2NhbGxfYXJnX2ZhdWx0XzY0IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1X
YWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgc3lzY2FsbF9hcmdfZmF1
bHQuYyAtbHJ0IC1sZGwKZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0
LXJoZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMv
dGVzdGluZy9zZWxmdGVzdHMveDg2L2ZzZ3NiYXNlXzY0IC1PMiAtZyAtc3RkPWdudTk5IC1wdGhy
ZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgZnNnc2Jhc2Uu
YyAtbHJ0IC1sZGwKZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJo
ZWwtNy42LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkvdG9vbHMvdGVz
dGluZy9zZWxmdGVzdHMveDg2L3N5c3JldF9yaXBfNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJl
YWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBzeXNyZXRfcmlw
LmMgLWxydCAtbGRsCmdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1y
aGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rl
c3Rpbmcvc2VsZnRlc3RzL3g4Ni9zeXNjYWxsX251bWJlcmluZ182NCAtTzIgLWcgLXN0ZD1nbnU5
OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHN5
c2NhbGxfbnVtYmVyaW5nLmMgLWxydCAtbGRsCmdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2Vs
ZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0
ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9sZHRfZ2R0XzY0IC1PMiAtZyAtc3Rk
PWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERf
NjQgbGR0X2dkdC5jIC1scnQgLWxkbApnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0
cy14ODZfNjQtcmhlbC03LjYtZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0
OS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvcHRyYWNlX3N5c2NhbGxfNjQgLU8yIC1nIC1z
dGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlM
RF82NCBwdHJhY2Vfc3lzY2FsbC5jIC1scnQgLWxkbApUQVAgdmVyc2lvbiAxMwoxLi40MAojIHNl
bGZ0ZXN0czogeDg2OiBzaW5nbGVfc3RlcF9zeXNjYWxsXzMyCiMgW1JVTl0JU2V0IFRGIGFuZCBj
aGVjayBub3AKIyBbT0tdCVN1cnZpdmVkIHdpdGggVEYgc2V0IGFuZCAxNCB0cmFwcwojIFtSVU5d
CVNldCBURiBhbmQgY2hlY2sgaW50ODAKIyBbT0tdCVN1cnZpdmVkIHdpdGggVEYgc2V0IGFuZCAx
NCB0cmFwcwojIFtSVU5dCVNldCBURiBhbmQgY2hlY2sgYSBmYXN0IHN5c2NhbGwKIyBbT0tdCVN1
cnZpdmVkIHdpdGggVEYgc2V0IGFuZCA0MyB0cmFwcwojIFtSVU5dCUZhc3Qgc3lzY2FsbCB3aXRo
IFRGIGNsZWFyZWQKIyBbT0tdCU5vdGhpbmcgdW5leHBlY3RlZCBoYXBwZW5lZAojIFtSVU5dCVNl
dCBURiBhbmQgY2hlY2sgU1lTRU5URVIKIyAJR290IFNJR1NFR1Ygd2l0aCBSSVA9ZjdmNDc1Njks
IFRGPTI1NgojIFtSVU5dCUZhc3Qgc3lzY2FsbCB3aXRoIFRGIGNsZWFyZWQKIyBbT0tdCU5vdGhp
bmcgdW5leHBlY3RlZCBoYXBwZW5lZApvayAxIHNlbGZ0ZXN0czogeDg2OiBzaW5nbGVfc3RlcF9z
eXNjYWxsXzMyCiMgc2VsZnRlc3RzOiB4ODY6IHN5c3JldF9zc19hdHRyc18zMgojIFtSVU5dCVN5
c2NhbGxzIGZvbGxvd2VkIGJ5IFNTIHZhbGlkYXRpb24KIyBbT0tdCVdlIHN1cnZpdmVkCm9rIDIg
c2VsZnRlc3RzOiB4ODY6IHN5c3JldF9zc19hdHRyc18zMgojIHNlbGZ0ZXN0czogeDg2OiBzeXNj
YWxsX250XzMyCiMgW1JVTl0JU2V0IE5UIGFuZCBpc3N1ZSBhIHN5c2NhbGwKIyBbT0tdCVRoZSBz
eXNjYWxsIHdvcmtlZCBhbmQgZmxhZ3MgYXJlIHN0aWxsIHNldAojIFtSVU5dCVNldCBOVHxURiBh
bmQgaXNzdWUgYSBzeXNjYWxsCiMgW09LXQlUaGUgc3lzY2FsbCB3b3JrZWQgYW5kIGZsYWdzIGFy
ZSBzdGlsbCBzZXQKb2sgMyBzZWxmdGVzdHM6IHg4Njogc3lzY2FsbF9udF8zMgojIHNlbGZ0ZXN0
czogeDg2OiB0ZXN0X21yZW1hcF92ZHNvXzMyCiMgCUFUX1NZU0lORk9fRUhEUiBpcyAweGY3ZmJi
MDAwCiMgW05PVEVdCU1vdmluZyB2RFNPOiBbMHhmN2ZiYjAwMCwgMHhmN2ZiYzAwMF0gLT4gWzB4
ZjdmYjQwMDAsIDB4ZjdmYjUwMDBdCiMgW05PVEVdCXZEU08gcGFydGlhbCBtb3ZlIGZhaWxlZCwg
d2lsbCB0cnkgd2l0aCBiaWdnZXIgc2l6ZQojIFtOT1RFXQlNb3ZpbmcgdkRTTzogWzB4ZjdmYmIw
MDAsIDB4ZjdmYmQwMDBdIC0+IFsweGY3ZmIzMDAwLCAweGY3ZmI1MDAwXQojIFtPS10Kb2sgNCBz
ZWxmdGVzdHM6IHg4NjogdGVzdF9tcmVtYXBfdmRzb18zMgojIHNlbGZ0ZXN0czogeDg2OiBjaGVj
a19pbml0aWFsX3JlZ19zdGF0ZV8zMgojIFtPS10JQWxsIEdQUnMgZXhjZXB0IFNQIGFyZSAwCiMg
W09LXQlGTEFHUyBpcyAweDIwMgpvayA1IHNlbGZ0ZXN0czogeDg2OiBjaGVja19pbml0aWFsX3Jl
Z19zdGF0ZV8zMgojIHNlbGZ0ZXN0czogeDg2OiBzaWdyZXR1cm5fMzIKIyBbT0tdCXNldF90aHJl
YWRfYXJlYSByZWZ1c2VkIDE2LWJpdCBkYXRhCiMgW09LXQlzZXRfdGhyZWFkX2FyZWEgcmVmdXNl
ZCAxNi1iaXQgZGF0YQojIFtSVU5dCVZhbGlkIHNpZ3JldHVybjogNjQtYml0IENTICgzMyksIDMy
LWJpdCBTUyAoMmIsIEdEVCkKIyBbT0tdCWFsbCByZWdpc3RlcnMgb2theQojIFtSVU5dCVZhbGlk
IHNpZ3JldHVybjogMzItYml0IENTICgyMyksIDMyLWJpdCBTUyAoMmIsIEdEVCkKIyBbT0tdCWFs
bCByZWdpc3RlcnMgb2theQojIFtSVU5dCVZhbGlkIHNpZ3JldHVybjogMTYtYml0IENTICgzNyks
IDMyLWJpdCBTUyAoMmIsIEdEVCkKIyBbT0tdCWFsbCByZWdpc3RlcnMgb2theQojIFtSVU5dCVZh
bGlkIHNpZ3JldHVybjogNjQtYml0IENTICgzMyksIDE2LWJpdCBTUyAoM2YpCiMgW09LXQlhbGwg
cmVnaXN0ZXJzIG9rYXkKIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDMyLWJpdCBDUyAoMjMpLCAx
Ni1iaXQgU1MgKDNmKQojIFtPS10JYWxsIHJlZ2lzdGVycyBva2F5CiMgW1JVTl0JVmFsaWQgc2ln
cmV0dXJuOiAxNi1iaXQgQ1MgKDM3KSwgMTYtYml0IFNTICgzZikKIyBbT0tdCWFsbCByZWdpc3Rl
cnMgb2theQojIFtSVU5dCTY0LWJpdCBDUyAoMzMpLCBib2d1cyBTUyAoNDcpCiMgW09LXQlHb3Qg
I0dQKDB4MCkgKGkuZS4gU2VnbWVudGF0aW9uIGZhdWx0KQojIFtSVU5dCTMyLWJpdCBDUyAoMjMp
LCBib2d1cyBTUyAoNDcpCiMgW09LXQlHb3QgI0dQKDB4MCkgKGkuZS4gU2VnbWVudGF0aW9uIGZh
dWx0KQojIFtSVU5dCTE2LWJpdCBDUyAoMzcpLCBib2d1cyBTUyAoNDcpCiMgW09LXQlHb3QgI0dQ
KDB4MCkgKGkuZS4gU2VnbWVudGF0aW9uIGZhdWx0KQojIFtSVU5dCTY0LWJpdCBDUyAoMzMpLCBi
b2d1cyBTUyAoMjMpCiMgW09LXQlHb3QgI0dQKDB4MjApIChpLmUuIEdEVCBpbmRleCA0LCBTZWdt
ZW50YXRpb24gZmF1bHQpCiMgW1JVTl0JMzItYml0IENTICgyMyksIGJvZ3VzIFNTICgyMykKIyBb
T0tdCUdvdCAjR1AoMHgyMCkgKGkuZS4gR0RUIGluZGV4IDQsIFNlZ21lbnRhdGlvbiBmYXVsdCkK
IyBbUlVOXQkxNi1iaXQgQ1MgKDM3KSwgYm9ndXMgU1MgKDIzKQojIFtPS10JR290ICNHUCgweDIw
KSAoaS5lLiBHRFQgaW5kZXggNCwgU2VnbWVudGF0aW9uIGZhdWx0KQojIFtSVU5dCTMyLWJpdCBD
UyAoNGYpLCBib2d1cyBTUyAoMmIpCiMgW09LXQlHb3QgI05QKDB4NGMpIChpLmUuIExEVCBpbmRl
eCA5LCBCdXMgZXJyb3IpCiMgW1JVTl0JMzItYml0IENTICgyMyksIGJvZ3VzIFNTICg1NykKIyBb
T0tdCUdvdCAjR1AoMHgwKSAoaS5lLiBTZWdtZW50YXRpb24gZmF1bHQpCm9rIDYgc2VsZnRlc3Rz
OiB4ODY6IHNpZ3JldHVybl8zMgojIHNlbGZ0ZXN0czogeDg2OiBpb3BsXzMyCiMgW09LXQlDTEkg
ZmF1bHRlZAojIFtPS10JU1RJIGZhdWx0ZWQKIyBbT0tdCW91dGIgdG8gMHg4MCB3b3JrZWQKIyBb
T0tdCW91dGIgdG8gMHg4MCB3b3JrZWQKIyBbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKIyAJY2hp
bGQ6IHNldCBJT1BMIHRvIDMKIyBbUlVOXQljaGlsZDogd3JpdGUgdG8gMHg4MAojIFtPS10JQ0xJ
IGZhdWx0ZWQKIyBbT0tdCVNUSSBmYXVsdGVkCiMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkCiMg
W09LXQlvdXRiIHRvIDB4ODAgd29ya2VkCiMgW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCiMgW09L
XQlDaGlsZCBzdWNjZWVkZWQKIyBbUlVOXQlwYXJlbnQ6IHdyaXRlIHRvIDB4ODAgKHNob3VsZCBm
YWlsKQojIFtPS10Jb3V0YiB0byAweDgwIGZhaWxlZAojIFtPS10JQ0xJIGZhdWx0ZWQKIyBbT0td
CVNUSSBmYXVsdGVkCiMgCWlvcGwoMykKIyAJRHJvcCBwcml2aWxlZ2VzCiMgW1JVTl0JaW9wbCgz
KSB1bnByaXZpbGVnZWQgYnV0IHdpdGggSU9QTD09MwojIFtSVU5dCWlvcGwoMCkgdW5wcml2aWxl
Z2VkCiMgW1JVTl0JaW9wbCgzKSB1bnByaXZpbGVnZWQKIyBbT0tdCUZhaWxlZCBhcyBleHBlY3Rl
ZApvayA3IHNlbGZ0ZXN0czogeDg2OiBpb3BsXzMyCiMgc2VsZnRlc3RzOiB4ODY6IGlvcGVybV8z
MgojIFtPS10Jb3V0YiB0byAweDgwIGZhaWxlZAojIFtPS10Jb3V0YiB0byAweGVkIGZhaWxlZAoj
IFtSVU5dCWVuYWJsZSAweDgwCiMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkCiMgW09LXQlvdXRi
IHRvIDB4ZWQgZmFpbGVkCiMgW1JVTl0JZGlzYWJsZSAweDgwCiMgW09LXQlvdXRiIHRvIDB4ODAg
ZmFpbGVkCiMgW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCiMgW1JVTl0JY2hpbGQ6IGNoZWNrIHRo
YXQgd2UgaW5oZXJpdGVkIHBlcm1pc3Npb25zCiMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkCiMg
W09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCiMgW1JVTl0JY2hpbGQ6IEV4dGVuZCBwZXJtaXNzaW9u
cyB0byAweDgxCiMgW1JVTl0JY2hpbGQ6IERyb3AgcGVybWlzc2lvbnMgdG8gMHg4MAojIFtPS10J
b3V0YiB0byAweDgwIGZhaWxlZAojIFtPS10Jb3V0YiB0byAweDgwIGZhaWxlZAojIFtPS10Jb3V0
YiB0byAweGVkIGZhaWxlZAojIFtSVU5dCWVuYWJsZSAweDgwCiMgW09LXQlvdXRiIHRvIDB4ODAg
d29ya2VkCiMgW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCiMgW1JVTl0JZGlzYWJsZSAweDgwCiMg
W09LXQlvdXRiIHRvIDB4ODAgZmFpbGVkCiMgW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCiMgW09L
XQlDaGlsZCBzdWNjZWVkZWQKIyAJVmVyaWZ5IHRoYXQgdW5zaGFyaW5nIHRoZSBiaXRtYXAgd29y
a2VkCiMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkCiMgCURyb3AgcHJpdmlsZWdlcwojIFtSVU5d
CWRpc2FibGUgMHg4MAojIFtPS10JaXQgd29ya2VkCiMgW1JVTl0JZW5hYmxlIDB4ODAgYWdhaW4K
IyBbT0tdCWl0IGZhaWxlZApvayA4IHNlbGZ0ZXN0czogeDg2OiBpb3Blcm1fMzIKIyBzZWxmdGVz
dHM6IHg4NjogcHJvdGVjdGlvbl9rZXlzXzMyCiMgaGFzIHBrdTogMAojIHJ1bm5pbmcgUEtFWSB0
ZXN0cyBmb3IgdW5zdXBwb3J0ZWQgQ1BVL09TCm9rIDkgc2VsZnRlc3RzOiB4ODY6IHByb3RlY3Rp
b25fa2V5c18zMgojIHNlbGZ0ZXN0czogeDg2OiB0ZXN0X3Zkc29fMzIKIyBXYXJuaW5nOiBmYWls
ZWQgdG8gZmluZCBnZXRjcHUgaW4gdkRTTwojIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBm
b3IgY2xvY2sgQ0xPQ0tfUkVBTFRJTUUgKDApLi4uCiMgCTE1OTI3MDMyNDMuNTA5NzM5Mzc3IDE1
OTI3MDMyNDMuNTA5NzQzNTQxIDE1OTI3MDMyNDMuNTA5NzQzNzM4CiMgW1JVTl0JVGVzdGluZyBj
bG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19NT05PVE9OSUMgKDEpLi4uCiMgCTM3LjY5Mjg5
OTQ3OCAzNy42OTI4OTk4OTIgMzcuNjkyOTAwMDU2CiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0
aW1lIGZvciBjbG9jayBDTE9DS19QUk9DRVNTX0NQVVRJTUVfSUQgKDIpLi4uCiMgCTAuMDAwNzIx
NTM5IDAuMDAwNzIyMjU4IDAuMDAwNzIyODExCiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1l
IGZvciBjbG9jayBDTE9DS19USFJFQURfQ1BVVElNRV9JRCAoMykuLi4KIyAJMC4wMDA3MjQ3MzMg
MC4wMDA3MjUyNjIgMC4wMDA3MjU3ODEKIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9y
IGNsb2NrIENMT0NLX01PTk9UT05JQ19SQVcgKDQpLi4uCiMgCTM2LjQ5NTM2Njk2MCAzNi40OTUz
NjczMjMgMzYuNDk1MzY3NTM0CiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9j
ayBDTE9DS19SRUFMVElNRV9DT0FSU0UgKDUpLi4uCiMgCTE1OTI3MDMyNDMuNTA5MzU1OTc4IDE1
OTI3MDMyNDMuNTA5MzU1OTc4IDE1OTI3MDMyNDMuNTA5MzU1OTc4CiMgW1JVTl0JVGVzdGluZyBj
bG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19NT05PVE9OSUNfQ09BUlNFICg2KS4uLgojIAkz
Ny42OTI1MDg5NjMgMzcuNjkyNTA4OTYzIDM3LjY5MjUwODk2MwojIFtSVU5dCVRlc3RpbmcgY2xv
Y2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfQk9PVFRJTUUgKDcpLi4uCiMgCTM3LjY5MjkxMzAy
NSAzNy42OTI5MTMzNjggMzcuNjkyOTEzNTI1CiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1l
IGZvciBjbG9jayBDTE9DS19SRUFMVElNRV9BTEFSTSAoOCkuLi4KIyAJMTU5MjcwMzI0My41MDk3
NjIwMjcgMTU5MjcwMzI0My41MDk3NjI1MzQgMTU5MjcwMzI0My41MDk3NjMwMjMKIyBbUlVOXQlU
ZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX0JPT1RUSU1FX0FMQVJNICg5KS4u
LgojIAkzNy42OTI5MTc0ODIgMzcuNjkyOTE3OTkyIDM3LjY5MjkxODQ4OAojIFtSVU5dCVRlc3Rp
bmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfU0dJX0NZQ0xFICgxMCkuLi4KIyBbT0td
CU5vIHN1Y2ggY2xvY2suCiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBD
TE9DS19UQUkgKDExKS4uLgojIAkxNTkyNzAzMjQzLjUwOTc2ODQwOCAxNTkyNzAzMjQzLjUwOTc2
ODc1MiAxNTkyNzAzMjQzLjUwOTc2ODkxMAojIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBm
b3IgY2xvY2sgaW52YWxpZCAoLTEpLi4uCiMgW09LXQlObyBzdWNoIGNsb2NrLgojIFtSVU5dCVRl
c3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgaW52YWxpZCAoLTIxNDc0ODM2NDgpLi4uCiMg
W09LXQlObyBzdWNoIGNsb2NrLgojIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xv
Y2sgaW52YWxpZCAoMjE0NzQ4MzY0NykuLi4KIyBbT0tdCU5vIHN1Y2ggY2xvY2suCiMgW1JVTl0J
VGVzdGluZyBnZXR0aW1lb2ZkYXkuLi4KIyAJMTU5MjcwMzI0My41MDk3NzMgMTU5MjcwMzI0My41
MDk3NzQgMTU5MjcwMzI0My41MDk3NzQKIyBbT0tdCXRpbWV6b25lcyBtYXRjaDogbWludXRlc3dl
c3Q9LTQ4MCwgZHN0dGltZT0wCiMgW1JVTl0JVGVzdGluZyBnZXRjcHUuLi4KIyBbT0tdCUNQVSAw
OiBzeXNjYWxsOiBjcHUgMCwgbm9kZSAwCiMgW09LXQlDUFUgMTogc3lzY2FsbDogY3B1IDEsIG5v
ZGUgMAojIFtPS10JQ1BVIDI6IHN5c2NhbGw6IGNwdSAyLCBub2RlIDAKIyBbT0tdCUNQVSAzOiBz
eXNjYWxsOiBjcHUgMywgbm9kZSAwCiMgW09LXQlDUFUgNDogc3lzY2FsbDogY3B1IDQsIG5vZGUg
MAojIFtPS10JQ1BVIDU6IHN5c2NhbGw6IGNwdSA1LCBub2RlIDAKIyBbT0tdCUNQVSA2OiBzeXNj
YWxsOiBjcHUgNiwgbm9kZSAwCiMgW09LXQlDUFUgNzogc3lzY2FsbDogY3B1IDcsIG5vZGUgMApv
ayAxMCBzZWxmdGVzdHM6IHg4NjogdGVzdF92ZHNvXzMyCiMgc2VsZnRlc3RzOiB4ODY6IHRlc3Rf
dnN5c2NhbGxfMzIKIyBbTk9URV0JZmFpbGVkIHRvIGZpbmQgZ2V0Y3B1IGluIHZEU08KIyBbUlVO
XQl0ZXN0IGdldHRpbWVvZmRheSgpCiMgCXZEU08gdGltZSBvZmZzZXRzOiAwLjAwMDAwNCAwLjAw
MDAwMAojIFtPS10JdkRTTyBnZXR0aW1lb2ZkYXkoKSdzIHRpbWV2YWwgd2FzIG9rYXkKIyBbUlVO
XQl0ZXN0IHRpbWUoKQojIFtPS10JdkRTTyB0aW1lKCkgaXMgb2theQojIFtSVU5dCWdldGNwdSgp
IG9uIENQVSAwCiMgW1JVTl0JZ2V0Y3B1KCkgb24gQ1BVIDEKb2sgMTEgc2VsZnRlc3RzOiB4ODY6
IHRlc3RfdnN5c2NhbGxfMzIKIyBzZWxmdGVzdHM6IHg4NjogbW92X3NzX3RyYXBfMzIKIyAJU1Mg
PSAweDJiLCAmU1MgPSAweDB4ODA0ZDExYwojIAlQUl9TRVRfUFRSQUNFUl9BTlkgc3VjY2VlZGVk
CiMgCVNldCB1cCBhIHdhdGNocG9pbnQKIyAJRFIwID0gODA0ZDExYywgRFIxID0gODA0ODg2Mywg
RFI3ID0gNzAwMGEKIyAJU1MgPSAweDJiLCAmU1MgPSAweDB4ODA0ZDExYwojIAlQUl9TRVRfUFRS
QUNFUl9BTlkgc3VjY2VlZGVkCiMgCVNldCB1cCBhIHdhdGNocG9pbnQKIyBbUlVOXQlSZWFkIGZy
b20gd2F0Y2hlZCBtZW1vcnkgKHNob3VsZCBnZXQgU0lHVFJBUCkKIyAJR290IFNJR1RSQVAgd2l0
aCBSSVA9ODA0ODZlZCwgRUZMQUdTLlJGPTAKIyBbUlVOXQlNT1YgU1M7IElOVDMKIyAJR290IFNJ
R1RSQVAgd2l0aCBSSVA9ODA0ODZmZSwgRUZMQUdTLlJGPTAKIyBbUlVOXQlNT1YgU1M7IElOVCAz
CiMgCUdvdCBTSUdUUkFQIHdpdGggUklQPTgwNDg3MTAsIEVGTEFHUy5SRj0wCiMgW1JVTl0JTU9W
IFNTOyBDUyBDUyBJTlQzCiMgCUdvdCBTSUdUUkFQIHdpdGggUklQPTgwNDg3MjMsIEVGTEFHUy5S
Rj0wCiMgW1JVTl0JTU9WIFNTOyBDU3gxNCBJTlQzCiMgCUdvdCBTSUdUUkFQIHdpdGggUklQPTgw
NDg3NDIsIEVGTEFHUy5SRj0wCiMgW1JVTl0JTU9WIFNTOyBJTlQgNAojIAlHb3QgU0lHU0VHViB3
aXRoIFJJUD04MDQ4NzZjCiMgW1JVTl0JTU9WIFNTOyBJTlRPCiMgCUdvdCBTSUdUUkFQIHdpdGgg
UklQPTgwNDg3OWMsIEVGTEFHUy5SRj0wCiMgW1JVTl0JTU9WIFNTOyBJQ0VCUAojIAlHb3QgU0lH
VFJBUCB3aXRoIFJJUD04MDQ4YjExLCBFRkxBR1MuUkY9MAojIFtSVU5dCU1PViBTUzsgQ0xJCiMg
CUdvdCBTSUdTRUdWIHdpdGggUklQPTgwNDhhZDYKIyBbUlVOXQlNT1YgU1M7ICNQRgojIAlHb3Qg
U0lHU0VHViB3aXRoIFJJUD04MDQ4YTk4CiMgW1JVTl0JTU9WIFNTOyBJTlQgMQojIAlHb3QgU0lH
U0VHViB3aXRoIFJJUD04MDQ4ODQzCiMgW1JVTl0JTU9WIFNTOyBicmVha3BvaW50ZWQgTk9QCiMg
CUdvdCBTSUdUUkFQIHdpdGggUklQPTgwNDg4NjQsIEVGTEFHUy5SRj0wCiMgW1JVTl0JTU9WIFNT
OyBTWVNFTlRFUgojIAlHb3QgU0lHU0VHViB3aXRoIFJJUD1mN2YzYzU2OQojIFtSVU5dCU1PViBT
UzsgSU5UICQweDgwCiMgW09LXQlJIGF0ZW4ndCBkZWFkCm9rIDEyIHNlbGZ0ZXN0czogeDg2OiBt
b3Zfc3NfdHJhcF8zMgojIHNlbGZ0ZXN0czogeDg2OiBzeXNjYWxsX2FyZ19mYXVsdF8zMgojIFtS
VU5dCVNZU0VOVEVSIHdpdGggaW52YWxpZCBzdGF0ZQojIFtPS10JU2VlbXMgb2theQojIFtSVU5d
CVNZU0NBTEwgd2l0aCBpbnZhbGlkIHN0YXRlCiMgW1NLSVBdCUlsbGVnYWwgaW5zdHJ1Y3Rpb24K
IyBbUlVOXQlTWVNFTlRFUiB3aXRoIFRGIGFuZCBpbnZhbGlkIHN0YXRlCiMgW09LXQlTZWVtcyBv
a2F5CiMgW1JVTl0JU1lTQ0FMTCB3aXRoIFRGIGFuZCBpbnZhbGlkIHN0YXRlCiMgW1NLSVBdCUls
bGVnYWwgaW5zdHJ1Y3Rpb24Kb2sgMTMgc2VsZnRlc3RzOiB4ODY6IHN5c2NhbGxfYXJnX2ZhdWx0
XzMyCiMgc2VsZnRlc3RzOiB4ODY6IGVudHJ5X2Zyb21fdm04Nl8zMgojIFtSVU5dCSNCUiBmcm9t
IHZtODYgbW9kZQojIFtTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKIyBbUlVOXQlTWVNFTlRFUiBm
cm9tIHZtODYgbW9kZQojIFtTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKIyBbUlVOXQlTWVNDQUxM
IGZyb20gdm04NiBtb2RlCiMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZAojIFtSVU5dCVNUSSB3
aXRoIFZJUCBzZXQgZnJvbSB2bTg2IG1vZGUKIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCiMg
W1JVTl0JUE9QRiB3aXRoIFZJUCBzZXQgYW5kIElGIGNsZWFyIGZyb20gdm04NiBtb2RlCiMgW1NL
SVBdCXZtODYgbm90IHN1cHBvcnRlZAojIFtSVU5dCVBPUEYgd2l0aCBWSVAgYW5kIElGIHNldCBm
cm9tIHZtODYgbW9kZQojIFtTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKIyBbUlVOXQlQT1BGIHdp
dGggVklQIGNsZWFyIGFuZCBJRiBzZXQgZnJvbSB2bTg2IG1vZGUKIyBbU0tJUF0Jdm04NiBub3Qg
c3VwcG9ydGVkCiMgW1JVTl0JSU5UMyBmcm9tIHZtODYgbW9kZQojIFtTS0lQXQl2bTg2IG5vdCBz
dXBwb3J0ZWQKIyBbUlVOXQlpbnQ4MCBmcm9tIHZtODYgbW9kZQojIFtTS0lQXQl2bTg2IG5vdCBz
dXBwb3J0ZWQKIyBbUlVOXQlVTUlQIHRlc3RzIGZyb20gdm04NiBtb2RlCiMgW1NLSVBdCXZtODYg
bm90IHN1cHBvcnRlZAojIFtJTkZPXQlSZXN1bHQgZnJvbSBTTVNXOlsweDAwMDBdCiMgW0lORk9d
CVJlc3VsdCBmcm9tIFNJRFQ6IGxpbWl0WzB4MDAwMF1iYXNlWzB4MDAwMDAwMDBdCiMgW0lORk9d
CVJlc3VsdCBmcm9tIFNHRFQ6IGxpbWl0WzB4MDAwMF1iYXNlWzB4MDAwMDAwMDBdCiMgW1BBU1Nd
CUFsbCB0aGUgcmVzdWx0cyBmcm9tIFNNU1cgYXJlIGlkZW50aWNhbC4KIyBbUEFTU10JQWxsIHRo
ZSByZXN1bHRzIGZyb20gU0dEVCBhcmUgaWRlbnRpY2FsLgojIFtQQVNTXQlBbGwgdGhlIHJlc3Vs
dHMgZnJvbSBTSURUIGFyZSBpZGVudGljYWwuCiMgW1JVTl0JU1RSIGluc3RydWN0aW9uIGZyb20g
dm04NiBtb2RlCiMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZAojIFtSVU5dCVNMRFQgaW5zdHJ1
Y3Rpb24gZnJvbSB2bTg2IG1vZGUKIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCiMgW1JVTl0J
RXhlY3V0ZSBudWxsIHBvaW50ZXIgZnJvbSB2bTg2IG1vZGUKIyBbU0tJUF0Jdm04NiBub3Qgc3Vw
cG9ydGVkCiMgW1JVTl0JI0JSIGZyb20gdm04NiBtb2RlCiMgW1NLSVBdCXZtODYgbm90IHN1cHBv
cnRlZAojIFtSVU5dCVNZU0VOVEVSIGZyb20gdm04NiBtb2RlCiMgW1NLSVBdCXZtODYgbm90IHN1
cHBvcnRlZAojIFtSVU5dCVNZU0NBTEwgZnJvbSB2bTg2IG1vZGUKIyBbU0tJUF0Jdm04NiBub3Qg
c3VwcG9ydGVkCiMgW1JVTl0JU1RJIHdpdGggVklQIHNldCBmcm9tIHZtODYgbW9kZQojIFtTS0lQ
XQl2bTg2IG5vdCBzdXBwb3J0ZWQKIyBbUlVOXQlQT1BGIHdpdGggVklQIHNldCBhbmQgSUYgY2xl
YXIgZnJvbSB2bTg2IG1vZGUKIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCiMgW1JVTl0JUE9Q
RiB3aXRoIFZJUCBhbmQgSUYgc2V0IGZyb20gdm04NiBtb2RlCiMgW1NLSVBdCXZtODYgbm90IHN1
cHBvcnRlZAojIFtSVU5dCVBPUEYgd2l0aCBWSVAgY2xlYXIgYW5kIElGIHNldCBmcm9tIHZtODYg
bW9kZQojIFtTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKIyBbUlVOXQlJTlQzIGZyb20gdm04NiBt
b2RlCiMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZAojIFtSVU5dCWludDgwIGZyb20gdm04NiBt
b2RlCiMgW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZAojIFtSVU5dCVVNSVAgdGVzdHMgZnJvbSB2
bTg2IG1vZGUKIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCiMgW0lORk9dCVJlc3VsdCBmcm9t
IFNNU1c6WzB4MDAwMF0KIyBbSU5GT10JUmVzdWx0IGZyb20gU0lEVDogbGltaXRbMHgwMDAwXWJh
c2VbMHgwMDAwMDAwMF0KIyBbSU5GT10JUmVzdWx0IGZyb20gU0dEVDogbGltaXRbMHgwMDAwXWJh
c2VbMHgwMDAwMDAwMF0KIyBbUEFTU10JQWxsIHRoZSByZXN1bHRzIGZyb20gU01TVyBhcmUgaWRl
bnRpY2FsLgojIFtQQVNTXQlBbGwgdGhlIHJlc3VsdHMgZnJvbSBTR0RUIGFyZSBpZGVudGljYWwu
CiMgW1BBU1NdCUFsbCB0aGUgcmVzdWx0cyBmcm9tIFNJRFQgYXJlIGlkZW50aWNhbC4KIyBbUlVO
XQlTVFIgaW5zdHJ1Y3Rpb24gZnJvbSB2bTg2IG1vZGUKIyBbU0tJUF0Jdm04NiBub3Qgc3VwcG9y
dGVkCiMgW1JVTl0JU0xEVCBpbnN0cnVjdGlvbiBmcm9tIHZtODYgbW9kZQojIFtTS0lQXQl2bTg2
IG5vdCBzdXBwb3J0ZWQKIyBbUlVOXQlFeGVjdXRlIG51bGwgcG9pbnRlciBmcm9tIHZtODYgbW9k
ZQojIFtTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKb2sgMTQgc2VsZnRlc3RzOiB4ODY6IGVudHJ5
X2Zyb21fdm04Nl8zMgojIHNlbGZ0ZXN0czogeDg2OiB0ZXN0X3N5c2NhbGxfdmRzb18zMgojIFtS
VU5dCUV4ZWN1dGluZyA2LWFyZ3VtZW50IDMyLWJpdCBzeXNjYWxsIHZpYSBWRFNPCiMgW1dBUk5d
CUZsYWdzIGJlZm9yZT0wMDAwMDAwMDAwMjAwZWQ3IGlkIDAgMDAgbyBkIGkgcyB6IDAgYSAwIHAg
MSBjCiMgW1dBUk5dCUZsYWdzICBhZnRlcj0wMDAwMDAwMDAwMjAwNjgyIGlkIDAgMDAgZCBpIHMg
MCAwIDEgCiMgW1dBUk5dCUZsYWdzIGNoYW5nZT0wMDAwMDAwMDAwMDAwODU1IDAgMDAgbyB6IDAg
YSAwIHAgMCBjCiMgW09LXQlBcmd1bWVudHMgYXJlIHByZXNlcnZlZCBhY3Jvc3Mgc3lzY2FsbAoj
IFtOT1RFXQlSMTEgaGFzIGNoYW5nZWQ6MDAwMDAwMDAwMDIwMDY4MiAtIGFzc3VtaW5nIGNsb2Ji
ZXJlZCBieSBTWVNSRVQgaW5zbgojIFtPS10JUjguLlIxNSBkaWQgbm90IGxlYWsga2VybmVsIGRh
dGEKIyBbUlVOXQlFeGVjdXRpbmcgNi1hcmd1bWVudCAzMi1iaXQgc3lzY2FsbCB2aWEgSU5UIDgw
CiMgW09LXQlBcmd1bWVudHMgYXJlIHByZXNlcnZlZCBhY3Jvc3Mgc3lzY2FsbAojIFtPS10JUjgu
LlIxNSBkaWQgbm90IGxlYWsga2VybmVsIGRhdGEKIyBbUlVOXQlFeGVjdXRpbmcgNi1hcmd1bWVu
dCAzMi1iaXQgc3lzY2FsbCB2aWEgVkRTTwojIFtXQVJOXQlGbGFncyBiZWZvcmU9MDAwMDAwMDAw
MDIwMGVkNyBpZCAwIDAwIG8gZCBpIHMgeiAwIGEgMCBwIDEgYwojIFtXQVJOXQlGbGFncyAgYWZ0
ZXI9MDAwMDAwMDAwMDIwMDY4NiBpZCAwIDAwIGQgaSBzIDAgMCBwIDEgCiMgW1dBUk5dCUZsYWdz
IGNoYW5nZT0wMDAwMDAwMDAwMDAwODUxIDAgMDAgbyB6IDAgYSAwIDAgYwojIFtPS10JQXJndW1l
bnRzIGFyZSBwcmVzZXJ2ZWQgYWNyb3NzIHN5c2NhbGwKIyBbTk9URV0JUjExIGhhcyBjaGFuZ2Vk
OjAwMDAwMDAwMDAyMDA2ODYgLSBhc3N1bWluZyBjbG9iYmVyZWQgYnkgU1lTUkVUIGluc24KIyBb
T0tdCVI4Li5SMTUgZGlkIG5vdCBsZWFrIGtlcm5lbCBkYXRhCiMgW1JVTl0JRXhlY3V0aW5nIDYt
YXJndW1lbnQgMzItYml0IHN5c2NhbGwgdmlhIElOVCA4MAojIFtPS10JQXJndW1lbnRzIGFyZSBw
cmVzZXJ2ZWQgYWNyb3NzIHN5c2NhbGwKIyBbT0tdCVI4Li5SMTUgZGlkIG5vdCBsZWFrIGtlcm5l
bCBkYXRhCiMgW1JVTl0JUnVubmluZyB0ZXN0cyB1bmRlciBwdHJhY2UKb2sgMTUgc2VsZnRlc3Rz
OiB4ODY6IHRlc3Rfc3lzY2FsbF92ZHNvXzMyCiMgc2VsZnRlc3RzOiB4ODY6IHVud2luZF92ZHNv
XzMyCiMgCUFUX1NZU0lORk8gaXMgMHhmN2VlZDU2MAojIFtPS10JQVRfU1lTSU5GTyBtYXBzIHRv
IGxpbnV4LWdhdGUuc28uMSwgbG9hZGVkIGF0IDB4MHhmN2VlZDAwMAojIFtSVU5dCVNldCBURiBh
bmQgY2hlY2sgYSBmYXN0IHN5c2NhbGwKIyAJSW4gdnN5c2NhbGwgYXQgMHhmN2VlZDU2MCwgcmV0
dXJuaW5nIHRvIDB4ZjdjYTU3MzcKIyAJU0lHVFJBUCBhdCAweGY3ZWVkNTYwCiMgCSAgMHhmN2Vl
ZDU2MAojIAkgIDB4ZjdjYTU3MzcKIyBbT0tdCSAgTlIgPSAyMCwgYXJncyA9IDEsIDIsIDMsIDQs
IDUsIDYKIyAJU0lHVFJBUCBhdCAweGY3ZWVkNTYxCiMgCSAgMHhmN2VlZDU2MQojIAkgIDB4Zjdj
YTU3MzcKIyBbT0tdCSAgTlIgPSAyMCwgYXJncyA9IDEsIDIsIDMsIDQsIDUsIDYKIyAJU0lHVFJB
UCBhdCAweGY3ZWVkNTYyCiMgCSAgMHhmN2VlZDU2MgojIAkgIDB4ZjdjYTU3MzcKIyBbT0tdCSAg
TlIgPSAyMCwgYXJncyA9IDEsIDIsIDMsIDQsIDUsIDYKIyAJU0lHVFJBUCBhdCAweGY3ZWVkNTYz
CiMgCSAgMHhmN2VlZDU2MwojIAkgIDB4ZjdjYTU3MzcKIyBbT0tdCSAgTlIgPSAyMCwgYXJncyA9
IDEsIDIsIDMsIDQsIDUsIDYKIyAJU0lHVFJBUCBhdCAweGY3ZWVkNTY1CiMgCSAgMHhmN2VlZDU2
NQojIAkgIDB4ZjdjYTU3MzcKIyBbT0tdCSAgTlIgPSAyMCwgYXJncyA9IDEsIDIsIDMsIDQsIDUs
IDYKIyAJU0lHVFJBUCBhdCAweGY3ZWVkNTZhCiMgCSAgMHhmN2VlZDU2YQojIAkgIDB4ZjdjYTU3
MzcKIyBbT0tdCSAgTlIgPSAxNjg1LCBhcmdzID0gMSwgMiwgMywgNCwgNSwgNgojIAlTSUdUUkFQ
IGF0IDB4ZjdlZWQ1NmIKIyAJICAweGY3ZWVkNTZiCiMgCSAgMHhmN2NhNTczNwojIFtPS10JICBO
UiA9IDE2ODUsIGFyZ3MgPSAxLCAyLCAzLCA0LCA1LCA2CiMgCVNJR1RSQVAgYXQgMHhmN2VlZDU2
YwojIAkgIDB4ZjdlZWQ1NmMKIyAJICAweGY3Y2E1NzM3CiMgW09LXQkgIE5SID0gMTY4NSwgYXJn
cyA9IDEsIDIsIDMsIDQsIDUsIDYKIyAJVnN5c2NhbGwgaXMgZG9uZQojIFtPS10JQWxsIGlzIHdl
bGwKb2sgMTYgc2VsZnRlc3RzOiB4ODY6IHVud2luZF92ZHNvXzMyCiMgc2VsZnRlc3RzOiB4ODY6
IHRlc3RfRkNNT1ZfMzIKIyBbUlVOXQlUZXN0aW5nIGZjbW92Q0MgaW5zdHJ1Y3Rpb25zCiMgW09L
XQlmY21vdkNDCm9rIDE3IHNlbGZ0ZXN0czogeDg2OiB0ZXN0X0ZDTU9WXzMyCiMgc2VsZnRlc3Rz
OiB4ODY6IHRlc3RfRkNPTUlfMzIKIyBbUlVOXQlUZXN0aW5nIGZbdV1jb21pW3BdIGluc3RydWN0
aW9ucwojIFtPS10JZlt1XWNvbWlbcF0Kb2sgMTggc2VsZnRlc3RzOiB4ODY6IHRlc3RfRkNPTUlf
MzIKIyBzZWxmdGVzdHM6IHg4NjogdGVzdF9GSVNUVFBfMzIKIyBbUlVOXQlUZXN0aW5nIGZpc3R0
cCBpbnN0cnVjdGlvbnMKIyBbT0tdCWZpc3R0cApvayAxOSBzZWxmdGVzdHM6IHg4NjogdGVzdF9G
SVNUVFBfMzIKIyBzZWxmdGVzdHM6IHg4NjogdmRzb19yZXN0b3Jlcl8zMgojIFtSVU5dCVJhaXNl
IGEgc2lnbmFsLCBTQV9TSUdJTkZPLCBzYS5yZXN0b3JlciA9PSBOVUxMCiMgW09LXQlTQV9TSUdJ
TkZPIGhhbmRsZXIgcmV0dXJuZWQgc3VjY2Vzc2Z1bGx5CiMgW1JVTl0JUmFpc2UgYSBzaWduYWws
ICFTQV9TSUdJTkZPLCBzYS5yZXN0b3JlciA9PSBOVUxMCiMgW09LXQkhU0FfU0lHSU5GTyBoYW5k
bGVyIHJldHVybmVkIHN1Y2Nlc3NmdWxseQpvayAyMCBzZWxmdGVzdHM6IHg4NjogdmRzb19yZXN0
b3Jlcl8zMgojIHNlbGZ0ZXN0czogeDg2OiBsZHRfZ2R0XzMyCiMgW05PVEVdCXNldF90aHJlYWRf
YXJlYSBpcyBhdmFpbGFibGU7IHdpbGwgdXNlIEdEVCBpbmRleCAxMwojIFtPS10JTERUIGVudHJ5
IDAgaGFzIEFSIDB4MDA0MEZCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKIyBbT0tdCUxEVCBlbnRy
eSAwIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCiMgW09LXQlMRFQgZW50
cnkgMSBpcyBpbnZhbGlkCiMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEMwRkIwMCBhbmQg
bGltaXQgMHgwMDAwQUZGRgojIFtPS10JTERUIGVudHJ5IDEgaXMgaW52YWxpZAojIFtPS10JTERU
IGVudHJ5IDIgaGFzIEFSIDB4MDBDMEZCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBbT0tdCUxE
VCBlbnRyeSAyIGhhcyBBUiAweDAwRDBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCiMgW09LXQlM
RFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwN0IwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtPS10J
TERUIGVudHJ5IDIgaGFzIEFSIDB4MDA5MDdCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBbT0td
CUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3MzAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCiMgW09L
XQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzEwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtP
S10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDc1MDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBb
T0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3NzAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCiMg
W09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwN0YwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQoj
IFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdEMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEK
IyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3QjAwIGFuZCBsaW1pdCAweDAwMDAwMDBB
CiMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwNzkwMCBhbmQgbGltaXQgMHgwMDAwMDAw
QQojIFtSVU5dCVRlc3QgZm9yawojIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc5MDAg
YW5kIGxpbWl0IDB4MDAwMDAwMEEKIyBbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQKIyBbT0td
CUxEVCBlbnRyeSAwIGlzIGludmFsaWQKIyBbTk9URV0Jc2V0X3RocmVhZF9hcmVhIGlzIGF2YWls
YWJsZTsgd2lsbCB1c2UgR0RUIGluZGV4IDEzCiMgW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgw
MDQwRkIwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQojIFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4
MDBDMEZCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFs
aWQKIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBB
RkZGCiMgW09LXQlMRFQgZW50cnkgMSBpcyBpbnZhbGlkCiMgW09LXQlMRFQgZW50cnkgMiBoYXMg
QVIgMHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtPS10JTERUIGVudHJ5IDIgaGFz
IEFSIDB4MDBEMEZCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBbT0tdCUxEVCBlbnRyeSAyIGhh
cyBBUiAweDAwRDA3QjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCiMgW09LXQlMRFQgZW50cnkgMiBo
YXMgQVIgMHgwMDkwN0IwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtPS10JTERUIGVudHJ5IDIg
aGFzIEFSIDB4MDBEMDczMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBbT0tdCUxEVCBlbnRyeSAy
IGhhcyBBUiAweDAwRDA3MTAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCiMgW09LXQlMRFQgZW50cnkg
MiBoYXMgQVIgMHgwMEQwNzUwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtPS10JTERUIGVudHJ5
IDIgaGFzIEFSIDB4MDA1MDc3MDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKIyBbT0tdCUxEVCBlbnRy
eSAyIGhhcyBBUiAweDAwNTA3RjAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCiMgW09LXQlMRFQgZW50
cnkgMiBoYXMgQVIgMHgwMDUwN0QwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQojIFtPS10JTERUIGVu
dHJ5IDIgaGFzIEFSIDB4MDA1MDdCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKIyBbT0tdCUxEVCBl
bnRyeSAyIGhhcyBBUiAweDAwNTA3OTAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCiMgW1JVTl0JVGVz
dCBmb3JrCiMgW09LXQlDaGlsZCBzdWNjZWVkZWQKIyBbUlVOXQlUZXN0IHNpemUKIyBbRE9ORV0J
U2l6ZSB0ZXN0CiMgW09LXQltb2RpZnlfbGR0IGZhaWx1cmUgMjIKIyBbT0tdCUxEVCBlbnRyeSAw
IGhhcyBBUiAweDAwMDBGMzAwIGFuZCBsaW1pdCAweDAwMDAwMDAwCiMgW09LXQlMRFQgZW50cnkg
MCBoYXMgQVIgMHgwMDAwNzMwMCBhbmQgbGltaXQgMHgwMDAwMDAwMAojIFtPS10JTERUIGVudHJ5
IDAgaGFzIEFSIDB4MDAwMEYxMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKIyBbT0tdCUxEVCBlbnRy
eSAwIGhhcyBBUiAweDAwMDA3MzAwIGFuZCBsaW1pdCAweDAwMDAwMDAwCiMgW09LXQlMRFQgZW50
cnkgMCBoYXMgQVIgMHgwMDAwNzEwMCBhbmQgbGltaXQgMHgwMDAwMDAwMQojIFtPS10JTERUIGVu
dHJ5IDAgaGFzIEFSIDB4MDAwMDcxMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKIyBbT0tdCUxEVCBl
bnRyeSAwIGlzIGludmFsaWQKIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwNDBGMzAwIGFu
ZCBsaW1pdCAweDAwMEZGRkZGCiMgW09LXQlHRFQgZW50cnkgMTMgaGFzIEFSIDB4MDA0MEYzMDAg
YW5kIGxpbWl0IDB4MDAwRkZGRkYKIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwQzBGMzAw
IGFuZCBsaW1pdCAweEZGRkZGRkZGCiMgW09LXQlHRFQgZW50cnkgMTMgaGFzIEFSIDB4MDBDMEYz
MDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwQzBG
MTAwIGFuZCBsaW1pdCAweEZGRkZGRkZGCiMgW09LXQlHRFQgZW50cnkgMTMgaGFzIEFSIDB4MDBD
MEYxMDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAw
QzBGNzAwIGFuZCBsaW1pdCAweEZGRkZGRkZGCiMgW09LXQlHRFQgZW50cnkgMTMgaGFzIEFSIDB4
MDBDMEY3MDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAw
eDAwQzBGNTAwIGFuZCBsaW1pdCAweEZGRkZGRkZGCiMgW09LXQlHRFQgZW50cnkgMTMgaGFzIEFS
IDB4MDBDMEY1MDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKIyBbT0tdCUxEVCBlbnRyeSAwIGlzIGlu
dmFsaWQKIyBbUlVOXQlDcm9zcy1DUFUgTERUIGludmFsaWRhdGlvbgojIFtPS10JQWxsIDUgaXRl
cmF0aW9ucyBzdWNjZWVkZWQKIyBbUlVOXQlUZXN0IGV4ZWMKIyBbT0tdCUxEVCBlbnRyeSAwIGhh
cyBBUiAweDAwNDBGQjAwIGFuZCBsaW1pdCAweDAwMDAwMDJBCiMgW09LXQlDaGlsZCBzdWNjZWVk
ZWQKIyBbT0tdCUludmFsaWRhdGUgRFMgd2l0aCBzZXRfdGhyZWFkX2FyZWE6IG5ldyBEUyA9IDB4
MAojIFtPS10JSW52YWxpZGF0ZSBFUyB3aXRoIHNldF90aHJlYWRfYXJlYTogbmV3IEVTID0gMHgw
CiMgW09LXQlJbnZhbGlkYXRlIEZTIHdpdGggc2V0X3RocmVhZF9hcmVhOiBuZXcgRlMgPSAweDAK
IyBbT0tdCUludmFsaWRhdGUgR1Mgd2l0aCBzZXRfdGhyZWFkX2FyZWE6IG5ldyBHUyA9IDB4MApv
ayAyMSBzZWxmdGVzdHM6IHg4NjogbGR0X2dkdF8zMgojIHNlbGZ0ZXN0czogeDg2OiBwdHJhY2Vf
c3lzY2FsbF8zMgojIFtSVU5dCUNoZWNrIGludDgwIHJldHVybiByZWdzCiMgW09LXQlnZXRwaWQo
KSBwcmVzZXJ2ZXMgcmVncwojIFtPS10Ja2lsbChnZXRwaWQoKSwgU0lHVVNSMSkgcHJlc2VydmVz
IHJlZ3MKIyBbUlVOXQlDaGVjayBBVF9TWVNJTkZPIHJldHVybiByZWdzCiMgW09LXQlnZXRwaWQo
KSBwcmVzZXJ2ZXMgcmVncwojIFtPS10Ja2lsbChnZXRwaWQoKSwgU0lHVVNSMSkgcHJlc2VydmVz
IHJlZ3MKIyBbUlVOXQlwdHJhY2UtaW5kdWNlZCBzeXNjYWxsIHJlc3RhcnQKIyBbUlVOXQlTWVNF
TVUKIyBbT0tdCUluaXRpYWwgbnIgYW5kIGFyZ3MgYXJlIGNvcnJlY3QKIyBbUlVOXQlSZXN0YXJ0
IHRoZSBzeXNjYWxsIChpcCA9IDB4ZjdmMTE1NjkpCiMgW09LXQlSZXN0YXJ0ZWQgbnIgYW5kIGFy
Z3MgYXJlIGNvcnJlY3QKIyBbUlVOXQlDaGFuZ2UgbnIgYW5kIGFyZ3MgYW5kIHJlc3RhcnQgdGhl
IHN5c2NhbGwgKGlwID0gMHhmN2YxMTU2OSkKIyBbT0tdCVJlcGxhY2VtZW50IG5yIGFuZCBhcmdz
IGFyZSBjb3JyZWN0CiMgW09LXQlDaGlsZCBleGl0ZWQgY2xlYW5seQojIFtSVU5dCWtlcm5lbCBz
eXNjYWxsIHJlc3RhcnQgdW5kZXIgcHRyYWNlCiMgW1JVTl0JU1lTQ0FMTAojIFtPS10JSW5pdGlh
bCBuciBhbmQgYXJncyBhcmUgY29ycmVjdAojIFtSVU5dCVNZU0NBTEwKIyBbT0tdCUFyZ3MgYWZ0
ZXIgU0lHVVNSMSBhcmUgY29ycmVjdCAoYXggPSAtNTE0KQojIFtPS10JQ2hpbGQgZ290IFNJR1VT
UjEKIyBbUlVOXQlTdGVwIGFnYWluCiMgW09LXQlwYXVzZSgyKSByZXN0YXJ0ZWQgY29ycmVjdGx5
Cm9rIDIyIHNlbGZ0ZXN0czogeDg2OiBwdHJhY2Vfc3lzY2FsbF8zMgojIHNlbGZ0ZXN0czogeDg2
OiBzaW5nbGVfc3RlcF9zeXNjYWxsXzY0CiMgW1JVTl0JU2V0IFRGIGFuZCBjaGVjayBub3AKIyBb
T0tdCVN1cnZpdmVkIHdpdGggVEYgc2V0IGFuZCA5IHRyYXBzCiMgW1JVTl0JU2V0IFRGIGFuZCBj
aGVjayBzeXNjYWxsLWxlc3Mgb3Bwb3J0dW5pc3RpYyBzeXNyZXQKIyBbT0tdCVN1cnZpdmVkIHdp
dGggVEYgc2V0IGFuZCAxMiB0cmFwcwojIFtSVU5dCVNldCBURiBhbmQgY2hlY2sgaW50ODAKIyBb
T0tdCVN1cnZpdmVkIHdpdGggVEYgc2V0IGFuZCA5IHRyYXBzCiMgW1JVTl0JU2V0IFRGIGFuZCBj
aGVjayBhIGZhc3Qgc3lzY2FsbAojIFtPS10JU3Vydml2ZWQgd2l0aCBURiBzZXQgYW5kIDIyIHRy
YXBzCiMgW1JVTl0JRmFzdCBzeXNjYWxsIHdpdGggVEYgY2xlYXJlZAojIFtPS10JTm90aGluZyB1
bmV4cGVjdGVkIGhhcHBlbmVkCiMgW1JVTl0JU2V0IFRGIGFuZCBjaGVjayBTWVNFTlRFUgojIAlH
b3QgU0lHU0VHViB3aXRoIFJJUD1mYjBkYzU2OSwgVEY9MjU2CiMgW1JVTl0JRmFzdCBzeXNjYWxs
IHdpdGggVEYgY2xlYXJlZAojIFtPS10JTm90aGluZyB1bmV4cGVjdGVkIGhhcHBlbmVkCm9rIDIz
IHNlbGZ0ZXN0czogeDg2OiBzaW5nbGVfc3RlcF9zeXNjYWxsXzY0CiMgc2VsZnRlc3RzOiB4ODY6
IHN5c3JldF9zc19hdHRyc182NAojIFtSVU5dCVN5c2NhbGxzIGZvbGxvd2VkIGJ5IFNTIHZhbGlk
YXRpb24KIyBbT0tdCVdlIHN1cnZpdmVkCm9rIDI0IHNlbGZ0ZXN0czogeDg2OiBzeXNyZXRfc3Nf
YXR0cnNfNjQKIyBzZWxmdGVzdHM6IHg4Njogc3lzY2FsbF9udF82NAojIFtSVU5dCVNldCBOVCBh
bmQgaXNzdWUgYSBzeXNjYWxsCiMgW09LXQlUaGUgc3lzY2FsbCB3b3JrZWQgYW5kIGZsYWdzIGFy
ZSBzdGlsbCBzZXQKIyBbUlVOXQlTZXQgTlR8VEYgYW5kIGlzc3VlIGEgc3lzY2FsbAojIFtPS10J
VGhlIHN5c2NhbGwgd29ya2VkIGFuZCBmbGFncyBhcmUgc3RpbGwgc2V0Cm9rIDI1IHNlbGZ0ZXN0
czogeDg2OiBzeXNjYWxsX250XzY0CiMgc2VsZnRlc3RzOiB4ODY6IHRlc3RfbXJlbWFwX3Zkc29f
NjQKIyAJQVRfU1lTSU5GT19FSERSIGlzIDB4N2ZmZDQxZmVjMDAwCiMgW05PVEVdCU1vdmluZyB2
RFNPOiBbMHg3ZmZkNDFmZWMwMDAsIDB4N2ZmZDQxZmVkMDAwXSAtPiBbMHg3ZjEyOTdjMjAwMDAs
IDB4N2YxMjk3YzIxMDAwXQojIFtOT1RFXQl2RFNPIHBhcnRpYWwgbW92ZSBmYWlsZWQsIHdpbGwg
dHJ5IHdpdGggYmlnZ2VyIHNpemUKIyBbTk9URV0JTW92aW5nIHZEU086IFsweDdmZmQ0MWZlYzAw
MCwgMHg3ZmZkNDFmZWUwMDBdIC0+IFsweDdmMTI5N2JmNzAwMCwgMHg3ZjEyOTdiZjkwMDBdCiMg
W09LXQpvayAyNiBzZWxmdGVzdHM6IHg4NjogdGVzdF9tcmVtYXBfdmRzb182NAojIHNlbGZ0ZXN0
czogeDg2OiBjaGVja19pbml0aWFsX3JlZ19zdGF0ZV82NAojIFtPS10JQWxsIEdQUnMgZXhjZXB0
IFNQIGFyZSAwCiMgW09LXQlGTEFHUyBpcyAweDIwMgpvayAyNyBzZWxmdGVzdHM6IHg4NjogY2hl
Y2tfaW5pdGlhbF9yZWdfc3RhdGVfNjQKIyBzZWxmdGVzdHM6IHg4Njogc2lncmV0dXJuXzY0CiMg
W09LXQlzZXRfdGhyZWFkX2FyZWEgcmVmdXNlZCAxNi1iaXQgZGF0YQojIFtPS10Jc2V0X3RocmVh
ZF9hcmVhIHJlZnVzZWQgMTYtYml0IGRhdGEKIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDY0LWJp
dCBDUyAoMzMpLCAzMi1iaXQgU1MgKDJiLCBHRFQpCiMgW09LXQlhbGwgcmVnaXN0ZXJzIG9rYXkK
IyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDMyLWJpdCBDUyAoMjMpLCAzMi1iaXQgU1MgKDJiLCBH
RFQpCiMgW05PVEVdCVNQOiA4YmFkZjAwZDVhYWRjMGRlIC0+IDVhYWRjMGRlCiMgW09LXQlhbGwg
cmVnaXN0ZXJzIG9rYXkKIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDE2LWJpdCBDUyAoMzcpLCAz
Mi1iaXQgU1MgKDJiLCBHRFQpCiMgW05PVEVdCVNQOiA4YmFkZjAwZDVhYWRjMGRlIC0+IDVhYWRj
MGRlCiMgW09LXQlhbGwgcmVnaXN0ZXJzIG9rYXkKIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDY0
LWJpdCBDUyAoMzMpLCAxNi1iaXQgU1MgKDNmKQojIFtPS10JYWxsIHJlZ2lzdGVycyBva2F5CiMg
W1JVTl0JVmFsaWQgc2lncmV0dXJuOiAzMi1iaXQgQ1MgKDIzKSwgMTYtYml0IFNTICgzZikKIyBb
Tk9URV0JU1A6IDhiYWRmMDBkNWFhZGMwZGUgLT4gNWFhZGMwZGUKIyBbT0tdCWFsbCByZWdpc3Rl
cnMgb2theQojIFtSVU5dCVZhbGlkIHNpZ3JldHVybjogMTYtYml0IENTICgzNyksIDE2LWJpdCBT
UyAoM2YpCiMgW05PVEVdCVNQOiA4YmFkZjAwZDVhYWRjMGRlIC0+IDVhYWRjMGRlCiMgW09LXQlh
bGwgcmVnaXN0ZXJzIG9rYXkKIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDMyLWJpdCBDUyAoMjMp
LCAzMi1iaXQgU1MgKDJiLCBHRFQpCiMgCUNvcnJ1cHRpbmcgU1Mgb24gcmV0dXJuIHRvIDY0LWJp
dCBtb2RlCiMgW05PVEVdCVNQOiA4YmFkZjAwZDVhYWRjMGRlIC0+IDVhYWRjMGRlCiMgW09LXQlh
bGwgcmVnaXN0ZXJzIG9rYXkKIyBbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDMyLWJpdCBDUyAoMjMp
LCAxNi1iaXQgU1MgKDNmKQojIAlDb3JydXB0aW5nIFNTIG9uIHJldHVybiB0byA2NC1iaXQgbW9k
ZQojIFtOT1RFXQlTUDogOGJhZGYwMGQ1YWFkYzBkZSAtPiA1YWFkYzBkZQojIFtPS10JYWxsIHJl
Z2lzdGVycyBva2F5CiMgW1JVTl0JNjQtYml0IENTICgzMyksIGJvZ3VzIFNTICg0NykKIyBbT0td
CUdvdCAjR1AoMHgwKSAoaS5lLiBTZWdtZW50YXRpb24gZmF1bHQpCiMgW1JVTl0JMzItYml0IENT
ICgyMyksIGJvZ3VzIFNTICg0NykKIyBbT0tdCUdvdCAjR1AoMHgwKSAoaS5lLiBTZWdtZW50YXRp
b24gZmF1bHQpCiMgW1JVTl0JMTYtYml0IENTICgzNyksIGJvZ3VzIFNTICg0NykKIyBbT0tdCUdv
dCAjR1AoMHgwKSAoaS5lLiBTZWdtZW50YXRpb24gZmF1bHQpCiMgW1JVTl0JNjQtYml0IENTICgz
MyksIGJvZ3VzIFNTICgzMykKIyBbT0tdCUdvdCAjR1AoMHgzMCkgKGkuZS4gR0RUIGluZGV4IDYs
IFNlZ21lbnRhdGlvbiBmYXVsdCkKIyBbUlVOXQkzMi1iaXQgQ1MgKDIzKSwgYm9ndXMgU1MgKDMz
KQojIFtPS10JR290ICNHUCgweDMwKSAoaS5lLiBHRFQgaW5kZXggNiwgU2VnbWVudGF0aW9uIGZh
dWx0KQojIFtSVU5dCTE2LWJpdCBDUyAoMzcpLCBib2d1cyBTUyAoMzMpCiMgW09LXQlHb3QgI0dQ
KDB4MzApIChpLmUuIEdEVCBpbmRleCA2LCBTZWdtZW50YXRpb24gZmF1bHQpCiMgW1JVTl0JMzIt
Yml0IENTICg0ZiksIGJvZ3VzIFNTICgyYikKIyBbT0tdCUdvdCAjTlAoMHg0YykgKGkuZS4gTERU
IGluZGV4IDksIEJ1cyBlcnJvcikKIyBbUlVOXQkzMi1iaXQgQ1MgKDIzKSwgYm9ndXMgU1MgKDU3
KQojIFtPS10JR290ICNHUCgweDApIChpLmUuIFNlZ21lbnRhdGlvbiBmYXVsdCkKIyBbUlVOXQlD
bGVhciBVQ19TVFJJQ1RfUkVTVE9SRV9TUyBhbmQgY29ycnVwdCBTUwojIFtPS10JSXQgd29ya2Vk
Cm9rIDI4IHNlbGZ0ZXN0czogeDg2OiBzaWdyZXR1cm5fNjQKIyBzZWxmdGVzdHM6IHg4NjogaW9w
bF82NAojIFtPS10JQ0xJIGZhdWx0ZWQKIyBbT0tdCVNUSSBmYXVsdGVkCiMgW09LXQlvdXRiIHRv
IDB4ODAgd29ya2VkCiMgW09LXQlvdXRiIHRvIDB4ODAgd29ya2VkCiMgW09LXQlvdXRiIHRvIDB4
ZWQgZmFpbGVkCiMgCWNoaWxkOiBzZXQgSU9QTCB0byAzCiMgW1JVTl0JY2hpbGQ6IHdyaXRlIHRv
IDB4ODAKIyBbT0tdCUNMSSBmYXVsdGVkCiMgW09LXQlTVEkgZmF1bHRlZAojIFtPS10Jb3V0YiB0
byAweDgwIHdvcmtlZAojIFtPS10Jb3V0YiB0byAweDgwIHdvcmtlZAojIFtPS10Jb3V0YiB0byAw
eGVkIGZhaWxlZAojIFtPS10JQ2hpbGQgc3VjY2VlZGVkCiMgW1JVTl0JcGFyZW50OiB3cml0ZSB0
byAweDgwIChzaG91bGQgZmFpbCkKIyBbT0tdCW91dGIgdG8gMHg4MCBmYWlsZWQKIyBbT0tdCUNM
SSBmYXVsdGVkCiMgW09LXQlTVEkgZmF1bHRlZAojIAlpb3BsKDMpCiMgCURyb3AgcHJpdmlsZWdl
cwojIFtSVU5dCWlvcGwoMykgdW5wcml2aWxlZ2VkIGJ1dCB3aXRoIElPUEw9PTMKIyBbUlVOXQlp
b3BsKDApIHVucHJpdmlsZWdlZAojIFtSVU5dCWlvcGwoMykgdW5wcml2aWxlZ2VkCiMgW09LXQlG
YWlsZWQgYXMgZXhwZWN0ZWQKb2sgMjkgc2VsZnRlc3RzOiB4ODY6IGlvcGxfNjQKIyBzZWxmdGVz
dHM6IHg4NjogaW9wZXJtXzY0CiMgW09LXQlvdXRiIHRvIDB4ODAgZmFpbGVkCiMgW09LXQlvdXRi
IHRvIDB4ZWQgZmFpbGVkCiMgW1JVTl0JZW5hYmxlIDB4ODAKIyBbT0tdCW91dGIgdG8gMHg4MCB3
b3JrZWQKIyBbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKIyBbUlVOXQlkaXNhYmxlIDB4ODAKIyBb
T0tdCW91dGIgdG8gMHg4MCBmYWlsZWQKIyBbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKIyBbUlVO
XQljaGlsZDogY2hlY2sgdGhhdCB3ZSBpbmhlcml0ZWQgcGVybWlzc2lvbnMKIyBbT0tdCW91dGIg
dG8gMHg4MCB3b3JrZWQKIyBbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKIyBbUlVOXQljaGlsZDog
RXh0ZW5kIHBlcm1pc3Npb25zIHRvIDB4ODEKIyBbUlVOXQljaGlsZDogRHJvcCBwZXJtaXNzaW9u
cyB0byAweDgwCiMgW09LXQlvdXRiIHRvIDB4ODAgZmFpbGVkCiMgW09LXQlvdXRiIHRvIDB4ODAg
ZmFpbGVkCiMgW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCiMgW1JVTl0JZW5hYmxlIDB4ODAKIyBb
T0tdCW91dGIgdG8gMHg4MCB3b3JrZWQKIyBbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKIyBbUlVO
XQlkaXNhYmxlIDB4ODAKIyBbT0tdCW91dGIgdG8gMHg4MCBmYWlsZWQKIyBbT0tdCW91dGIgdG8g
MHhlZCBmYWlsZWQKIyBbT0tdCUNoaWxkIHN1Y2NlZWRlZAojIAlWZXJpZnkgdGhhdCB1bnNoYXJp
bmcgdGhlIGJpdG1hcCB3b3JrZWQKIyBbT0tdCW91dGIgdG8gMHg4MCB3b3JrZWQKIyAJRHJvcCBw
cml2aWxlZ2VzCiMgW1JVTl0JZGlzYWJsZSAweDgwCiMgW09LXQlpdCB3b3JrZWQKIyBbUlVOXQll
bmFibGUgMHg4MCBhZ2FpbgojIFtPS10JaXQgZmFpbGVkCm9rIDMwIHNlbGZ0ZXN0czogeDg2OiBp
b3Blcm1fNjQKIyBzZWxmdGVzdHM6IHg4NjogcHJvdGVjdGlvbl9rZXlzXzY0CiMgaGFzIHBrdTog
MAojIHJ1bm5pbmcgUEtFWSB0ZXN0cyBmb3IgdW5zdXBwb3J0ZWQgQ1BVL09TCm9rIDMxIHNlbGZ0
ZXN0czogeDg2OiBwcm90ZWN0aW9uX2tleXNfNjQKIyBzZWxmdGVzdHM6IHg4NjogdGVzdF92ZHNv
XzY0CiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19SRUFMVElN
RSAoMCkuLi4KIyAJMTU5MjcwMzI0My44NzQyNzc0NjggMTU5MjcwMzI0My44NzQyNzk5NDUgMTU5
MjcwMzI0My44NzQyODAxMDAKIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2Nr
IENMT0NLX01PTk9UT05JQyAoMSkuLi4KIyAJMzguMDU3NDM0OTkwIDM4LjA1NzQzNTQxNCAzOC4w
NTc0MzU1NDkKIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX1BS
T0NFU1NfQ1BVVElNRV9JRCAoMikuLi4KIyAJMC4wMDA1MTE5MTcgMC4wMDA1MTI1NjkgMC4wMDA1
MTMxMDQKIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX1RIUkVB
RF9DUFVUSU1FX0lEICgzKS4uLgojIAkwLjAwMDUxNDM5NiAwLjAwMDUxNDkyOCAwLjAwMDUxNTQz
MgojIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfTU9OT1RPTklD
X1JBVyAoNCkuLi4KIyAJMzYuODU5OTAxMDk3IDM2Ljg1OTkwMTQ2MiAzNi44NTk5MDE1OTQKIyBb
UlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX1JFQUxUSU1FX0NPQVJT
RSAoNSkuLi4KIyAJMTU5MjcwMzI0My44NzMzNTU5NzcgMTU5MjcwMzI0My44NzMzNTU5NzcgMTU5
MjcwMzI0My44NzMzNTU5NzcKIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2Nr
IENMT0NLX01PTk9UT05JQ19DT0FSU0UgKDYpLi4uCiMgCTM4LjA1NjUwODk2MiAzOC4wNTY1MDg5
NjIgMzguMDU2NTA4OTYyCiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBD
TE9DS19CT09UVElNRSAoNykuLi4KIyAJMzguMDU3NDQ2MjEzIDM4LjA1NzQ0NjU2OCAzOC4wNTc0
NDY2OTcKIyBbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX1JFQUxU
SU1FX0FMQVJNICg4KS4uLgojIAkxNTkyNzAzMjQzLjg3NDI5NDkyNCAxNTkyNzAzMjQzLjg3NDI5
NTQxMSAxNTkyNzAzMjQzLjg3NDI5NTg4NwojIFtSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGltZSBm
b3IgY2xvY2sgQ0xPQ0tfQk9PVFRJTUVfQUxBUk0gKDkpLi4uCiMgCTM4LjA1NzQ0OTg2MyAzOC4w
NTc0NTAzNjAgMzguMDU3NDUwODQ4CiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBj
bG9jayBDTE9DS19TR0lfQ1lDTEUgKDEwKS4uLgojIFtPS10JTm8gc3VjaCBjbG9jay4KIyBbUlVO
XQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX1RBSSAoMTEpLi4uCiMgCTE1
OTI3MDMyNDMuODc0MzAwNTg3IDE1OTI3MDMyNDMuODc0MzAwOTQzIDE1OTI3MDMyNDMuODc0MzAx
MDgxCiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBpbnZhbGlkICgtMSku
Li4KIyBbT0tdCU5vIHN1Y2ggY2xvY2suCiMgW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZv
ciBjbG9jayBpbnZhbGlkICgtMjE0NzQ4MzY0OCkuLi4KIyBbT0tdCU5vIHN1Y2ggY2xvY2suCiMg
W1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBpbnZhbGlkICgyMTQ3NDgzNjQ3
KS4uLgojIFtPS10JTm8gc3VjaCBjbG9jay4KIyBbUlVOXQlUZXN0aW5nIGdldHRpbWVvZmRheS4u
LgojIAkxNTkyNzAzMjQzLjg3NDMwNSAxNTkyNzAzMjQzLjg3NDMwNSAxNTkyNzAzMjQzLjg3NDMw
NQojIFtPS10JdGltZXpvbmVzIG1hdGNoOiBtaW51dGVzd2VzdD0tNDgwLCBkc3R0aW1lPTAKIyBb
UlVOXQlUZXN0aW5nIGdldGNwdS4uLgojIFtPS10JQ1BVIDA6IHN5c2NhbGw6IGNwdSAwLCBub2Rl
IDAgdmRzbzogY3B1IDAsIG5vZGUgMCB2c3lzY2FsbDogY3B1IDAsIG5vZGUgMAojIFtPS10JQ1BV
IDE6IHN5c2NhbGw6IGNwdSAxLCBub2RlIDAgdmRzbzogY3B1IDEsIG5vZGUgMCB2c3lzY2FsbDog
Y3B1IDEsIG5vZGUgMAojIFtPS10JQ1BVIDI6IHN5c2NhbGw6IGNwdSAyLCBub2RlIDAgdmRzbzog
Y3B1IDIsIG5vZGUgMCB2c3lzY2FsbDogY3B1IDIsIG5vZGUgMAojIFtPS10JQ1BVIDM6IHN5c2Nh
bGw6IGNwdSAzLCBub2RlIDAgdmRzbzogY3B1IDMsIG5vZGUgMCB2c3lzY2FsbDogY3B1IDMsIG5v
ZGUgMAojIFtPS10JQ1BVIDQ6IHN5c2NhbGw6IGNwdSA0LCBub2RlIDAgdmRzbzogY3B1IDQsIG5v
ZGUgMCB2c3lzY2FsbDogY3B1IDQsIG5vZGUgMAojIFtPS10JQ1BVIDU6IHN5c2NhbGw6IGNwdSA1
LCBub2RlIDAgdmRzbzogY3B1IDUsIG5vZGUgMCB2c3lzY2FsbDogY3B1IDUsIG5vZGUgMAojIFtP
S10JQ1BVIDY6IHN5c2NhbGw6IGNwdSA2LCBub2RlIDAgdmRzbzogY3B1IDYsIG5vZGUgMCB2c3lz
Y2FsbDogY3B1IDYsIG5vZGUgMAojIFtPS10JQ1BVIDc6IHN5c2NhbGw6IGNwdSA3LCBub2RlIDAg
dmRzbzogY3B1IDcsIG5vZGUgMCB2c3lzY2FsbDogY3B1IDcsIG5vZGUgMApvayAzMiBzZWxmdGVz
dHM6IHg4NjogdGVzdF92ZHNvXzY0CiMgc2VsZnRlc3RzOiB4ODY6IHRlc3RfdnN5c2NhbGxfNjQK
IyAJdnN5c2NhbGwgbWFwOiBmZmZmZmZmZmZmNjAwMDAwLWZmZmZmZmZmZmY2MDEwMDAgci14cCAw
MDAwMDAwMCAwMDowMCAwICAgICAgICAgICAgICAgICAgW3ZzeXNjYWxsXQojIAl2c3lzY2FsbCBw
ZXJtaXNzaW9ucyBhcmUgci14CiMgW1JVTl0JdGVzdCBnZXR0aW1lb2ZkYXkoKQojIAl2RFNPIHRp
bWUgb2Zmc2V0czogMC4wMDAwMDIgMC4wMDAwMDEKIyBbT0tdCXZEU08gZ2V0dGltZW9mZGF5KCkn
cyB0aW1ldmFsIHdhcyBva2F5CiMgCXZzeXNjYWxsIHRpbWUgb2Zmc2V0czogMC4wMDAwMDMgMC4w
MDAwMDAKIyBbT0tdCXZzeXNjYWxsIGdldHRpbWVvZmRheSgpJ3MgdGltZXZhbCB3YXMgb2theQoj
IFtSVU5dCXRlc3QgdGltZSgpCiMgW09LXQl2RFNPIHRpbWUoKSBpcyBva2F5CiMgW09LXQl2c3lz
Y2FsbCB0aW1lKCkgaXMgb2theQojIFtSVU5dCWdldGNwdSgpIG9uIENQVSAwCiMgW09LXQl2RFNP
IHJlcG9ydGVkIGNvcnJlY3QgQ1BVCiMgW09LXQl2RFNPIHJlcG9ydGVkIGNvcnJlY3Qgbm9kZQoj
IFtPS10JdnN5c2NhbGwgcmVwb3J0ZWQgY29ycmVjdCBDUFUKIyBbT0tdCXZzeXNjYWxsIHJlcG9y
dGVkIGNvcnJlY3Qgbm9kZQojIFtSVU5dCWdldGNwdSgpIG9uIENQVSAxCiMgW09LXQl2RFNPIHJl
cG9ydGVkIGNvcnJlY3QgQ1BVCiMgW09LXQl2RFNPIHJlcG9ydGVkIGNvcnJlY3Qgbm9kZQojIFtP
S10JdnN5c2NhbGwgcmVwb3J0ZWQgY29ycmVjdCBDUFUKIyBbT0tdCXZzeXNjYWxsIHJlcG9ydGVk
IGNvcnJlY3Qgbm9kZQojIFtSVU5dCUNoZWNraW5nIHJlYWQgYWNjZXNzIHRvIHRoZSB2c3lzY2Fs
bCBwYWdlCiMgW09LXQlXZSBoYXZlIHJlYWQgYWNjZXNzCiMgW1JVTl0JcHJvY2Vzc192bV9yZWFk
digpIGZyb20gdnN5c2NhbGwgcGFnZQojIFtPS10JSXQgd29ya2VkIGFuZCByZWFkIGNvcnJlY3Qg
ZGF0YQojIFtSVU5dCWNoZWNraW5nIHRoYXQgdnN5c2NhbGxzIGFyZSBlbXVsYXRlZAojIFtPS10J
dnN5c2NhbGxzIGFyZSBlbXVsYXRlZCAoMSBpbnN0cnVjdGlvbnMgaW4gdnN5c2NhbGwgcGFnZSkK
b2sgMzMgc2VsZnRlc3RzOiB4ODY6IHRlc3RfdnN5c2NhbGxfNjQKIyBzZWxmdGVzdHM6IHg4Njog
bW92X3NzX3RyYXBfNjQKIyAJU1MgPSAweDJiLCAmU1MgPSAweDB4NjA0MTg4CiMgCVBSX1NFVF9Q
VFJBQ0VSX0FOWSBzdWNjZWVkZWQKIyAJU2V0IHVwIGEgd2F0Y2hwb2ludAojIAlEUjAgPSA2MDQx
ODgsIERSMSA9IDQwMGExMywgRFI3ID0gNzAwMGEKIyAJU1MgPSAweDJiLCAmU1MgPSAweDB4NjA0
MTg4CiMgCVBSX1NFVF9QVFJBQ0VSX0FOWSBzdWNjZWVkZWQKIyAJU2V0IHVwIGEgd2F0Y2hwb2lu
dAojIFtSVU5dCVJlYWQgZnJvbSB3YXRjaGVkIG1lbW9yeSAoc2hvdWxkIGdldCBTSUdUUkFQKQoj
IAlHb3QgU0lHVFJBUCB3aXRoIFJJUD00MDA4YzgsIEVGTEFHUy5SRj0wCiMgW1JVTl0JTU9WIFNT
OyBJTlQzCiMgCUdvdCBTSUdUUkFQIHdpdGggUklQPTQwMDhkYiwgRUZMQUdTLlJGPTAKIyBbUlVO
XQlNT1YgU1M7IElOVCAzCiMgCUdvdCBTSUdUUkFQIHdpdGggUklQPTQwMDhlZiwgRUZMQUdTLlJG
PTAKIyBbUlVOXQlNT1YgU1M7IENTIENTIElOVDMKIyAJR290IFNJR1RSQVAgd2l0aCBSSVA9NDAw
OTA0LCBFRkxBR1MuUkY9MAojIFtSVU5dCU1PViBTUzsgQ1N4MTQgSU5UMwojIAlHb3QgU0lHVFJB
UCB3aXRoIFJJUD00MDA5MjUsIEVGTEFHUy5SRj0wCiMgW1JVTl0JTU9WIFNTOyBJTlQgNAojIAlH
b3QgU0lHU0VHViB3aXRoIFJJUD00MDA5NGYKIyBbUlVOXQlNT1YgU1M7IElDRUJQCiMgCUdvdCBT
SUdUUkFQIHdpdGggUklQPTQwMGNhMywgRUZMQUdTLlJGPTAKIyBbUlVOXQlNT1YgU1M7IENMSQoj
IAlHb3QgU0lHU0VHViB3aXRoIFJJUD00MDBjNzQKIyBbUlVOXQlNT1YgU1M7ICNQRgojIAlHb3Qg
U0lHU0VHViB3aXRoIFJJUD00MDBjM2YKIyBbUlVOXQlNT1YgU1M7IElOVCAxCiMgCUdvdCBTSUdT
RUdWIHdpdGggUklQPTQwMGMxMAojIFtSVU5dCU1PViBTUzsgU1lTQ0FMTAojIFtSVU5dCU1PViBT
UzsgYnJlYWtwb2ludGVkIE5PUAojIAlHb3QgU0lHVFJBUCB3aXRoIFJJUD00MDBhMTQsIEVGTEFH
Uy5SRj0wCiMgW1JVTl0JTU9WIFNTOyBTWVNFTlRFUgojIAlHb3QgU0lHU0VHViB3aXRoIFJJUD1l
MjliZDU2OQojIFtSVU5dCU1PViBTUzsgSU5UICQweDgwCiMgW09LXQlJIGF0ZW4ndCBkZWFkCm9r
IDM0IHNlbGZ0ZXN0czogeDg2OiBtb3Zfc3NfdHJhcF82NAojIHNlbGZ0ZXN0czogeDg2OiBzeXNj
YWxsX2FyZ19mYXVsdF82NAojIFtSVU5dCVNZU0VOVEVSIHdpdGggaW52YWxpZCBzdGF0ZQojIFtP
S10JU2VlbXMgb2theQojIFtSVU5dCVNZU0NBTEwgd2l0aCBpbnZhbGlkIHN0YXRlCiMgW09LXQlT
WVNDQUxMIHJldHVybmVkIG5vcm1hbGx5CiMgW1JVTl0JU1lTRU5URVIgd2l0aCBURiBhbmQgaW52
YWxpZCBzdGF0ZQojIFtPS10JU2VlbXMgb2theQojIFtSVU5dCVNZU0NBTEwgd2l0aCBURiBhbmQg
aW52YWxpZCBzdGF0ZQojIFtPS10JU1lTQ0FMTCByZXR1cm5lZCBub3JtYWxseQpvayAzNSBzZWxm
dGVzdHM6IHg4Njogc3lzY2FsbF9hcmdfZmF1bHRfNjQKIyBzZWxmdGVzdHM6IHg4NjogZnNnc2Jh
c2VfNjQKIyAJRlNHU0JBU0UgaW5zdHJ1Y3Rpb25zIGFyZSBkaXNhYmxlZAojIFtSVU5dCUFSQ0hf
U0VUX0dTIHRvIDB4MAojIFtPS10JR1NCQVNFIHdhcyBzZXQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9y
IDB4MCkKIyBbT0tdCUFSQ0hfR0VUX0dTIHdvcmtlZCBhcyBleHBlY3RlZCAoc2VsZWN0b3IgMHgw
KQojIFtSVU5dCUFSQ0hfU0VUX0dTIHRvIDB4MQojIFtPS10JR1NCQVNFIHdhcyBzZXQgYXMgZXhw
ZWN0ZWQgKHNlbGVjdG9yIDB4MCkKIyBbT0tdCUFSQ0hfR0VUX0dTIHdvcmtlZCBhcyBleHBlY3Rl
ZCAoc2VsZWN0b3IgMHgwKQojIFtSVU5dCUFSQ0hfU0VUX0dTIHRvIDB4MjAwMDAwMDAwCiMgW09L
XQlHU0JBU0Ugd2FzIHNldCBhcyBleHBlY3RlZCAoc2VsZWN0b3IgMHgwKQojIFtPS10JQVJDSF9H
RVRfR1Mgd29ya2VkIGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApCiMgW1JVTl0JQVJDSF9TRVRf
R1MgdG8gMHgwCiMgW09LXQlHU0JBU0Ugd2FzIHNldCBhcyBleHBlY3RlZCAoc2VsZWN0b3IgMHgw
KQojIFtPS10JQVJDSF9HRVRfR1Mgd29ya2VkIGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApCiMg
W1JVTl0JQVJDSF9TRVRfR1MgdG8gMHgyMDAwMDAwMDAKIyBbT0tdCUdTQkFTRSB3YXMgc2V0IGFz
IGV4cGVjdGVkIChzZWxlY3RvciAweDApCiMgW09LXQlBUkNIX0dFVF9HUyB3b3JrZWQgYXMgZXhw
ZWN0ZWQgKHNlbGVjdG9yIDB4MCkKIyBbUlVOXQlBUkNIX1NFVF9HUyB0byAweDEKIyBbT0tdCUdT
QkFTRSB3YXMgc2V0IGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApCiMgW09LXQlBUkNIX0dFVF9H
UyB3b3JrZWQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9yIDB4MCkKIyBbUlVOXQlBUkNIX1NFVF9HUyB0
byAweDAgdGhlbiBtb3YgMCB0byAlZ3MKIyBbT0tdCUdTQkFTRSBpcyAweDAKIyBbUlVOXQlBUkNI
X1NFVF9HUyB0byAweDEgdGhlbiBtb3YgMCB0byAlZ3MKIyBbT0tdCUdTQkFTRSBpcyAweDAKIyBb
UlVOXQlBUkNIX1NFVF9HUyB0byAweDIwMDAwMDAwMCB0aGVuIG1vdiAwIHRvICVncwojIFtPS10J
R1NCQVNFIGlzIDB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTIHRvIDB4MCB0aGVuIG1vdiAwIHRvICVn
cyBhbmQgc2NoZWR1bGUgCiMgW09LXQlHU0JBU0UgaXMgMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1Mg
dG8gMHgxIHRoZW4gbW92IDAgdG8gJWdzIGFuZCBzY2hlZHVsZSAKIyBbT0tdCUdTQkFTRSBpcyAw
eDAKIyBbUlVOXQlBUkNIX1NFVF9HUyB0byAweDIwMDAwMDAwMCB0aGVuIG1vdiAwIHRvICVncyBh
bmQgc2NoZWR1bGUgCiMgW09LXQlHU0JBU0UgaXMgMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgw
KSwgdGhlbiBzY2hlZHVsZSB0byAweDAKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDAp
IC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MAojIFtSVU5dCUFS
Q0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwCiMgCUJlZm9yZSBzY2hlZHVsZSwg
c2V0IHNlbGVjdG9yIHRvIDB4MQojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0g
c2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCiMgW1JVTl0JQVJDSF9T
RVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQg
c2VsZWN0b3IgdG8gMHgyCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSAtLSBzZWwg
aXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKIyBbUlVOXQlBUkNIX1NFVF9H
UygweDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxl
Y3RvciB0byAweDMKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAw
eDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4
MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwCiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9y
IHRvIDB4MmIKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAK
IyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDAp
LCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAojIAlvdGhlciB0aHJlYWQ6IEFS
Q0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0Ug
cmVtYWluZWQgMHgwLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUg
dG8gMHhhMWZhNWYzNDNjYjg1ZmE0CiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRv
IDB4MQojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNl
bCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgxLzB4MAojIFtSVU5dCUFSQ0hfU0VU
X0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0CiMgCUJlZm9yZSBz
Y2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dT
KDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQg
MHgyLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZh
NWYzNDNjYjg1ZmE0CiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwojIAlv
dGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAK
IyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCks
IHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0CiMgCUJlZm9yZSBzY2hlZHVsZSwg
c2V0IHNlbGVjdG9yIHRvIDB4MmIKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFu
ZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIvMHgw
CiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKIyAJb3RoZXIg
dGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVt
YWluZWQgMHgwLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8g
MHgxCiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MQojIAlvdGhlciB0aHJl
YWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5l
ZCAweDEvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEK
IyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyCiMgCW90aGVyIHRocmVhZDog
QVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4
Mi8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQojIAlC
ZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKIyAJb3RoZXIgdGhyZWFkOiBBUkNI
X1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4
MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgxCiMgCUJlZm9y
ZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MmIKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NF
VF9HUygweDEpIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAK
IyBbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MjAwMDAwMDAwCiMg
CW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKIyBb
T0tdCUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRo
ZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0
b3IgdG8gMHgxCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNl
bCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgxLzB4MAojIFtSVU5dCUFSQ0hfU0VU
X0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKIyAJQmVmb3JlIHNjaGVkdWxl
LCBzZXQgc2VsZWN0b3IgdG8gMHgyCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAw
MDAwMDApIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MAojIFtS
VU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKIyAJQmVm
b3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzCiMgCW90aGVyIHRocmVhZDogQVJDSF9T
RVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQg
MHgzLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAw
MDAwMDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgojIAlvdGhlciB0
aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9C
QVNFIHJlbWFpbmVkIDB4MmIvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIg
Z3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgwCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgw
KSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDAKIyBbUlVOXQlB
UkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAweDAKIyAJQmVm
b3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxCiMgCW90aGVyIHRocmVhZDogQVJDSF9T
RVRfR1MoMHgwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAK
IyBbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAw
eDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyCiMgCW90aGVyIHRocmVh
ZDogQVJDSF9TRVRfR1MoMHgwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVk
IDB4Mi8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hl
ZHVsZSB0byAweDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzCiMgCW90
aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNF
IHJlbWFpbmVkIDB4My8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywg
dGhlbiBzY2hlZHVsZSB0byAweDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8g
MHgyYgojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MAojIFtP
S10JR1MvQkFTRSByZW1haW5lZCAweDJiLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5k
IGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAojIAlvdGhlciB0
aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKIyBbT0td
CUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNs
ZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAojIAlCZWZvcmUgc2No
ZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygw
eDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4
MS8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVs
ZSB0byAweGExZmE1ZjM0M2NiODVmYTQKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3Ig
dG8gMHgyCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0g
c2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDIvMHgwCiMgW1JVTl0JQVJDSF9T
RVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1
ZmE0CiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwojIAlvdGhlciB0aHJl
YWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdT
L0JBU0UgcmVtYWluZWQgMHgzLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFy
IGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAojIAlCZWZvcmUgc2NoZWR1
bGUsIHNldCBzZWxlY3RvciB0byAweDJiCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgw
KSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDJi
LzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxl
IHRvIDB4MQojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MAoj
IFtPS10JR1MvQkFTRSByZW1haW5lZCAweDAvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBh
bmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgxCiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0
IHNlbGVjdG9yIHRvIDB4MQojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2Vs
IGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCiMgW1JVTl0JQVJDSF9TRVRf
R1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgxCiMgCUJlZm9yZSBzY2hl
ZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4
MSkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDIvMHgwCiMgW1JVTl0J
QVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgxCiMgCUJl
Zm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwojIAlvdGhlciB0aHJlYWQ6IEFSQ0hf
U0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDMvMHgw
CiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8g
MHgxCiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MmIKIyAJb3RoZXIgdGhy
ZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWlu
ZWQgMHgyYi8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBz
Y2hlZHVsZSB0byAweDIwMDAwMDAwMAojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAw
MDAwMDAwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDAKIyBb
UlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAweDIw
MDAwMDAwMAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKIyAJb3RoZXIg
dGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1Mv
QkFTRSByZW1haW5lZCAweDEvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIg
Z3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQg
c2VsZWN0b3IgdG8gMHgyCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDAp
IC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MAojIFtSVU5dCUFS
Q0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4MjAwMDAwMDAw
CiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwojIAlvdGhlciB0aHJlYWQ6
IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJl
bWFpbmVkIDB4My8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhl
biBzY2hlZHVsZSB0byAweDIwMDAwMDAwMAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3Rv
ciB0byAweDJiCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNl
bCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKIyBbUlVOXQlBUkNIX1NF
VF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MAojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VU
X0dTKDB4MCkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDAvMHgxCiMg
W1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDAKIyAJQmVmb3JlIHNj
aGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1Mo
MHgwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAKIyBbUlVO
XQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MAojIAlCZWZvcmUgc2NoZWR1
bGUsIHNldCBzZWxlY3RvciB0byAweDIKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDAp
IC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MAojIFtSVU5dCUFS
Q0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgwCiMgCUJlZm9yZSBzY2hlZHVsZSwg
c2V0IHNlbGVjdG9yIHRvIDB4MwojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0g
c2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDMvMHgwCiMgW1JVTl0JQVJDSF9T
RVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQg
c2VsZWN0b3IgdG8gMHgyYgojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2Vs
IGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDJiLzB4MAojIFtSVU5dCUFSQ0hfU0VU
X0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0CiMgCW90aGVyIHRo
cmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MAojIFtPS10J
R1MvQkFTRSByZW1haW5lZCAweDAvMHgxCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBz
Y2hlZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2Vs
ZWN0b3IgdG8gMHgxCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIg
Z3MgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCiMgW1JVTl0J
QVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQKIyAJ
QmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyCiMgCW90aGVyIHRocmVhZDogQVJD
SF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSBy
ZW1haW5lZCAweDIvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0
byAweGExZmE1ZjM0M2NiODVmYTQKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8g
MHgzCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2Vs
IGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDMvMHgwCiMgW1JVTl0JQVJDSF9TRVRf
R1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQKIyAJQmVmb3JlIHNj
aGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dT
KDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQg
MHgyYi8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQoj
IAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1Mv
QkFTRSByZW1haW5lZCAweDAvMHgxCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hl
ZHVsZSB0byAweDEKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxCiMgCW90
aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNF
IHJlbWFpbmVkIDB4MS8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVkdWxl
IHRvIDB4MQojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDIKIyAJb3RoZXIg
dGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVt
YWluZWQgMHgyLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8g
MHgxCiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwojIAlvdGhlciB0aHJl
YWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5l
ZCAweDMvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDEK
IyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgojIAlvdGhlciB0aHJlYWQ6
IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAw
eDJiLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAw
MDAwMDAKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlz
IDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDAvMHgxCiMgW1JVTl0JQVJDSF9TRVRfR1Mo
MHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMAojIAlCZWZvcmUgc2NoZWR1bGUsIHNl
dCBzZWxlY3RvciB0byAweDEKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAw
MCkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCiMgW1JVTl0J
QVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMAojIAlCZWZvcmUg
c2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDIKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9H
UygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDIv
MHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAw
MAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKIyAJb3RoZXIgdGhyZWFk
OiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSBy
ZW1haW5lZCAweDMvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0
byAweDIwMDAwMDAwMAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDJiCiMg
CW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKIyBb
T0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAw
MDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1Mo
MHgwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDIwMDAwMDAw
MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDAK
IyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxCiMgCW90aGVyIHRocmVhZDog
QVJDSF9TRVRfR1MoMHgwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4
MS8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8g
MHgwCiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgojIAlvdGhlciB0aHJl
YWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5l
ZCAweDIvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApLCB0aGVuIHNjaGVkdWxl
IHRvIDB4MAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKIyAJb3RoZXIg
dGhyZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVt
YWluZWQgMHgzLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hl
ZHVsZSB0byAweDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgojIAlv
dGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFT
RSByZW1haW5lZCAweDJiLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhl
biBzY2hlZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NF
VF9HUygweDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFp
bmVkIDB4MC8weDIwMDAwMDAwMAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhl
biBzY2hlZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQg
c2VsZWN0b3IgdG8gMHgxCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xl
YXIgZ3MgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCiMgW1JV
Tl0JQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQz
Y2I4NWZhNAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDIKIyAJb3RoZXIg
dGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCiMgW09L
XQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAw
MCksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0CiMgCUJlZm9yZSBzY2hlZHVs
ZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkg
YW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4
MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweGEx
ZmE1ZjM0M2NiODVmYTQKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgoj
IAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAw
eDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygw
eDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgxCiMgCW90aGVyIHRocmVhZDogQVJDSF9T
RVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDIw
MDAwMDAwMAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0
byAweDEKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxCiMgCW90aGVyIHRo
cmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFp
bmVkIDB4MS8weDAKIyBbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1
bGUgdG8gMHgxCiMgCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgojIAlvdGhl
ciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MAojIFtPS10JR1MvQkFTRSBy
ZW1haW5lZCAweDIvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApLCB0aGVuIHNj
aGVkdWxlIHRvIDB4MQojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKIyAJ
b3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JB
U0UgcmVtYWluZWQgMHgzLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhl
biBzY2hlZHVsZSB0byAweDEKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgy
YgojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MAojIFtPS10J
R1MvQkFTRSByZW1haW5lZCAweDJiLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAw
KSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMAojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VU
X0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4
MC8weDIwMDAwMDAwMAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hl
ZHVsZSB0byAweDIwMDAwMDAwMAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAw
eDEKIyAJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4
MAojIFtPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCiMgW1JVTl0JQVJDSF9TRVRfR1MoMHgy
MDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MjAwMDAwMDAwCiMgCUJlZm9yZSBzY2hlZHVs
ZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgojIAlvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAw
MDAwMDAwKSAtLSBzZWwgaXMgMHgwCiMgW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKIyBb
UlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAw
MDAKIyAJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzCiMgCW90aGVyIHRocmVh
ZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKIyBbT0tdCUdTL0JBU0Ug
cmVtYWluZWQgMHgzLzB4MAojIFtSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBz
Y2hlZHVsZSB0byAweDIwMDAwMDAwMAojIAlCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0
byAweDJiCiMgCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBp
cyAweDAKIyBbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKIyBbUlVOXQlBUkNIX1NFVF9H
UygwKSwgY2xlYXIgZ3MsIHRoZW4gbWFuaXB1bGF0ZSBHU0JBU0UgaW4gYSBkaWZmZXJlbnQgdGhy
ZWFkCiMgCXVzaW5nIExEVCBzbG90IDAKIyBbT0tdCUdTQkFTRSByZW1haW5lZCAwCiMgW09LXQlH
UyB3YXMgcmVzZXQgYXMgZXhwZWN0ZWQKb2sgMzYgc2VsZnRlc3RzOiB4ODY6IGZzZ3NiYXNlXzY0
CiMgc2VsZnRlc3RzOiB4ODY6IHN5c3JldF9yaXBfNjQKIyBbUlVOXQlzaWdyZXR1cm4gdG8gMHg4
MDAwMDAwMDAwMDAKIyBbT0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0weDgwMDAwMDAwMDAwMAojIFtS
VU5dCXNpZ3JldHVybiB0byAweDEwMDAwMDAwMDAwMDAKIyBbT0tdCUdvdCBTSUdTRUdWIGF0IFJJ
UD0weDEwMDAwMDAwMDAwMDAKIyBbUlVOXQlzaWdyZXR1cm4gdG8gMHgyMDAwMDAwMDAwMDAwCiMg
W09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHgyMDAwMDAwMDAwMDAwCiMgW1JVTl0Jc2lncmV0dXJu
IHRvIDB4NDAwMDAwMDAwMDAwMAojIFtPS10JR290IFNJR1NFR1YgYXQgUklQPTB4NDAwMDAwMDAw
MDAwMAojIFtSVU5dCXNpZ3JldHVybiB0byAweDgwMDAwMDAwMDAwMDAKIyBbT0tdCUdvdCBTSUdT
RUdWIGF0IFJJUD0weDgwMDAwMDAwMDAwMDAKIyBbUlVOXQlzaWdyZXR1cm4gdG8gMHgxMDAwMDAw
MDAwMDAwMAojIFtPS10JR290IFNJR1NFR1YgYXQgUklQPTB4MTAwMDAwMDAwMDAwMDAKIyBbUlVO
XQlzaWdyZXR1cm4gdG8gMHgyMDAwMDAwMDAwMDAwMAojIFtPS10JR290IFNJR1NFR1YgYXQgUklQ
PTB4MjAwMDAwMDAwMDAwMDAKIyBbUlVOXQlzaWdyZXR1cm4gdG8gMHg0MDAwMDAwMDAwMDAwMAoj
IFtPS10JR290IFNJR1NFR1YgYXQgUklQPTB4NDAwMDAwMDAwMDAwMDAKIyBbUlVOXQlzaWdyZXR1
cm4gdG8gMHg4MDAwMDAwMDAwMDAwMAojIFtPS10JR290IFNJR1NFR1YgYXQgUklQPTB4ODAwMDAw
MDAwMDAwMDAKIyBbUlVOXQlzaWdyZXR1cm4gdG8gMHgxMDAwMDAwMDAwMDAwMDAKIyBbT0tdCUdv
dCBTSUdTRUdWIGF0IFJJUD0weDEwMDAwMDAwMDAwMDAwMAojIFtSVU5dCXNpZ3JldHVybiB0byAw
eDIwMDAwMDAwMDAwMDAwMAojIFtPS10JR290IFNJR1NFR1YgYXQgUklQPTB4MjAwMDAwMDAwMDAw
MDAwCiMgW1JVTl0Jc2lncmV0dXJuIHRvIDB4NDAwMDAwMDAwMDAwMDAwCiMgW09LXQlHb3QgU0lH
U0VHViBhdCBSSVA9MHg0MDAwMDAwMDAwMDAwMDAKIyBbUlVOXQlzaWdyZXR1cm4gdG8gMHg4MDAw
MDAwMDAwMDAwMDAKIyBbT0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0weDgwMDAwMDAwMDAwMDAwMAoj
IFtSVU5dCXNpZ3JldHVybiB0byAweDEwMDAwMDAwMDAwMDAwMDAKIyBbT0tdCUdvdCBTSUdTRUdW
IGF0IFJJUD0weDEwMDAwMDAwMDAwMDAwMDAKIyBbUlVOXQlzaWdyZXR1cm4gdG8gMHgyMDAwMDAw
MDAwMDAwMDAwCiMgW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHgyMDAwMDAwMDAwMDAwMDAwCiMg
W1JVTl0Jc2lncmV0dXJuIHRvIDB4NDAwMDAwMDAwMDAwMDAwMAojIFtPS10JR290IFNJR1NFR1Yg
YXQgUklQPTB4NDAwMDAwMDAwMDAwMDAwMAojIFtSVU5dCXNpZ3JldHVybiB0byAweDgwMDAwMDAw
MDAwMDAwMDAKIyBbT0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0weDgwMDAwMDAwMDAwMDAwMDAKIyBb
UlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDdmZmZmZmZmZTAw
MAojIFtPS10JV2Ugc3Vydml2ZWQKIyBbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMg
dGhyb3VnaCB0byAweDdmZmZmZmZmZjAwMAojIFtPS10JV2Ugc3Vydml2ZWQKIyBbUlVOXQlUcnlp
bmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDgwMDAwMDAwMDAwMAojIFtPS10J
bXJlbWFwIHRvIDB4N2ZmZmZmZmZmMDAwIGZhaWxlZAojIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwg
dGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4ZmZmZmZmZmZmMDAwCiMgW09LXQltcmVtYXAgdG8gMHhm
ZmZmZmZmZmUwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRo
cm91Z2ggdG8gMHgxMDAwMDAwMDAwMDAwCiMgW09LXQltcmVtYXAgdG8gMHhmZmZmZmZmZmYwMDAg
ZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgx
ZmZmZmZmZmZmMDAwCiMgW09LXQltcmVtYXAgdG8gMHgxZmZmZmZmZmZlMDAwIGZhaWxlZAojIFtS
VU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4MjAwMDAwMDAwMDAw
MAojIFtPS10JbXJlbWFwIHRvIDB4MWZmZmZmZmZmZjAwMCBmYWlsZWQKIyBbUlVOXQlUcnlpbmcg
YSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDNmZmZmZmZmZmYwMDAKIyBbT0tdCW1y
ZW1hcCB0byAweDNmZmZmZmZmZmUwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0
aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg0MDAwMDAwMDAwMDAwCiMgW09LXQltcmVtYXAgdG8gMHgz
ZmZmZmZmZmZmMDAwIGZhaWxlZAojIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0
aHJvdWdoIHRvIDB4N2ZmZmZmZmZmZjAwMAojIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZTAw
MCBmYWlsZWQKIyBbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAw
eDgwMDAwMDAwMDAwMDAKIyBbT0tdCW1yZW1hcCB0byAweDdmZmZmZmZmZmYwMDAgZmFpbGVkCiMg
W1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHhmZmZmZmZmZmZm
MDAwCiMgW09LXQltcmVtYXAgdG8gMHhmZmZmZmZmZmZlMDAwIGZhaWxlZAojIFtSVU5dCVRyeWlu
ZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4MTAwMDAwMDAwMDAwMDAKIyBbT0td
CW1yZW1hcCB0byAweGZmZmZmZmZmZmYwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FM
TCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgxZmZmZmZmZmZmZjAwMAojIFtPS10JbXJlbWFwIHRv
IDB4MWZmZmZmZmZmZmUwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZh
bGxzIHRocm91Z2ggdG8gMHgyMDAwMDAwMDAwMDAwMAojIFtPS10JbXJlbWFwIHRvIDB4MWZmZmZm
ZmZmZmYwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91
Z2ggdG8gMHgzZmZmZmZmZmZmZjAwMAojIFtPS10JbXJlbWFwIHRvIDB4M2ZmZmZmZmZmZmUwMDAg
ZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg0
MDAwMDAwMDAwMDAwMAojIFtPS10JbXJlbWFwIHRvIDB4M2ZmZmZmZmZmZmYwMDAgZmFpbGVkCiMg
W1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg3ZmZmZmZmZmZm
ZjAwMAojIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZmUwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5
aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg4MDAwMDAwMDAwMDAwMAojIFtP
S10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZmYwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lT
Q0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHhmZmZmZmZmZmZmZjAwMAojIFtPS10JbXJlbWFw
IHRvIDB4ZmZmZmZmZmZmZmUwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0
IGZhbGxzIHRocm91Z2ggdG8gMHgxMDAwMDAwMDAwMDAwMDAKIyBbT0tdCW1yZW1hcCB0byAweGZm
ZmZmZmZmZmZmMDAwIGZhaWxlZAojIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0
aHJvdWdoIHRvIDB4MWZmZmZmZmZmZmZmMDAwCiMgW09LXQltcmVtYXAgdG8gMHgxZmZmZmZmZmZm
ZmUwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2gg
dG8gMHgyMDAwMDAwMDAwMDAwMDAKIyBbT0tdCW1yZW1hcCB0byAweDFmZmZmZmZmZmZmZjAwMCBm
YWlsZWQKIyBbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDNm
ZmZmZmZmZmZmZjAwMAojIFtPS10JbXJlbWFwIHRvIDB4M2ZmZmZmZmZmZmZlMDAwIGZhaWxlZAoj
IFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4NDAwMDAwMDAw
MDAwMDAwCiMgW09LXQltcmVtYXAgdG8gMHgzZmZmZmZmZmZmZmYwMDAgZmFpbGVkCiMgW1JVTl0J
VHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg3ZmZmZmZmZmZmZmYwMDAK
IyBbT0tdCW1yZW1hcCB0byAweDdmZmZmZmZmZmZmZTAwMCBmYWlsZWQKIyBbUlVOXQlUcnlpbmcg
YSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDgwMDAwMDAwMDAwMDAwMAojIFtPS10J
bXJlbWFwIHRvIDB4N2ZmZmZmZmZmZmZmMDAwIGZhaWxlZAojIFtSVU5dCVRyeWluZyBhIFNZU0NB
TEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4ZmZmZmZmZmZmZmZmMDAwCiMgW09LXQltcmVtYXAg
dG8gMHhmZmZmZmZmZmZmZmUwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0
IGZhbGxzIHRocm91Z2ggdG8gMHgxMDAwMDAwMDAwMDAwMDAwCiMgW09LXQltcmVtYXAgdG8gMHhm
ZmZmZmZmZmZmZmYwMDAgZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxz
IHRocm91Z2ggdG8gMHgxZmZmZmZmZmZmZmZmMDAwCiMgW09LXQltcmVtYXAgdG8gMHgxZmZmZmZm
ZmZmZmZlMDAwIGZhaWxlZAojIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJv
dWdoIHRvIDB4MjAwMDAwMDAwMDAwMDAwMAojIFtPS10JbXJlbWFwIHRvIDB4MWZmZmZmZmZmZmZm
ZjAwMCBmYWlsZWQKIyBbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0
byAweDNmZmZmZmZmZmZmZmYwMDAKIyBbT0tdCW1yZW1hcCB0byAweDNmZmZmZmZmZmZmZmUwMDAg
ZmFpbGVkCiMgW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg0
MDAwMDAwMDAwMDAwMDAwCiMgW09LXQltcmVtYXAgdG8gMHgzZmZmZmZmZmZmZmZmMDAwIGZhaWxl
ZAojIFtSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4N2ZmZmZm
ZmZmZmZmZjAwMAojIFtPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZmZmZTAwMCBmYWlsZWQKIyBb
UlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDgwMDAwMDAwMDAw
MDAwMDAKIyBbT0tdCW1yZW1hcCB0byAweDdmZmZmZmZmZmZmZmYwMDAgZmFpbGVkCm9rIDM3IHNl
bGZ0ZXN0czogeDg2OiBzeXNyZXRfcmlwXzY0CiMgc2VsZnRlc3RzOiB4ODY6IHN5c2NhbGxfbnVt
YmVyaW5nXzY0CiMgCUNoZWNraW5nIGZvciB4MzIuLi4gbm90IHN1cHBvcnRlZAojIFtSVU5dCUNo
ZWNraW5nIHN5c2NhbGxzIDUxMi01NDcKIyBbUlVOXQlDaGVja2luZyBzb21lIDY0LWJpdCBzeXNj
YWxscyBpbiB4MzIgcmFuZ2UKIyBbUlVOXQlDaGVja2luZyBudW1iZXJzIGFib3ZlIDJeMzItMQoj
IFtPS10JVGhleSBhbGwgcmV0dXJuZWQgLUVOT1NZUwpvayAzOCBzZWxmdGVzdHM6IHg4Njogc3lz
Y2FsbF9udW1iZXJpbmdfNjQKIyBzZWxmdGVzdHM6IHg4NjogbGR0X2dkdF82NAojIFtOT1RFXQlz
ZXRfdGhyZWFkX2FyZWEgaXMgYXZhaWxhYmxlOyB3aWxsIHVzZSBHRFQgaW5kZXggMTIKIyBbT0td
CUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwNDBGQjAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCiMgW09L
XQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtP
S10JTERUIGVudHJ5IDEgaXMgaW52YWxpZAojIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBD
MEZCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQK
IyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZG
CiMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZG
RgojIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDdCMDAgYW5kIGxpbWl0IDB4MDAwMEFG
RkYKIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwOTA3QjAwIGFuZCBsaW1pdCAweDAwMDBB
RkZGCiMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzMwMCBhbmQgbGltaXQgMHgwMDAw
QUZGRgojIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDcxMDAgYW5kIGxpbWl0IDB4MDAw
MEFGRkYKIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3NTAwIGFuZCBsaW1pdCAweDAw
MDBBRkZGCiMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwNzcwMCBhbmQgbGltaXQgMHgw
MDAwMDAwQQojIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdGMDAgYW5kIGxpbWl0IDB4
MDAwMDAwMEEKIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3RDAwIGFuZCBsaW1pdCAw
eDAwMDAwMDBBCiMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwN0IwMCBhbmQgbGltaXQg
MHgwMDAwMDAwQQojIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc5MDAgYW5kIGxpbWl0
IDB4MDAwMDAwMEEKIyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3OTAwIGFuZCBsaW1p
dCAweDAwMDAwMDBBCiMgW1JVTl0JVGVzdCBmb3JrCiMgW09LXQlMRFQgZW50cnkgMiBoYXMgQVIg
MHgwMDUwNzkwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQojIFtPS10JTERUIGVudHJ5IDEgaXMgaW52
YWxpZAojIFtPS10JTERUIGVudHJ5IDAgaXMgaW52YWxpZAojIFtOT1RFXQlzZXRfdGhyZWFkX2Fy
ZWEgaXMgYXZhaWxhYmxlOyB3aWxsIHVzZSBHRFQgaW5kZXggMTIKIyBbT0tdCUxEVCBlbnRyeSAw
IGhhcyBBUiAweDAwNDBGQjAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCiMgW09LXQlMRFQgZW50cnkg
MCBoYXMgQVIgMHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtPS10JTERUIGVudHJ5
IDEgaXMgaW52YWxpZAojIFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBDMEZCMDAgYW5kIGxp
bWl0IDB4MDAwMEFGRkYKIyBbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQKIyBbT0tdCUxEVCBl
bnRyeSAyIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCiMgW09LXQlMRFQg
ZW50cnkgMiBoYXMgQVIgMHgwMEQwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtPS10JTERU
IGVudHJ5IDIgaGFzIEFSIDB4MDBEMDdCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBbT0tdCUxE
VCBlbnRyeSAyIGhhcyBBUiAweDAwOTA3QjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCiMgW09LXQlM
RFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzMwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgojIFtPS10J
TERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDcxMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKIyBbT0td
CUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3NTAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCiMgW09L
XQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwNzcwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQojIFtP
S10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdGMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKIyBb
T0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3RDAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCiMg
W09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwN0IwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQoj
IFtPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc5MDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEK
IyBbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3OTAwIGFuZCBsaW1pdCAweDAwMDAwMDBB
CiMgW1JVTl0JVGVzdCBmb3JrCiMgW09LXQlDaGlsZCBzdWNjZWVkZWQKIyBbUlVOXQlUZXN0IHNp
emUKIyBbRE9ORV0JU2l6ZSB0ZXN0CiMgW09LXQltb2RpZnlfbGR0IGZhaWx1cmUgMjIKIyBbT0td
CUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwMDBGMzAwIGFuZCBsaW1pdCAweDAwMDAwMDAwCiMgW09L
XQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDAwNzMwMCBhbmQgbGltaXQgMHgwMDAwMDAwMAojIFtP
S10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDAwMEYxMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKIyBb
T0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwMDA3MzAwIGFuZCBsaW1pdCAweDAwMDAwMDAwCiMg
W09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDAwNzEwMCBhbmQgbGltaXQgMHgwMDAwMDAwMQoj
IFtPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDAwMDcxMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAK
IyBbT0tdCUxEVCBlbnRyeSAwIGlzIGludmFsaWQKIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAw
eDAwNDBGMzAwIGFuZCBsaW1pdCAweDAwMEZGRkZGCiMgW09LXQlMRFQgZW50cnkgMCBoYXMgQVIg
MHgwMEMwRjMwMCBhbmQgbGltaXQgMHhGRkZGRkZGRgojIFtPS10JTERUIGVudHJ5IDAgaGFzIEFS
IDB4MDBDMEYxMDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKIyBbT0tdCUxEVCBlbnRyeSAwIGhhcyBB
UiAweDAwQzBGNzAwIGFuZCBsaW1pdCAweEZGRkZGRkZGCiMgW09LXQlMRFQgZW50cnkgMCBoYXMg
QVIgMHgwMEMwRjUwMCBhbmQgbGltaXQgMHhGRkZGRkZGRgojIFtPS10JTERUIGVudHJ5IDAgaXMg
aW52YWxpZAojIFtSVU5dCUNyb3NzLUNQVSBMRFQgaW52YWxpZGF0aW9uCiMgW09LXQlBbGwgNSBp
dGVyYXRpb25zIHN1Y2NlZWRlZAojIFtSVU5dCVRlc3QgZXhlYwojIFtPS10JTERUIGVudHJ5IDAg
aGFzIEFSIDB4MDA0MEZCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMkEKIyBbT0tdCUNoaWxkIHN1Y2Nl
ZWRlZAojIFtPS10JSW52YWxpZGF0ZSBEUyB3aXRoIHNldF90aHJlYWRfYXJlYTogbmV3IERTID0g
MHgwCiMgW09LXQlJbnZhbGlkYXRlIEVTIHdpdGggc2V0X3RocmVhZF9hcmVhOiBuZXcgRVMgPSAw
eDAKIyBbT0tdCUludmFsaWRhdGUgRlMgd2l0aCBzZXRfdGhyZWFkX2FyZWE6IG5ldyBGUyA9IDB4
MAojIFtPS10JTmV3IEZTQkFTRSB3YXMgemVybwojIFtPS10JSW52YWxpZGF0ZSBHUyB3aXRoIHNl
dF90aHJlYWRfYXJlYTogbmV3IEdTID0gMHgwCiMgW09LXQlOZXcgR1NCQVNFIHdhcyB6ZXJvCm9r
IDM5IHNlbGZ0ZXN0czogeDg2OiBsZHRfZ2R0XzY0CiMgc2VsZnRlc3RzOiB4ODY6IHB0cmFjZV9z
eXNjYWxsXzY0CiMgW1JVTl0JQ2hlY2sgaW50ODAgcmV0dXJuIHJlZ3MKIyBbT0tdCWdldHBpZCgp
IHByZXNlcnZlcyByZWdzCiMgW09LXQlraWxsKGdldHBpZCgpLCBTSUdVU1IxKSBwcmVzZXJ2ZXMg
cmVncwojIFtSVU5dCXB0cmFjZS1pbmR1Y2VkIHN5c2NhbGwgcmVzdGFydAojIFtSVU5dCVNZU0VN
VQojIFtPS10JSW5pdGlhbCBuciBhbmQgYXJncyBhcmUgY29ycmVjdAojIFtSVU5dCVJlc3RhcnQg
dGhlIHN5c2NhbGwgKGlwID0gMHg3Zjg3N2MwZDJmNDkpCiMgW09LXQlSZXN0YXJ0ZWQgbnIgYW5k
IGFyZ3MgYXJlIGNvcnJlY3QKIyBbUlVOXQlDaGFuZ2UgbnIgYW5kIGFyZ3MgYW5kIHJlc3RhcnQg
dGhlIHN5c2NhbGwgKGlwID0gMHg3Zjg3N2MwZDJmNDkpCiMgW09LXQlSZXBsYWNlbWVudCBuciBh
bmQgYXJncyBhcmUgY29ycmVjdAojIFtPS10JQ2hpbGQgZXhpdGVkIGNsZWFubHkKIyBbUlVOXQlr
ZXJuZWwgc3lzY2FsbCByZXN0YXJ0IHVuZGVyIHB0cmFjZQojIFtSVU5dCVNZU0NBTEwKIyBbT0td
CUluaXRpYWwgbnIgYW5kIGFyZ3MgYXJlIGNvcnJlY3QKIyBbUlVOXQlTWVNDQUxMCiMgW09LXQlB
cmdzIGFmdGVyIFNJR1VTUjEgYXJlIGNvcnJlY3QgKGF4ID0gLTUxNCkKIyBbT0tdCUNoaWxkIGdv
dCBTSUdVU1IxCiMgW1JVTl0JU3RlcCBhZ2FpbgojIFtPS10JcGF1c2UoMikgcmVzdGFydGVkIGNv
cnJlY3RseQpvayA0MCBzZWxmdGVzdHM6IHg4NjogcHRyYWNlX3N5c2NhbGxfNjQKbWFrZTogTGVh
dmluZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuNi1k
ODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3Rvb2xzL3Rlc3Rpbmcvc2Vs
ZnRlc3RzL3g4NicK

--===============2007533451001318663==
Content-Type: text/plain
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="job.yaml"

LS0tCgojISBqb2JzL2tlcm5lbC1zZWxmdGVzdHMteDg2LnlhbWwKc3VpdGU6IGtlcm5lbC1zZWxm
dGVzdHMKdGVzdGNhc2U6IGtlcm5lbC1zZWxmdGVzdHMKY2F0ZWdvcnk6IGZ1bmN0aW9uYWwKbmVl
ZF9tZW1vcnk6IDJHCm5lZWRfY3B1OiAyCmtlcm5lbC1zZWxmdGVzdHM6CiAgZ3JvdXA6IGtzZWxm
dGVzdHMteDg2Cmtlcm5lbF9jbWRsaW5lOiBlcnN0X2Rpc2FibGUKam9iX29yaWdpbjogIi9sa3At
c3JjL2FsbG90L2N5Y2xpYzpwMTpsaW51eC1kZXZlbDpkZXZlbC1ob3VybHkvbGtwLXNrbC1kMDEv
a2VybmVsLXNlbGZ0ZXN0cy14ODYueWFtbCIKCiMhIHF1ZXVlIG9wdGlvbnMKcXVldWVfY21kbGlu
ZV9rZXlzOgotIGJyYW5jaAotIGNvbW1pdApxdWV1ZTogYmlzZWN0CnRlc3Rib3g6IGxrcC1za2wt
ZDAxCnRib3hfZ3JvdXA6IGxrcC1za2wtZDAxCmtjb25maWc6IHg4Nl82NC1yaGVsLTcuNgpzdWJt
aXRfaWQ6IDVlZWVhMmJmODFlNmMyMjFjNjljYmY5MApqb2JfZmlsZTogIi9sa3Avam9icy9zY2hl
ZHVsZWQvbGtwLXNrbC1kMDEva2VybmVsLXNlbGZ0ZXN0cy1rc2VsZnRlc3RzLXg4Ni11Y29kZT0w
eGRjLWRlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNk
ZTJhMmQwNjRkOTU3NDktMjAyMDA2MjEtODY0Ni1ka3RvdTgtMC55YW1sIgppZDogNWEwOGE5YWYx
OGQwZmM2NjRmMGZlZDRkODNjMzVlNWMxOWU2MDE0YQpxdWV1ZXJfdmVyc2lvbjogIi9sa3Atc3Jj
IgoKIyEgaG9zdHMvbGtwLXNrbC1kMDEKbW9kZWw6IFNreWxha2UKbnJfY3B1OiA4Cm1lbW9yeTog
MTZHCm5yX2hkZF9wYXJ0aXRpb25zOiAxCmhkZF9wYXJ0aXRpb25zOiAiL2Rldi9kaXNrL2J5LWlk
L2F0YS1XRENfV0QxMEVaRVgtNzVXTjRBMF9XRC1XQ0M2WTJKRDlTTFUtcGFydDEiCnN3YXBfcGFy
dGl0aW9uczogIi9kZXYvZGlzay9ieS1pZC9hdGEtV0RDX1dEMTBFWkVYLTc1V040QTBfV0QtV0ND
NlkySkQ5U0xVLXBhcnQzIgpyb290ZnNfcGFydGl0aW9uOiAiL2Rldi9kaXNrL2J5LWlkL2F0YS1X
RENfV0QxMEVaRVgtNzVXTjRBMF9XRC1XQ0M2WTJKRDlTTFUtcGFydDIiCmJyYW5kOiBJbnRlbChS
KSBDb3JlKFRNKSBpNy02NzAwIENQVSBAIDMuNDBHSHoKY3B1X2luZm86IHNreWxha2UgaTctNjcw
MApiaW9zX3ZlcnNpb246IDEuMi44CgojISBpbmNsdWRlL2NhdGVnb3J5L2Z1bmN0aW9uYWwKa21z
ZzogCmhlYXJ0YmVhdDogCm1lbWluZm86IAoKIyEgaW5jbHVkZS9xdWV1ZS9jeWNsaWMKY29tbWl0
OiBkODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5CgojISBpbmNsdWRlL3Rl
c3Rib3gvbGtwLXNrbC1kMDEKbmVlZF9rY29uZmlnX2h3OgotIENPTkZJR19FMTAwMEU9eQotIENP
TkZJR19TQVRBX0FIQ0kKdWNvZGU6ICcweGRjJwoKIyEgaW5jbHVkZS9rZXJuZWwtc2VsZnRlc3Rz
Cm5lZWRfa2VybmVsX2hlYWRlcnM6IHRydWUKbmVlZF9rZXJuZWxfc2VsZnRlc3RzOiB0cnVlCm5l
ZWRfa2NvbmZpZzoKLSBDT05GSUdfUE9TSVhfVElNRVJTPXkgfiAiPj0gdjQuMTAtcmMxIgplbnF1
ZXVlX3RpbWU6IDIwMjAtMDYtMjEgMDc6NTg6NTUuOTk5ODAwOTc4ICswODowMApfaWQ6IDVlZWVh
MmJmODFlNmMyMjFjNjljYmY5MApfcnQ6ICIvcmVzdWx0L2tlcm5lbC1zZWxmdGVzdHMva3NlbGZ0
ZXN0cy14ODYtdWNvZGU9MHhkYy9sa3Atc2tsLWQwMS9kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNn
ei94ODZfNjQtcmhlbC03LjYvZ2NjLTkvZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2
NGQ5NTc0OSIKCiMhIHNjaGVkdWxlIG9wdGlvbnMKdXNlcjogbGtwCmNvbXBpbGVyOiBnY2MtOQpo
ZWFkX2NvbW1pdDogNTczOGI5ZDBjOTFlMjZjODdjOTNhMDM5NzJjYzFhNWE4MDlkNGFmNgpiYXNl
X2NvbW1pdDogYjNhOWUzYjk2MjJhZTEwMDY0ODI2ZGNjYjRmN2E1MmJkODhjNzQwNwpicmFuY2g6
IGxpbnV4LWRldmVsL2RldmVsLWhvdXJseS0yMDIwMDYxNjA4CnJvb3RmczogZGViaWFuLXg4Nl82
NC0yMDE5MTExNC5jZ3oKcmVzdWx0X3Jvb3Q6ICIvcmVzdWx0L2tlcm5lbC1zZWxmdGVzdHMva3Nl
bGZ0ZXN0cy14ODYtdWNvZGU9MHhkYy9sa3Atc2tsLWQwMS9kZWJpYW4teDg2XzY0LTIwMTkxMTE0
LmNnei94ODZfNjQtcmhlbC03LjYvZ2NjLTkvZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEy
ZDA2NGQ5NTc0OS8wIgpzY2hlZHVsZXJfdmVyc2lvbjogIi9sa3AvbGtwLy5zcmMtMjAyMDA2MTkt
MTkwNzAwIgpMS1BfU0VSVkVSOiBpbm4KYXJjaDogeDg2XzY0Cm1heF91cHRpbWU6IDM2MDAKaW5p
dHJkOiAiL29zaW1hZ2UvZGViaWFuL2RlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6Igpib290bG9h
ZGVyX2FwcGVuZDoKLSByb290PS9kZXYvcmFtMAotIHVzZXI9bGtwCi0gam9iPS9sa3Avam9icy9z
Y2hlZHVsZWQvbGtwLXNrbC1kMDEva2VybmVsLXNlbGZ0ZXN0cy1rc2VsZnRlc3RzLXg4Ni11Y29k
ZT0weGRjLWRlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6LWQ4M2Y5NTliNWU3YTYzNzhhNGFmYmZm
MjNkZTJhMmQwNjRkOTU3NDktMjAyMDA2MjEtODY0Ni1ka3RvdTgtMC55YW1sCi0gQVJDSD14ODZf
NjQKLSBrY29uZmlnPXg4Nl82NC1yaGVsLTcuNgotIGJyYW5jaD1saW51eC1kZXZlbC9kZXZlbC1o
b3VybHktMjAyMDA2MTYwOAotIGNvbW1pdD1kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJk
MDY0ZDk1NzQ5Ci0gQk9PVF9JTUFHRT0vcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9nY2MtOS9k
ODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L3ZtbGludXotNS43LjAtMDE3
ODctZ2Q4M2Y5NTliNWU3YTYKLSBlcnN0X2Rpc2FibGUKLSBtYXhfdXB0aW1lPTM2MDAKLSBSRVNV
TFRfUk9PVD0vcmVzdWx0L2tlcm5lbC1zZWxmdGVzdHMva3NlbGZ0ZXN0cy14ODYtdWNvZGU9MHhk
Yy9sa3Atc2tsLWQwMS9kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnei94ODZfNjQtcmhlbC03LjYv
Z2NjLTkvZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYyM2RlMmEyZDA2NGQ5NTc0OS8wCi0gTEtQX1NF
UlZFUj1pbm4KLSBub2thc2xyCi0gc2VsaW51eD0wCi0gZGVidWcKLSBhcGljPWRlYnVnCi0gc3lz
cnFfYWx3YXlzX2VuYWJsZWQKLSByY3VwZGF0ZS5yY3VfY3B1X3N0YWxsX3RpbWVvdXQ9MTAwCi0g
bmV0LmlmbmFtZXM9MAotIHByaW50ay5kZXZrbXNnPW9uCi0gcGFuaWM9LTEKLSBzb2Z0bG9ja3Vw
X3BhbmljPTEKLSBubWlfd2F0Y2hkb2c9cGFuaWMKLSBvb3BzPXBhbmljCi0gbG9hZF9yYW1kaXNr
PTIKLSBwcm9tcHRfcmFtZGlzaz0wCi0gZHJiZC5taW5vcl9jb3VudD04Ci0gc3lzdGVtZC5sb2df
bGV2ZWw9ZXJyCi0gaWdub3JlX2xvZ2xldmVsCi0gY29uc29sZT10dHkwCi0gZWFybHlwcmludGs9
dHR5UzAsMTE1MjAwCi0gY29uc29sZT10dHlTMCwxMTUyMDAKLSB2Z2E9bm9ybWFsCi0gcncKbW9k
dWxlc19pbml0cmQ6ICIvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9nY2MtOS9kODNmOTU5YjVl
N2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1NzQ5L21vZHVsZXMuY2d6IgpibV9pbml0cmQ6ICIv
b3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L3J1bi1pcGNvbmZpZ18yMDE4
LTA0LTAzLmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L2xrcF8y
MDE5LTA4LTA1LmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L3Jz
eW5jLXJvb3Rmc18yMDE4LTA0LTAzLmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAx
ODA0MDMuY2d6L2tlcm5lbC1zZWxmdGVzdHNfMjAyMDA0MjguY2d6LC9vc2ltYWdlL3BrZy9kZWJp
YW4teDg2XzY0LTIwMTgwNDAzLmNnei9rZXJuZWwtc2VsZnRlc3RzLXg4Nl82NC00NjhmNzg3Zi0x
XzIwMjAwNjEyLmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L2h3
XzIwMjAtMDEtMDIuY2d6IgpsaW51eF9oZWFkZXJzX2luaXRyZDogIi9wa2cvbGludXgveDg2XzY0
LXJoZWwtNy42L2djYy05L2Q4M2Y5NTliNWU3YTYzNzhhNGFmYmZmMjNkZTJhMmQwNjRkOTU3NDkv
bGludXgtaGVhZGVycy5jZ3oiCmxpbnV4X3NlbGZ0ZXN0c19pbml0cmQ6ICIvcGtnL2xpbnV4L3g4
Nl82NC1yaGVsLTcuNi9nY2MtOS9kODNmOTU5YjVlN2E2Mzc4YTRhZmJmZjIzZGUyYTJkMDY0ZDk1
NzQ5L2xpbnV4LXNlbGZ0ZXN0cy5jZ3oiCnVjb2RlX2luaXRyZDogIi9vc2ltYWdlL3Vjb2RlL2lu
dGVsLXVjb2RlLTIwMTkxMTE0LmNneiIKbGtwX2luaXRyZDogIi9vc2ltYWdlL3VzZXIvbGtwL2xr
cC14ODZfNjQuY2d6IgpzaXRlOiBpbm4KCiMhIC9sa3AvbGtwLy5zcmMtMjAyMDA2MTgtMTgwODQ0
L2luY2x1ZGUvc2l0ZS9pbm4KTEtQX0NHSV9QT1JUOiA4MApMS1BfQ0lGU19QT1JUOiAxMzkKb29t
LWtpbGxlcjogCndhdGNoZG9nOiAKCiMhIHJ1bnRpbWUgc3RhdHVzCmxhc3Rfa2VybmVsOiA0LjIw
LjAKc2NoZWR1bGVfbm90aWZ5X2FkZHJlc3M6IAoKIyEgdXNlciBvdmVycmlkZXMKa2VybmVsOiAi
L3BrZy9saW51eC94ODZfNjQtcmhlbC03LjYvZ2NjLTkvZDgzZjk1OWI1ZTdhNjM3OGE0YWZiZmYy
M2RlMmEyZDA2NGQ5NTc0OS92bWxpbnV6LTUuNy4wLTAxNzg3LWdkODNmOTU5YjVlN2E2IgpkZXF1
ZXVlX3RpbWU6IDIwMjAtMDYtMjEgMDg6MTA6MTYuNjAzMzU3MzYxICswODowMAoKIyEgL2xrcC9s
a3AvLnNyYy0yMDIwMDYxOS0xOTA3MDAvaW5jbHVkZS9zaXRlL2lubgpqb2Jfc3RhdGU6IGZpbmlz
aGVkCmxvYWRhdmc6IDAuODYgMC4yMSAwLjA3IDMvMTc1IDIwODgKc3RhcnRfdGltZTogJzE1OTI2
OTgyNjUnCmVuZF90aW1lOiAnMTU5MjY5ODI2OScKdmVyc2lvbjogIi9sa3AvbGtwLy5zcmMtMjAy
MDA2MTktMTkwNzMyOmMwZWY4YTdhOjMzOTFlZmQ4YyIK

--===============2007533451001318663==
Content-Type: text/plain
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="reproduce.ksh"

ICJsbiIgIi1zZiIgIi91c3IvYmluL2NsYW5nIgogImxuIiAiLXNmIiAiL3Vzci9iaW4vbGxjIgog
InNlZCIgIi1pIiAicy9kZWZhdWx0X3RpbWVvdXQ9NDUvZGVmYXVsdF90aW1lb3V0PTMwMC8iICJr
c2VsZnRlc3QvcnVubmVyLnNoIgogIm1ha2UiICJydW5fdGVzdHMiICItQyIgIng4NiIK

--===============2007533451001318663==--


From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=kptR=AD=lists.ozlabs.org=linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-5.8 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,URIBL_BLACK,
	USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 34F89C433E0
	for <linuxppc-dev@archiver.kernel.org>; Mon, 22 Jun 2020 01:14:19 +0000 (UTC)
Received: from lists.ozlabs.org (lists.ozlabs.org [203.11.71.2])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by mail.kernel.org (Postfix) with ESMTPS id B639D25338
	for <linuxppc-dev@archiver.kernel.org>; Mon, 22 Jun 2020 01:14:17 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B639D25338
Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=intel.com
Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org
Received: from bilbo.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3])
	by lists.ozlabs.org (Postfix) with ESMTP id 49qrzC176BzDqjk
	for <linuxppc-dev@archiver.kernel.org>; Mon, 22 Jun 2020 11:14:15 +1000 (AEST)
Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized)
 smtp.mailfrom=intel.com (client-ip=134.134.136.100; helo=mga07.intel.com;
 envelope-from=rong.a.chen@intel.com; receiver=<UNKNOWN>)
Authentication-Results: lists.ozlabs.org;
 dmarc=pass (p=none dis=none) header.from=intel.com
Received: from mga07.intel.com (mga07.intel.com [134.134.136.100])
 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
 (No client certificate requested)
 by lists.ozlabs.org (Postfix) with ESMTPS id 49qrYj4QcmzDqXX
 for <linuxppc-dev@lists.ozlabs.org>; Mon, 22 Jun 2020 10:55:31 +1000 (AEST)
IronPort-SDR: pe6BvHuXl8EbGGxfOZRkK2+iJJ7sg/QJOhioETLjzQzw6ZkS7Q6eaik1N+cj5tr70jq2kTmoOe
 EAAXv8tRhIxA==
X-IronPort-AV: E=McAfee;i="6000,8403,9659"; a="208833690"
X-IronPort-AV: E=Sophos;i="5.75,265,1589266800"; 
 d="yaml'?scan'208";a="208833690"
X-Amp-Result: UNKNOWN
X-Amp-Original-Verdict: FILE UNKNOWN
X-Amp-File-Uploaded: False
Received: from fmsmga004.fm.intel.com ([10.253.24.48])
 by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 21 Jun 2020 17:55:25 -0700
IronPort-SDR: L0PA/5VPOLRNkqdltw1DZHutVBSNStig/6p87pn32RHBVxa0Zf0YIvIlUNxD7Asn9nz8bC/FCC
 XBj3HxrII2dg==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.75,265,1589266800"; 
 d="yaml'?scan'208";a="300677090"
Received: from shao2-debian.sh.intel.com (HELO localhost) ([10.239.13.3])
 by fmsmga004.fm.intel.com with ESMTP; 21 Jun 2020 17:55:19 -0700
Date: Mon, 22 Jun 2020 08:54:57 +0800
From: kernel test robot <rong.a.chen@intel.com>
To: Quentin Perret <qperret@google.com>
Subject: [cpufreq] d83f959b5e:
 kmsg.cpufreq:cpufreq_online:Failed_to_initialize_policy_for_cpu:#(-#)
Message-ID: <20200622005457.GI5535@shao2-debian>
MIME-Version: 1.0
Content-Type: multipart/mixed; boundary="jQIvE3yXcK9X9HBh"
Content-Disposition: inline
In-Reply-To: <20200615165554.228063-3-qperret@google.com>
User-Agent: NeoMutt/20170113 (1.7.2)
X-Mailman-Approved-At: Mon, 22 Jun 2020 11:12:45 +1000
X-BeenThere: linuxppc-dev@lists.ozlabs.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Linux on PowerPC Developers Mail List <linuxppc-dev.lists.ozlabs.org>
List-Unsubscribe: <https://lists.ozlabs.org/options/linuxppc-dev>,
 <mailto:linuxppc-dev-request@lists.ozlabs.org?subject=unsubscribe>
List-Archive: <http://lists.ozlabs.org/pipermail/linuxppc-dev/>
List-Post: <mailto:linuxppc-dev@lists.ozlabs.org>
List-Help: <mailto:linuxppc-dev-request@lists.ozlabs.org?subject=help>
List-Subscribe: <https://lists.ozlabs.org/listinfo/linuxppc-dev>,
 <mailto:linuxppc-dev-request@lists.ozlabs.org?subject=subscribe>
Cc: juri.lelli@redhat.com, kernel-team@android.com, vincent.guittot@linaro.org,
 arnd@arndb.de, rafael@kernel.org, peterz@infradead.org,
 viresh.kumar@linaro.org, adharmap@codeaurora.org, linux-pm@vger.kernel.org,
 rjw@rjwysocki.net, linux-kernel@vger.kernel.org, qperret@google.com,
 lkp@lists.01.org, mingo@redhat.com, paulus@samba.org,
 linuxppc-dev@lists.ozlabs.org, tkjos@google.com
Errors-To: linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org
Sender: "Linuxppc-dev"
 <linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org>


--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline

Greeting,

FYI, we noticed the following commit (built with gcc-9):

commit: d83f959b5e7a6378a4afbff23de2a2d064d95749 ("[PATCH 2/2] cpufreq: Specify default governor on command line")
url: https://github.com/0day-ci/linux/commits/Quentin-Perret/cpufreq-Specify-the-default-governor-on-command-line/20200616-005920
base: https://git.kernel.org/cgit/linux/kernel/git/rafael/linux-pm.git linux-next

in testcase: kernel-selftests
with following parameters:

	group: kselftests-x86
	ucode: 0xdc

test-description: The kernel contains a set of "self tests" under the tools/testing/selftests/ directory. These are intended to be small unit tests to exercise individual code paths in the kernel.
test-url: https://www.kernel.org/doc/Documentation/kselftest.txt


on test machine: 8 threads Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz with 16G memory

caused below changes (please refer to attached dmesg/kmsg for entire log/backtrace):




If you fix the issue, kindly add following tag
Reported-by: kernel test robot <rong.a.chen@intel.com>



[    8.715369] intel_pstate: Intel P-state driver initializing
[    8.721146] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 0 (-61)
[    8.728900] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 1 (-61)
[    8.736615] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 2 (-61)
[    8.744400] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 3 (-61)
[    8.752222] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 4 (-61)
[    8.760010] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 5 (-61)
[    8.768077] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 6 (-61)
[    8.775891] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 7 (-61)
[    8.783861] hid: raw HID events driver (C) Jiri Kosina
[    8.789211] usbcore: registered new interface driver usbhid
[    8.794908] usbhid: USB HID core driver
[    8.798902] drop_monitor: Initializing network drop monitor service
[    8.805365] Initializing XFRM netlink socket
[    8.809817] NET: Registered protocol family 10
[    8.814586] Segment Routing with IPv6
[    8.818389] NET: Registered protocol family 17
[    8.822969] 9pnet: Installing 9P2000 support
[    8.827367] mpls_gso: MPLS GSO support
[    8.832204] microcode: sig=0x506e3, pf=0x2, revision=0xdc
[    8.837953] microcode: Microcode Update Driver: v2.2.
[    8.837955] IPI shorthand broadcast: enabled
[    8.847612] ... APIC ID:      00000000 (0)
[    8.848610] ... APIC VERSION: 01060015
[    8.848610] 0000000000000000000000000000000000000000000000000000000000000000
[    8.862620] 0000000000000000000000000000000000000000000000000000000000000000
[    8.865617] usb 1-4: new low-speed USB device number 2 using xhci_hcd
[    8.862620] 0000000000000000000000000000000000000000000000000000000000000000
[    8.870017] number of MP IRQ sources: 15.
[    8.870017] number of IO-APIC #2 registers: 120.
[    8.870018] testing the IO APIC.......................
[    8.897877] IO APIC #2......
[    8.900891] .... register #00: 02000000
[    8.904855] .......    : physical APIC id: 02
[    8.909336] .......    : Delivery Type: 0
[    8.913472] .......    : LTS          : 0
[    8.917609] .... register #01: 00770020
[    8.921571] .......     : max redirection entries: 77
[    8.926768] .......     : PRQ implemented: 0
[    8.931161] .......     : IO APIC version: 20
[    8.935641] .... register #02: 00000000
[    8.939603] .......     : arbitration: 00
[    8.943738] .... IRQ redirection table:
[    8.947702] IOAPIC 0:
[    8.950123]  pin00, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.958130]  pin01, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.966138]  pin02, enabled , edge , high, V(02), IRR(0), S(0), remapped, I(0001),  Z(0)
[    8.974404]  pin03, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.982411]  pin04, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.990419]  pin05, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.998425]  pin06, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    9.006463]  pin07, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)



To reproduce:

        git clone https://github.com/intel/lkp-tests.git
        cd lkp-tests
        bin/lkp install job.yaml  # job file is attached in this email
        bin/lkp run     job.yaml



Thanks,
Rong Chen


--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename="config-5.7.0-01787-gd83f959b5e7a6"

#
# Automatically generated file; DO NOT EDIT.
# Linux/x86_64 5.7.0 Kernel Configuration
#

#
# Compiler: gcc-9 (Debian 9.3.0-13) 9.3.0
#
CONFIG_CC_IS_GCC=y
CONFIG_GCC_VERSION=90300
CONFIG_LD_VERSION=234000000
CONFIG_CLANG_VERSION=0
CONFIG_CC_CAN_LINK=y
CONFIG_CC_HAS_ASM_GOTO=y
CONFIG_CC_HAS_ASM_INLINE=y
CONFIG_IRQ_WORK=y
CONFIG_BUILDTIME_TABLE_SORT=y
CONFIG_THREAD_INFO_IN_TASK=y

#
# General setup
#
CONFIG_INIT_ENV_ARG_LIMIT=32
# CONFIG_COMPILE_TEST is not set
CONFIG_LOCALVERSION=""
CONFIG_LOCALVERSION_AUTO=y
CONFIG_BUILD_SALT=""
CONFIG_HAVE_KERNEL_GZIP=y
CONFIG_HAVE_KERNEL_BZIP2=y
CONFIG_HAVE_KERNEL_LZMA=y
CONFIG_HAVE_KERNEL_XZ=y
CONFIG_HAVE_KERNEL_LZO=y
CONFIG_HAVE_KERNEL_LZ4=y
CONFIG_KERNEL_GZIP=y
# CONFIG_KERNEL_BZIP2 is not set
# CONFIG_KERNEL_LZMA is not set
# CONFIG_KERNEL_XZ is not set
# CONFIG_KERNEL_LZO is not set
# CONFIG_KERNEL_LZ4 is not set
CONFIG_DEFAULT_HOSTNAME="(none)"
CONFIG_SWAP=y
CONFIG_SYSVIPC=y
CONFIG_SYSVIPC_SYSCTL=y
CONFIG_POSIX_MQUEUE=y
CONFIG_POSIX_MQUEUE_SYSCTL=y
CONFIG_CROSS_MEMORY_ATTACH=y
CONFIG_USELIB=y
CONFIG_AUDIT=y
CONFIG_HAVE_ARCH_AUDITSYSCALL=y
CONFIG_AUDITSYSCALL=y

#
# IRQ subsystem
#
CONFIG_GENERIC_IRQ_PROBE=y
CONFIG_GENERIC_IRQ_SHOW=y
CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y
CONFIG_GENERIC_PENDING_IRQ=y
CONFIG_GENERIC_IRQ_MIGRATION=y
CONFIG_GENERIC_IRQ_INJECTION=y
CONFIG_HARDIRQS_SW_RESEND=y
CONFIG_IRQ_DOMAIN=y
CONFIG_IRQ_DOMAIN_HIERARCHY=y
CONFIG_GENERIC_MSI_IRQ=y
CONFIG_GENERIC_MSI_IRQ_DOMAIN=y
CONFIG_IRQ_MSI_IOMMU=y
CONFIG_GENERIC_IRQ_MATRIX_ALLOCATOR=y
CONFIG_GENERIC_IRQ_RESERVATION_MODE=y
CONFIG_IRQ_FORCED_THREADING=y
CONFIG_SPARSE_IRQ=y
# CONFIG_GENERIC_IRQ_DEBUGFS is not set
# end of IRQ subsystem

CONFIG_CLOCKSOURCE_WATCHDOG=y
CONFIG_ARCH_CLOCKSOURCE_INIT=y
CONFIG_CLOCKSOURCE_VALIDATE_LAST_CYCLE=y
CONFIG_GENERIC_TIME_VSYSCALL=y
CONFIG_GENERIC_CLOCKEVENTS=y
CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y
CONFIG_GENERIC_CLOCKEVENTS_MIN_ADJUST=y
CONFIG_GENERIC_CMOS_UPDATE=y

#
# Timers subsystem
#
CONFIG_TICK_ONESHOT=y
CONFIG_NO_HZ_COMMON=y
# CONFIG_HZ_PERIODIC is not set
# CONFIG_NO_HZ_IDLE is not set
CONFIG_NO_HZ_FULL=y
CONFIG_CONTEXT_TRACKING=y
# CONFIG_CONTEXT_TRACKING_FORCE is not set
CONFIG_NO_HZ=y
CONFIG_HIGH_RES_TIMERS=y
# end of Timers subsystem

# CONFIG_PREEMPT_NONE is not set
CONFIG_PREEMPT_VOLUNTARY=y
# CONFIG_PREEMPT is not set
CONFIG_PREEMPT_COUNT=y

#
# CPU/Task time and stats accounting
#
CONFIG_VIRT_CPU_ACCOUNTING=y
CONFIG_VIRT_CPU_ACCOUNTING_GEN=y
# CONFIG_IRQ_TIME_ACCOUNTING is not set
CONFIG_HAVE_SCHED_AVG_IRQ=y
# CONFIG_SCHED_THERMAL_PRESSURE is not set
CONFIG_BSD_PROCESS_ACCT=y
CONFIG_BSD_PROCESS_ACCT_V3=y
CONFIG_TASKSTATS=y
CONFIG_TASK_DELAY_ACCT=y
CONFIG_TASK_XACCT=y
CONFIG_TASK_IO_ACCOUNTING=y
# CONFIG_PSI is not set
# end of CPU/Task time and stats accounting

CONFIG_CPU_ISOLATION=y

#
# RCU Subsystem
#
CONFIG_TREE_RCU=y
# CONFIG_RCU_EXPERT is not set
CONFIG_SRCU=y
CONFIG_TREE_SRCU=y
CONFIG_TASKS_RCU_GENERIC=y
CONFIG_TASKS_RCU=y
CONFIG_TASKS_RUDE_RCU=y
CONFIG_TASKS_TRACE_RCU=y
CONFIG_RCU_STALL_COMMON=y
CONFIG_RCU_NEED_SEGCBLIST=y
CONFIG_RCU_NOCB_CPU=y
# end of RCU Subsystem

CONFIG_BUILD_BIN2C=y
CONFIG_IKCONFIG=y
CONFIG_IKCONFIG_PROC=y
# CONFIG_IKHEADERS is not set
CONFIG_LOG_BUF_SHIFT=20
CONFIG_LOG_CPU_MAX_BUF_SHIFT=12
CONFIG_PRINTK_SAFE_LOG_BUF_SHIFT=13
CONFIG_HAVE_UNSTABLE_SCHED_CLOCK=y

#
# Scheduler features
#
# CONFIG_UCLAMP_TASK is not set
# end of Scheduler features

CONFIG_ARCH_SUPPORTS_NUMA_BALANCING=y
CONFIG_ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH=y
CONFIG_CC_HAS_INT128=y
CONFIG_ARCH_SUPPORTS_INT128=y
CONFIG_NUMA_BALANCING=y
CONFIG_NUMA_BALANCING_DEFAULT_ENABLED=y
CONFIG_CGROUPS=y
CONFIG_PAGE_COUNTER=y
CONFIG_MEMCG=y
CONFIG_MEMCG_SWAP=y
CONFIG_MEMCG_SWAP_ENABLED=y
CONFIG_MEMCG_KMEM=y
CONFIG_BLK_CGROUP=y
CONFIG_CGROUP_WRITEBACK=y
CONFIG_CGROUP_SCHED=y
CONFIG_FAIR_GROUP_SCHED=y
CONFIG_CFS_BANDWIDTH=y
CONFIG_RT_GROUP_SCHED=y
CONFIG_CGROUP_PIDS=y
CONFIG_CGROUP_RDMA=y
CONFIG_CGROUP_FREEZER=y
CONFIG_CGROUP_HUGETLB=y
CONFIG_CPUSETS=y
CONFIG_PROC_PID_CPUSET=y
CONFIG_CGROUP_DEVICE=y
CONFIG_CGROUP_CPUACCT=y
CONFIG_CGROUP_PERF=y
# CONFIG_CGROUP_BPF is not set
# CONFIG_CGROUP_DEBUG is not set
CONFIG_SOCK_CGROUP_DATA=y
CONFIG_NAMESPACES=y
CONFIG_UTS_NS=y
CONFIG_TIME_NS=y
CONFIG_IPC_NS=y
CONFIG_USER_NS=y
CONFIG_PID_NS=y
CONFIG_NET_NS=y
CONFIG_CHECKPOINT_RESTORE=y
CONFIG_SCHED_AUTOGROUP=y
# CONFIG_SYSFS_DEPRECATED is not set
CONFIG_RELAY=y
CONFIG_BLK_DEV_INITRD=y
CONFIG_INITRAMFS_SOURCE=""
CONFIG_RD_GZIP=y
CONFIG_RD_BZIP2=y
CONFIG_RD_LZMA=y
CONFIG_RD_XZ=y
CONFIG_RD_LZO=y
CONFIG_RD_LZ4=y
# CONFIG_BOOT_CONFIG is not set
CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y
# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
CONFIG_SYSCTL=y
CONFIG_HAVE_UID16=y
CONFIG_SYSCTL_EXCEPTION_TRACE=y
CONFIG_HAVE_PCSPKR_PLATFORM=y
CONFIG_BPF=y
# CONFIG_EXPERT is not set
CONFIG_UID16=y
CONFIG_MULTIUSER=y
CONFIG_SGETMASK_SYSCALL=y
CONFIG_SYSFS_SYSCALL=y
CONFIG_FHANDLE=y
CONFIG_POSIX_TIMERS=y
CONFIG_PRINTK=y
CONFIG_PRINTK_NMI=y
CONFIG_BUG=y
CONFIG_ELF_CORE=y
CONFIG_PCSPKR_PLATFORM=y
CONFIG_BASE_FULL=y
CONFIG_FUTEX=y
CONFIG_FUTEX_PI=y
CONFIG_EPOLL=y
CONFIG_SIGNALFD=y
CONFIG_TIMERFD=y
CONFIG_EVENTFD=y
CONFIG_SHMEM=y
CONFIG_AIO=y
CONFIG_IO_URING=y
CONFIG_ADVISE_SYSCALLS=y
CONFIG_HAVE_ARCH_USERFAULTFD_WP=y
CONFIG_MEMBARRIER=y
CONFIG_KALLSYMS=y
CONFIG_KALLSYMS_ALL=y
CONFIG_KALLSYMS_ABSOLUTE_PERCPU=y
CONFIG_KALLSYMS_BASE_RELATIVE=y
# CONFIG_BPF_LSM is not set
CONFIG_BPF_SYSCALL=y
CONFIG_ARCH_WANT_DEFAULT_BPF_JIT=y
CONFIG_BPF_JIT_ALWAYS_ON=y
CONFIG_BPF_JIT_DEFAULT_ON=y
CONFIG_USERFAULTFD=y
CONFIG_ARCH_HAS_MEMBARRIER_SYNC_CORE=y
CONFIG_RSEQ=y
# CONFIG_EMBEDDED is not set
CONFIG_HAVE_PERF_EVENTS=y

#
# Kernel Performance Events And Counters
#
CONFIG_PERF_EVENTS=y
# CONFIG_DEBUG_PERF_USE_VMALLOC is not set
# end of Kernel Performance Events And Counters

CONFIG_VM_EVENT_COUNTERS=y
CONFIG_SLUB_DEBUG=y
# CONFIG_COMPAT_BRK is not set
# CONFIG_SLAB is not set
CONFIG_SLUB=y
CONFIG_SLAB_MERGE_DEFAULT=y
# CONFIG_SLAB_FREELIST_RANDOM is not set
# CONFIG_SLAB_FREELIST_HARDENED is not set
# CONFIG_SHUFFLE_PAGE_ALLOCATOR is not set
CONFIG_SLUB_CPU_PARTIAL=y
CONFIG_SYSTEM_DATA_VERIFICATION=y
CONFIG_PROFILING=y
CONFIG_TRACEPOINTS=y
# end of General setup

CONFIG_64BIT=y
CONFIG_X86_64=y
CONFIG_X86=y
CONFIG_INSTRUCTION_DECODER=y
CONFIG_OUTPUT_FORMAT="elf64-x86-64"
CONFIG_LOCKDEP_SUPPORT=y
CONFIG_STACKTRACE_SUPPORT=y
CONFIG_MMU=y
CONFIG_ARCH_MMAP_RND_BITS_MIN=28
CONFIG_ARCH_MMAP_RND_BITS_MAX=32
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MIN=8
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=16
CONFIG_GENERIC_ISA_DMA=y
CONFIG_GENERIC_BUG=y
CONFIG_GENERIC_BUG_RELATIVE_POINTERS=y
CONFIG_ARCH_MAY_HAVE_PC_FDC=y
CONFIG_GENERIC_CALIBRATE_DELAY=y
CONFIG_ARCH_HAS_CPU_RELAX=y
CONFIG_ARCH_HAS_CACHE_LINE_SIZE=y
CONFIG_ARCH_HAS_FILTER_PGPROT=y
CONFIG_HAVE_SETUP_PER_CPU_AREA=y
CONFIG_NEED_PER_CPU_EMBED_FIRST_CHUNK=y
CONFIG_NEED_PER_CPU_PAGE_FIRST_CHUNK=y
CONFIG_ARCH_HIBERNATION_POSSIBLE=y
CONFIG_ARCH_SUSPEND_POSSIBLE=y
CONFIG_ARCH_WANT_GENERAL_HUGETLB=y
CONFIG_ZONE_DMA32=y
CONFIG_AUDIT_ARCH=y
CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y
CONFIG_HAVE_INTEL_TXT=y
CONFIG_X86_64_SMP=y
CONFIG_ARCH_SUPPORTS_UPROBES=y
CONFIG_FIX_EARLYCON_MEM=y
CONFIG_DYNAMIC_PHYSICAL_MASK=y
CONFIG_PGTABLE_LEVELS=5
CONFIG_CC_HAS_SANE_STACKPROTECTOR=y

#
# Processor type and features
#
CONFIG_ZONE_DMA=y
CONFIG_SMP=y
CONFIG_X86_FEATURE_NAMES=y
CONFIG_X86_X2APIC=y
CONFIG_X86_MPPARSE=y
# CONFIG_GOLDFISH is not set
CONFIG_RETPOLINE=y
CONFIG_X86_CPU_RESCTRL=y
CONFIG_X86_EXTENDED_PLATFORM=y
# CONFIG_X86_NUMACHIP is not set
# CONFIG_X86_VSMP is not set
CONFIG_X86_UV=y
# CONFIG_X86_GOLDFISH is not set
# CONFIG_X86_INTEL_MID is not set
CONFIG_X86_INTEL_LPSS=y
CONFIG_X86_AMD_PLATFORM_DEVICE=y
CONFIG_IOSF_MBI=y
# CONFIG_IOSF_MBI_DEBUG is not set
CONFIG_X86_SUPPORTS_MEMORY_FAILURE=y
# CONFIG_SCHED_OMIT_FRAME_POINTER is not set
CONFIG_HYPERVISOR_GUEST=y
CONFIG_PARAVIRT=y
CONFIG_PARAVIRT_XXL=y
# CONFIG_PARAVIRT_DEBUG is not set
CONFIG_PARAVIRT_SPINLOCKS=y
CONFIG_X86_HV_CALLBACK_VECTOR=y
CONFIG_XEN=y
CONFIG_XEN_PV=y
CONFIG_XEN_PV_SMP=y
# CONFIG_XEN_DOM0 is not set
CONFIG_XEN_PVHVM=y
CONFIG_XEN_PVHVM_SMP=y
CONFIG_XEN_512GB=y
CONFIG_XEN_SAVE_RESTORE=y
# CONFIG_XEN_DEBUG_FS is not set
# CONFIG_XEN_PVH is not set
CONFIG_KVM_GUEST=y
CONFIG_ARCH_CPUIDLE_HALTPOLL=y
# CONFIG_PVH is not set
# CONFIG_KVM_DEBUG_FS is not set
CONFIG_PARAVIRT_TIME_ACCOUNTING=y
CONFIG_PARAVIRT_CLOCK=y
# CONFIG_JAILHOUSE_GUEST is not set
# CONFIG_ACRN_GUEST is not set
# CONFIG_MK8 is not set
# CONFIG_MPSC is not set
# CONFIG_MCORE2 is not set
# CONFIG_MATOM is not set
CONFIG_GENERIC_CPU=y
CONFIG_X86_INTERNODE_CACHE_SHIFT=6
CONFIG_X86_L1_CACHE_SHIFT=6
CONFIG_X86_TSC=y
CONFIG_X86_CMPXCHG64=y
CONFIG_X86_CMOV=y
CONFIG_X86_MINIMUM_CPU_FAMILY=64
CONFIG_X86_DEBUGCTLMSR=y
CONFIG_IA32_FEAT_CTL=y
CONFIG_X86_VMX_FEATURE_NAMES=y
CONFIG_CPU_SUP_INTEL=y
CONFIG_CPU_SUP_AMD=y
CONFIG_CPU_SUP_HYGON=y
CONFIG_CPU_SUP_CENTAUR=y
CONFIG_CPU_SUP_ZHAOXIN=y
CONFIG_HPET_TIMER=y
CONFIG_HPET_EMULATE_RTC=y
CONFIG_DMI=y
CONFIG_GART_IOMMU=y
CONFIG_MAXSMP=y
CONFIG_NR_CPUS_RANGE_BEGIN=8192
CONFIG_NR_CPUS_RANGE_END=8192
CONFIG_NR_CPUS_DEFAULT=8192
CONFIG_NR_CPUS=8192
CONFIG_SCHED_SMT=y
CONFIG_SCHED_MC=y
CONFIG_SCHED_MC_PRIO=y
CONFIG_X86_LOCAL_APIC=y
CONFIG_X86_IO_APIC=y
CONFIG_X86_REROUTE_FOR_BROKEN_BOOT_IRQS=y
CONFIG_X86_MCE=y
CONFIG_X86_MCELOG_LEGACY=y
CONFIG_X86_MCE_INTEL=y
CONFIG_X86_MCE_AMD=y
CONFIG_X86_MCE_THRESHOLD=y
CONFIG_X86_MCE_INJECT=m
CONFIG_X86_THERMAL_VECTOR=y

#
# Performance monitoring
#
CONFIG_PERF_EVENTS_INTEL_UNCORE=y
CONFIG_PERF_EVENTS_INTEL_RAPL=y
CONFIG_PERF_EVENTS_INTEL_CSTATE=y
# CONFIG_PERF_EVENTS_AMD_POWER is not set
# end of Performance monitoring

CONFIG_X86_16BIT=y
CONFIG_X86_ESPFIX64=y
CONFIG_X86_VSYSCALL_EMULATION=y
CONFIG_X86_IOPL_IOPERM=y
CONFIG_I8K=m
CONFIG_MICROCODE=y
CONFIG_MICROCODE_INTEL=y
CONFIG_MICROCODE_AMD=y
CONFIG_MICROCODE_OLD_INTERFACE=y
CONFIG_X86_MSR=y
CONFIG_X86_CPUID=y
CONFIG_X86_5LEVEL=y
CONFIG_X86_DIRECT_GBPAGES=y
# CONFIG_X86_CPA_STATISTICS is not set
CONFIG_AMD_MEM_ENCRYPT=y
# CONFIG_AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT is not set
CONFIG_NUMA=y
CONFIG_AMD_NUMA=y
CONFIG_X86_64_ACPI_NUMA=y
CONFIG_NODES_SPAN_OTHER_NODES=y
CONFIG_NUMA_EMU=y
CONFIG_NODES_SHIFT=10
CONFIG_ARCH_SPARSEMEM_ENABLE=y
CONFIG_ARCH_SPARSEMEM_DEFAULT=y
CONFIG_ARCH_SELECT_MEMORY_MODEL=y
CONFIG_ARCH_MEMORY_PROBE=y
CONFIG_ARCH_PROC_KCORE_TEXT=y
CONFIG_ILLEGAL_POINTER_VALUE=0xdead000000000000
CONFIG_X86_PMEM_LEGACY_DEVICE=y
CONFIG_X86_PMEM_LEGACY=m
CONFIG_X86_CHECK_BIOS_CORRUPTION=y
# CONFIG_X86_BOOTPARAM_MEMORY_CORRUPTION_CHECK is not set
CONFIG_X86_RESERVE_LOW=64
CONFIG_MTRR=y
CONFIG_MTRR_SANITIZER=y
CONFIG_MTRR_SANITIZER_ENABLE_DEFAULT=1
CONFIG_MTRR_SANITIZER_SPARE_REG_NR_DEFAULT=1
CONFIG_X86_PAT=y
CONFIG_ARCH_USES_PG_UNCACHED=y
CONFIG_ARCH_RANDOM=y
CONFIG_X86_SMAP=y
CONFIG_X86_UMIP=y
CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS=y
CONFIG_X86_INTEL_TSX_MODE_OFF=y
# CONFIG_X86_INTEL_TSX_MODE_ON is not set
# CONFIG_X86_INTEL_TSX_MODE_AUTO is not set
CONFIG_EFI=y
CONFIG_EFI_STUB=y
CONFIG_EFI_MIXED=y
CONFIG_SECCOMP=y
# CONFIG_HZ_100 is not set
# CONFIG_HZ_250 is not set
# CONFIG_HZ_300 is not set
CONFIG_HZ_1000=y
CONFIG_HZ=1000
CONFIG_SCHED_HRTICK=y
CONFIG_KEXEC=y
CONFIG_KEXEC_FILE=y
CONFIG_ARCH_HAS_KEXEC_PURGATORY=y
# CONFIG_KEXEC_SIG is not set
CONFIG_CRASH_DUMP=y
CONFIG_KEXEC_JUMP=y
CONFIG_PHYSICAL_START=0x1000000
CONFIG_RELOCATABLE=y
CONFIG_RANDOMIZE_BASE=y
CONFIG_X86_NEED_RELOCS=y
CONFIG_PHYSICAL_ALIGN=0x200000
CONFIG_DYNAMIC_MEMORY_LAYOUT=y
CONFIG_RANDOMIZE_MEMORY=y
CONFIG_RANDOMIZE_MEMORY_PHYSICAL_PADDING=0xa
CONFIG_HOTPLUG_CPU=y
CONFIG_BOOTPARAM_HOTPLUG_CPU0=y
# CONFIG_DEBUG_HOTPLUG_CPU0 is not set
# CONFIG_COMPAT_VDSO is not set
CONFIG_LEGACY_VSYSCALL_EMULATE=y
# CONFIG_LEGACY_VSYSCALL_XONLY is not set
# CONFIG_LEGACY_VSYSCALL_NONE is not set
# CONFIG_CMDLINE_BOOL is not set
CONFIG_MODIFY_LDT_SYSCALL=y
CONFIG_HAVE_LIVEPATCH=y
CONFIG_LIVEPATCH=y
# end of Processor type and features

CONFIG_ARCH_HAS_ADD_PAGES=y
CONFIG_ARCH_ENABLE_MEMORY_HOTPLUG=y
CONFIG_ARCH_ENABLE_MEMORY_HOTREMOVE=y
CONFIG_USE_PERCPU_NUMA_NODE_ID=y
CONFIG_ARCH_ENABLE_SPLIT_PMD_PTLOCK=y
CONFIG_ARCH_ENABLE_HUGEPAGE_MIGRATION=y
CONFIG_ARCH_ENABLE_THP_MIGRATION=y

#
# Power management and ACPI options
#
CONFIG_ARCH_HIBERNATION_HEADER=y
CONFIG_SUSPEND=y
CONFIG_SUSPEND_FREEZER=y
CONFIG_HIBERNATE_CALLBACKS=y
CONFIG_HIBERNATION=y
CONFIG_HIBERNATION_SNAPSHOT_DEV=y
CONFIG_PM_STD_PARTITION=""
CONFIG_PM_SLEEP=y
CONFIG_PM_SLEEP_SMP=y
# CONFIG_PM_AUTOSLEEP is not set
# CONFIG_PM_WAKELOCKS is not set
CONFIG_PM=y
CONFIG_PM_DEBUG=y
CONFIG_PM_ADVANCED_DEBUG=y
# CONFIG_PM_TEST_SUSPEND is not set
CONFIG_PM_SLEEP_DEBUG=y
CONFIG_PM_TRACE=y
CONFIG_PM_TRACE_RTC=y
CONFIG_PM_CLK=y
# CONFIG_WQ_POWER_EFFICIENT_DEFAULT is not set
# CONFIG_ENERGY_MODEL is not set
CONFIG_ARCH_SUPPORTS_ACPI=y
CONFIG_ACPI=y
CONFIG_ACPI_LEGACY_TABLES_LOOKUP=y
CONFIG_ARCH_MIGHT_HAVE_ACPI_PDC=y
CONFIG_ACPI_SYSTEM_POWER_STATES_SUPPORT=y
# CONFIG_ACPI_DEBUGGER is not set
CONFIG_ACPI_SPCR_TABLE=y
CONFIG_ACPI_LPIT=y
CONFIG_ACPI_SLEEP=y
# CONFIG_ACPI_PROCFS_POWER is not set
CONFIG_ACPI_REV_OVERRIDE_POSSIBLE=y
CONFIG_ACPI_EC_DEBUGFS=m
CONFIG_ACPI_AC=y
CONFIG_ACPI_BATTERY=y
CONFIG_ACPI_BUTTON=y
CONFIG_ACPI_VIDEO=m
CONFIG_ACPI_FAN=y
# CONFIG_ACPI_TAD is not set
CONFIG_ACPI_DOCK=y
CONFIG_ACPI_CPU_FREQ_PSS=y
CONFIG_ACPI_PROCESSOR_CSTATE=y
CONFIG_ACPI_PROCESSOR_IDLE=y
CONFIG_ACPI_CPPC_LIB=y
CONFIG_ACPI_PROCESSOR=y
CONFIG_ACPI_IPMI=m
CONFIG_ACPI_HOTPLUG_CPU=y
CONFIG_ACPI_PROCESSOR_AGGREGATOR=m
CONFIG_ACPI_THERMAL=y
CONFIG_ARCH_HAS_ACPI_TABLE_UPGRADE=y
CONFIG_ACPI_TABLE_UPGRADE=y
# CONFIG_ACPI_DEBUG is not set
CONFIG_ACPI_PCI_SLOT=y
CONFIG_ACPI_CONTAINER=y
CONFIG_ACPI_HOTPLUG_MEMORY=y
CONFIG_ACPI_HOTPLUG_IOAPIC=y
CONFIG_ACPI_SBS=m
CONFIG_ACPI_HED=y
CONFIG_ACPI_CUSTOM_METHOD=m
CONFIG_ACPI_BGRT=y
CONFIG_ACPI_NFIT=m
# CONFIG_NFIT_SECURITY_DEBUG is not set
CONFIG_ACPI_NUMA=y
# CONFIG_ACPI_HMAT is not set
CONFIG_HAVE_ACPI_APEI=y
CONFIG_HAVE_ACPI_APEI_NMI=y
CONFIG_ACPI_APEI=y
CONFIG_ACPI_APEI_GHES=y
CONFIG_ACPI_APEI_PCIEAER=y
CONFIG_ACPI_APEI_MEMORY_FAILURE=y
CONFIG_ACPI_APEI_EINJ=m
CONFIG_ACPI_APEI_ERST_DEBUG=y
# CONFIG_DPTF_POWER is not set
CONFIG_ACPI_WATCHDOG=y
CONFIG_ACPI_EXTLOG=m
CONFIG_ACPI_ADXL=y
# CONFIG_PMIC_OPREGION is not set
# CONFIG_ACPI_CONFIGFS is not set
CONFIG_X86_PM_TIMER=y
CONFIG_SFI=y

#
# CPU Frequency scaling
#
CONFIG_CPU_FREQ=y
CONFIG_CPU_FREQ_GOV_ATTR_SET=y
CONFIG_CPU_FREQ_GOV_COMMON=y
# CONFIG_CPU_FREQ_STAT is not set
# CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE is not set
# CONFIG_CPU_FREQ_DEFAULT_GOV_POWERSAVE is not set
# CONFIG_CPU_FREQ_DEFAULT_GOV_USERSPACE is not set
CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y
# CONFIG_CPU_FREQ_DEFAULT_GOV_CONSERVATIVE is not set
# CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL is not set
CONFIG_CPU_FREQ_GOV_PERFORMANCE=y
CONFIG_CPU_FREQ_GOV_POWERSAVE=y
CONFIG_CPU_FREQ_GOV_USERSPACE=y
CONFIG_CPU_FREQ_GOV_ONDEMAND=y
CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y

#
# CPU frequency scaling drivers
#
CONFIG_X86_INTEL_PSTATE=y
CONFIG_X86_PCC_CPUFREQ=m
CONFIG_X86_ACPI_CPUFREQ=m
CONFIG_X86_ACPI_CPUFREQ_CPB=y
CONFIG_X86_POWERNOW_K8=m
CONFIG_X86_AMD_FREQ_SENSITIVITY=m
# CONFIG_X86_SPEEDSTEP_CENTRINO is not set
CONFIG_X86_P4_CLOCKMOD=m

#
# shared options
#
CONFIG_X86_SPEEDSTEP_LIB=m
# end of CPU Frequency scaling

#
# CPU Idle
#
CONFIG_CPU_IDLE=y
# CONFIG_CPU_IDLE_GOV_LADDER is not set
CONFIG_CPU_IDLE_GOV_MENU=y
# CONFIG_CPU_IDLE_GOV_TEO is not set
# CONFIG_CPU_IDLE_GOV_HALTPOLL is not set
CONFIG_HALTPOLL_CPUIDLE=y
# end of CPU Idle

CONFIG_INTEL_IDLE=y
# end of Power management and ACPI options

#
# Bus options (PCI etc.)
#
CONFIG_PCI_DIRECT=y
CONFIG_PCI_MMCONFIG=y
CONFIG_PCI_XEN=y
CONFIG_MMCONF_FAM10H=y
CONFIG_ISA_DMA_API=y
CONFIG_AMD_NB=y
# CONFIG_X86_SYSFB is not set
# end of Bus options (PCI etc.)

#
# Binary Emulations
#
CONFIG_IA32_EMULATION=y
# CONFIG_X86_X32 is not set
CONFIG_COMPAT_32=y
CONFIG_COMPAT=y
CONFIG_COMPAT_FOR_U64_ALIGNMENT=y
CONFIG_SYSVIPC_COMPAT=y
# end of Binary Emulations

#
# Firmware Drivers
#
CONFIG_EDD=m
# CONFIG_EDD_OFF is not set
CONFIG_FIRMWARE_MEMMAP=y
CONFIG_DMIID=y
CONFIG_DMI_SYSFS=y
CONFIG_DMI_SCAN_MACHINE_NON_EFI_FALLBACK=y
CONFIG_ISCSI_IBFT_FIND=y
CONFIG_ISCSI_IBFT=m
CONFIG_FW_CFG_SYSFS=y
# CONFIG_FW_CFG_SYSFS_CMDLINE is not set
# CONFIG_GOOGLE_FIRMWARE is not set

#
# EFI (Extensible Firmware Interface) Support
#
CONFIG_EFI_VARS=y
CONFIG_EFI_ESRT=y
CONFIG_EFI_VARS_PSTORE=y
CONFIG_EFI_VARS_PSTORE_DEFAULT_DISABLE=y
CONFIG_EFI_RUNTIME_MAP=y
# CONFIG_EFI_FAKE_MEMMAP is not set
CONFIG_EFI_RUNTIME_WRAPPERS=y
CONFIG_EFI_GENERIC_STUB_INITRD_CMDLINE_LOADER=y
# CONFIG_EFI_BOOTLOADER_CONTROL is not set
# CONFIG_EFI_CAPSULE_LOADER is not set
# CONFIG_EFI_TEST is not set
CONFIG_APPLE_PROPERTIES=y
# CONFIG_RESET_ATTACK_MITIGATION is not set
# CONFIG_EFI_RCI2_TABLE is not set
# CONFIG_EFI_DISABLE_PCI_DMA is not set
# end of EFI (Extensible Firmware Interface) Support

CONFIG_UEFI_CPER=y
CONFIG_UEFI_CPER_X86=y
CONFIG_EFI_DEV_PATH_PARSER=y
CONFIG_EFI_EARLYCON=y

#
# Tegra firmware driver
#
# end of Tegra firmware driver
# end of Firmware Drivers

CONFIG_HAVE_KVM=y
CONFIG_HAVE_KVM_IRQCHIP=y
CONFIG_HAVE_KVM_IRQFD=y
CONFIG_HAVE_KVM_IRQ_ROUTING=y
CONFIG_HAVE_KVM_EVENTFD=y
CONFIG_KVM_MMIO=y
CONFIG_KVM_ASYNC_PF=y
CONFIG_HAVE_KVM_MSI=y
CONFIG_HAVE_KVM_CPU_RELAX_INTERCEPT=y
CONFIG_KVM_VFIO=y
CONFIG_KVM_GENERIC_DIRTYLOG_READ_PROTECT=y
CONFIG_KVM_COMPAT=y
CONFIG_HAVE_KVM_IRQ_BYPASS=y
CONFIG_HAVE_KVM_NO_POLL=y
CONFIG_VIRTUALIZATION=y
CONFIG_KVM=m
CONFIG_KVM_INTEL=m
CONFIG_KVM_AMD=m
CONFIG_KVM_AMD_SEV=y
CONFIG_KVM_MMU_AUDIT=y
CONFIG_AS_AVX512=y
CONFIG_AS_SHA1_NI=y
CONFIG_AS_SHA256_NI=y

#
# General architecture-dependent options
#
CONFIG_CRASH_CORE=y
CONFIG_KEXEC_CORE=y
CONFIG_HOTPLUG_SMT=y
CONFIG_OPROFILE=m
CONFIG_OPROFILE_EVENT_MULTIPLEX=y
CONFIG_HAVE_OPROFILE=y
CONFIG_OPROFILE_NMI_TIMER=y
CONFIG_KPROBES=y
CONFIG_JUMP_LABEL=y
# CONFIG_STATIC_KEYS_SELFTEST is not set
CONFIG_OPTPROBES=y
CONFIG_KPROBES_ON_FTRACE=y
CONFIG_UPROBES=y
CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y
CONFIG_ARCH_USE_BUILTIN_BSWAP=y
CONFIG_KRETPROBES=y
CONFIG_USER_RETURN_NOTIFIER=y
CONFIG_HAVE_IOREMAP_PROT=y
CONFIG_HAVE_KPROBES=y
CONFIG_HAVE_KRETPROBES=y
CONFIG_HAVE_OPTPROBES=y
CONFIG_HAVE_KPROBES_ON_FTRACE=y
CONFIG_HAVE_FUNCTION_ERROR_INJECTION=y
CONFIG_HAVE_NMI=y
CONFIG_HAVE_ARCH_TRACEHOOK=y
CONFIG_HAVE_DMA_CONTIGUOUS=y
CONFIG_GENERIC_SMP_IDLE_THREAD=y
CONFIG_ARCH_HAS_FORTIFY_SOURCE=y
CONFIG_ARCH_HAS_SET_MEMORY=y
CONFIG_ARCH_HAS_SET_DIRECT_MAP=y
CONFIG_HAVE_ARCH_THREAD_STRUCT_WHITELIST=y
CONFIG_ARCH_WANTS_DYNAMIC_TASK_STRUCT=y
CONFIG_HAVE_ASM_MODVERSIONS=y
CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
CONFIG_HAVE_RSEQ=y
CONFIG_HAVE_FUNCTION_ARG_ACCESS_API=y
CONFIG_HAVE_CLK=y
CONFIG_HAVE_HW_BREAKPOINT=y
CONFIG_HAVE_MIXED_BREAKPOINTS_REGS=y
CONFIG_HAVE_USER_RETURN_NOTIFIER=y
CONFIG_HAVE_PERF_EVENTS_NMI=y
CONFIG_HAVE_HARDLOCKUP_DETECTOR_PERF=y
CONFIG_HAVE_PERF_REGS=y
CONFIG_HAVE_PERF_USER_STACK_DUMP=y
CONFIG_HAVE_ARCH_JUMP_LABEL=y
CONFIG_HAVE_ARCH_JUMP_LABEL_RELATIVE=y
CONFIG_MMU_GATHER_TABLE_FREE=y
CONFIG_MMU_GATHER_RCU_TABLE_FREE=y
CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y
CONFIG_HAVE_ALIGNED_STRUCT_PAGE=y
CONFIG_HAVE_CMPXCHG_LOCAL=y
CONFIG_HAVE_CMPXCHG_DOUBLE=y
CONFIG_ARCH_WANT_COMPAT_IPC_PARSE_VERSION=y
CONFIG_ARCH_WANT_OLD_COMPAT_IPC=y
CONFIG_HAVE_ARCH_SECCOMP_FILTER=y
CONFIG_SECCOMP_FILTER=y
CONFIG_HAVE_ARCH_STACKLEAK=y
CONFIG_HAVE_STACKPROTECTOR=y
CONFIG_CC_HAS_STACKPROTECTOR_NONE=y
CONFIG_STACKPROTECTOR=y
CONFIG_STACKPROTECTOR_STRONG=y
CONFIG_HAVE_ARCH_WITHIN_STACK_FRAMES=y
CONFIG_HAVE_CONTEXT_TRACKING=y
CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y
CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y
CONFIG_HAVE_MOVE_PMD=y
CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE=y
CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD=y
CONFIG_HAVE_ARCH_HUGE_VMAP=y
CONFIG_ARCH_WANT_HUGE_PMD_SHARE=y
CONFIG_HAVE_ARCH_SOFT_DIRTY=y
CONFIG_HAVE_MOD_ARCH_SPECIFIC=y
CONFIG_MODULES_USE_ELF_RELA=y
CONFIG_HAVE_IRQ_EXIT_ON_IRQ_STACK=y
CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
CONFIG_HAVE_ARCH_MMAP_RND_BITS=y
CONFIG_HAVE_EXIT_THREAD=y
CONFIG_ARCH_MMAP_RND_BITS=28
CONFIG_HAVE_ARCH_MMAP_RND_COMPAT_BITS=y
CONFIG_ARCH_MMAP_RND_COMPAT_BITS=8
CONFIG_HAVE_ARCH_COMPAT_MMAP_BASES=y
CONFIG_HAVE_COPY_THREAD_TLS=y
CONFIG_HAVE_STACK_VALIDATION=y
CONFIG_HAVE_RELIABLE_STACKTRACE=y
CONFIG_OLD_SIGSUSPEND3=y
CONFIG_COMPAT_OLD_SIGACTION=y
CONFIG_COMPAT_32BIT_TIME=y
CONFIG_HAVE_ARCH_VMAP_STACK=y
CONFIG_VMAP_STACK=y
CONFIG_ARCH_HAS_STRICT_KERNEL_RWX=y
CONFIG_STRICT_KERNEL_RWX=y
CONFIG_ARCH_HAS_STRICT_MODULE_RWX=y
CONFIG_STRICT_MODULE_RWX=y
CONFIG_HAVE_ARCH_PREL32_RELOCATIONS=y
CONFIG_ARCH_USE_MEMREMAP_PROT=y
# CONFIG_LOCK_EVENT_COUNTS is not set
CONFIG_ARCH_HAS_MEM_ENCRYPT=y

#
# GCOV-based kernel profiling
#
# CONFIG_GCOV_KERNEL is not set
CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
# end of GCOV-based kernel profiling

CONFIG_HAVE_GCC_PLUGINS=y
# end of General architecture-dependent options

CONFIG_RT_MUTEXES=y
CONFIG_BASE_SMALL=0
CONFIG_MODULE_SIG_FORMAT=y
CONFIG_MODULES=y
CONFIG_MODULE_FORCE_LOAD=y
CONFIG_MODULE_UNLOAD=y
# CONFIG_MODULE_FORCE_UNLOAD is not set
# CONFIG_MODVERSIONS is not set
# CONFIG_MODULE_SRCVERSION_ALL is not set
CONFIG_MODULE_SIG=y
# CONFIG_MODULE_SIG_FORCE is not set
CONFIG_MODULE_SIG_ALL=y
# CONFIG_MODULE_SIG_SHA1 is not set
# CONFIG_MODULE_SIG_SHA224 is not set
CONFIG_MODULE_SIG_SHA256=y
# CONFIG_MODULE_SIG_SHA384 is not set
# CONFIG_MODULE_SIG_SHA512 is not set
CONFIG_MODULE_SIG_HASH="sha256"
# CONFIG_MODULE_COMPRESS is not set
# CONFIG_MODULE_ALLOW_MISSING_NAMESPACE_IMPORTS is not set
# CONFIG_UNUSED_SYMBOLS is not set
# CONFIG_TRIM_UNUSED_KSYMS is not set
CONFIG_MODULES_TREE_LOOKUP=y
CONFIG_BLOCK=y
CONFIG_BLK_SCSI_REQUEST=y
CONFIG_BLK_CGROUP_RWSTAT=y
CONFIG_BLK_DEV_BSG=y
CONFIG_BLK_DEV_BSGLIB=y
CONFIG_BLK_DEV_INTEGRITY=y
CONFIG_BLK_DEV_INTEGRITY_T10=m
CONFIG_BLK_DEV_ZONED=y
CONFIG_BLK_DEV_THROTTLING=y
# CONFIG_BLK_DEV_THROTTLING_LOW is not set
# CONFIG_BLK_CMDLINE_PARSER is not set
# CONFIG_BLK_WBT is not set
# CONFIG_BLK_CGROUP_IOLATENCY is not set
# CONFIG_BLK_CGROUP_IOCOST is not set
CONFIG_BLK_DEBUG_FS=y
CONFIG_BLK_DEBUG_FS_ZONED=y
# CONFIG_BLK_SED_OPAL is not set

#
# Partition Types
#
CONFIG_PARTITION_ADVANCED=y
# CONFIG_ACORN_PARTITION is not set
# CONFIG_AIX_PARTITION is not set
CONFIG_OSF_PARTITION=y
CONFIG_AMIGA_PARTITION=y
# CONFIG_ATARI_PARTITION is not set
CONFIG_MAC_PARTITION=y
CONFIG_MSDOS_PARTITION=y
CONFIG_BSD_DISKLABEL=y
CONFIG_MINIX_SUBPARTITION=y
CONFIG_SOLARIS_X86_PARTITION=y
CONFIG_UNIXWARE_DISKLABEL=y
# CONFIG_LDM_PARTITION is not set
CONFIG_SGI_PARTITION=y
# CONFIG_ULTRIX_PARTITION is not set
CONFIG_SUN_PARTITION=y
CONFIG_KARMA_PARTITION=y
CONFIG_EFI_PARTITION=y
# CONFIG_SYSV68_PARTITION is not set
# CONFIG_CMDLINE_PARTITION is not set
# end of Partition Types

CONFIG_BLOCK_COMPAT=y
CONFIG_BLK_MQ_PCI=y
CONFIG_BLK_MQ_VIRTIO=y
CONFIG_BLK_MQ_RDMA=y
CONFIG_BLK_PM=y

#
# IO Schedulers
#
CONFIG_MQ_IOSCHED_DEADLINE=y
CONFIG_MQ_IOSCHED_KYBER=y
# CONFIG_IOSCHED_BFQ is not set
# end of IO Schedulers

CONFIG_PREEMPT_NOTIFIERS=y
CONFIG_PADATA=y
CONFIG_ASN1=y
CONFIG_INLINE_SPIN_UNLOCK_IRQ=y
CONFIG_INLINE_READ_UNLOCK=y
CONFIG_INLINE_READ_UNLOCK_IRQ=y
CONFIG_INLINE_WRITE_UNLOCK=y
CONFIG_INLINE_WRITE_UNLOCK_IRQ=y
CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
CONFIG_MUTEX_SPIN_ON_OWNER=y
CONFIG_RWSEM_SPIN_ON_OWNER=y
CONFIG_LOCK_SPIN_ON_OWNER=y
CONFIG_ARCH_USE_QUEUED_SPINLOCKS=y
CONFIG_QUEUED_SPINLOCKS=y
CONFIG_ARCH_USE_QUEUED_RWLOCKS=y
CONFIG_QUEUED_RWLOCKS=y
CONFIG_ARCH_HAS_NON_OVERLAPPING_ADDRESS_SPACE=y
CONFIG_ARCH_HAS_SYNC_CORE_BEFORE_USERMODE=y
CONFIG_ARCH_HAS_SYSCALL_WRAPPER=y
CONFIG_FREEZER=y

#
# Executable file formats
#
CONFIG_BINFMT_ELF=y
CONFIG_COMPAT_BINFMT_ELF=y
CONFIG_ELFCORE=y
CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS=y
CONFIG_BINFMT_SCRIPT=y
CONFIG_BINFMT_MISC=m
CONFIG_COREDUMP=y
# end of Executable file formats

#
# Memory Management options
#
CONFIG_SELECT_MEMORY_MODEL=y
CONFIG_SPARSEMEM_MANUAL=y
CONFIG_SPARSEMEM=y
CONFIG_NEED_MULTIPLE_NODES=y
CONFIG_HAVE_MEMORY_PRESENT=y
CONFIG_SPARSEMEM_EXTREME=y
CONFIG_SPARSEMEM_VMEMMAP_ENABLE=y
CONFIG_SPARSEMEM_VMEMMAP=y
CONFIG_HAVE_MEMBLOCK_NODE_MAP=y
CONFIG_HAVE_FAST_GUP=y
CONFIG_NUMA_KEEP_MEMINFO=y
CONFIG_MEMORY_ISOLATION=y
CONFIG_HAVE_BOOTMEM_INFO_NODE=y
CONFIG_MEMORY_HOTPLUG=y
CONFIG_MEMORY_HOTPLUG_SPARSE=y
# CONFIG_MEMORY_HOTPLUG_DEFAULT_ONLINE is not set
CONFIG_MEMORY_HOTREMOVE=y
CONFIG_SPLIT_PTLOCK_CPUS=4
CONFIG_MEMORY_BALLOON=y
CONFIG_BALLOON_COMPACTION=y
CONFIG_COMPACTION=y
CONFIG_PAGE_REPORTING=y
CONFIG_MIGRATION=y
CONFIG_CONTIG_ALLOC=y
CONFIG_PHYS_ADDR_T_64BIT=y
CONFIG_BOUNCE=y
CONFIG_VIRT_TO_BUS=y
CONFIG_MMU_NOTIFIER=y
CONFIG_KSM=y
CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
CONFIG_ARCH_SUPPORTS_MEMORY_FAILURE=y
CONFIG_MEMORY_FAILURE=y
CONFIG_HWPOISON_INJECT=m
CONFIG_TRANSPARENT_HUGEPAGE=y
CONFIG_TRANSPARENT_HUGEPAGE_ALWAYS=y
# CONFIG_TRANSPARENT_HUGEPAGE_MADVISE is not set
CONFIG_ARCH_WANTS_THP_SWAP=y
CONFIG_THP_SWAP=y
CONFIG_CLEANCACHE=y
CONFIG_FRONTSWAP=y
CONFIG_CMA=y
# CONFIG_CMA_DEBUG is not set
# CONFIG_CMA_DEBUGFS is not set
CONFIG_CMA_AREAS=7
CONFIG_MEM_SOFT_DIRTY=y
CONFIG_ZSWAP=y
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_DEFLATE is not set
CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZO=y
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_842 is not set
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZ4 is not set
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZ4HC is not set
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_ZSTD is not set
CONFIG_ZSWAP_COMPRESSOR_DEFAULT="lzo"
CONFIG_ZSWAP_ZPOOL_DEFAULT_ZBUD=y
# CONFIG_ZSWAP_ZPOOL_DEFAULT_Z3FOLD is not set
# CONFIG_ZSWAP_ZPOOL_DEFAULT_ZSMALLOC is not set
CONFIG_ZSWAP_ZPOOL_DEFAULT="zbud"
# CONFIG_ZSWAP_DEFAULT_ON is not set
CONFIG_ZPOOL=y
CONFIG_ZBUD=y
# CONFIG_Z3FOLD is not set
CONFIG_ZSMALLOC=y
# CONFIG_ZSMALLOC_PGTABLE_MAPPING is not set
# CONFIG_ZSMALLOC_STAT is not set
CONFIG_GENERIC_EARLY_IOREMAP=y
CONFIG_DEFERRED_STRUCT_PAGE_INIT=y
CONFIG_IDLE_PAGE_TRACKING=y
CONFIG_ARCH_HAS_PTE_DEVMAP=y
CONFIG_ZONE_DEVICE=y
CONFIG_DEV_PAGEMAP_OPS=y
# CONFIG_DEVICE_PRIVATE is not set
CONFIG_FRAME_VECTOR=y
CONFIG_ARCH_USES_HIGH_VMA_FLAGS=y
CONFIG_ARCH_HAS_PKEYS=y
# CONFIG_PERCPU_STATS is not set
# CONFIG_GUP_BENCHMARK is not set
# CONFIG_READ_ONLY_THP_FOR_FS is not set
CONFIG_ARCH_HAS_PTE_SPECIAL=y
CONFIG_MAPPING_DIRTY_HELPERS=y
# end of Memory Management options

CONFIG_NET=y
CONFIG_COMPAT_NETLINK_MESSAGES=y
CONFIG_NET_INGRESS=y
CONFIG_NET_EGRESS=y
CONFIG_NET_REDIRECT=y
CONFIG_SKB_EXTENSIONS=y

#
# Networking options
#
CONFIG_PACKET=y
CONFIG_PACKET_DIAG=m
CONFIG_UNIX=y
CONFIG_UNIX_SCM=y
CONFIG_UNIX_DIAG=m
# CONFIG_TLS is not set
CONFIG_XFRM=y
CONFIG_XFRM_ALGO=y
CONFIG_XFRM_USER=y
# CONFIG_XFRM_INTERFACE is not set
CONFIG_XFRM_SUB_POLICY=y
CONFIG_XFRM_MIGRATE=y
CONFIG_XFRM_STATISTICS=y
CONFIG_XFRM_IPCOMP=m
CONFIG_NET_KEY=m
CONFIG_NET_KEY_MIGRATE=y
# CONFIG_SMC is not set
# CONFIG_XDP_SOCKETS is not set
CONFIG_INET=y
CONFIG_IP_MULTICAST=y
CONFIG_IP_ADVANCED_ROUTER=y
CONFIG_IP_FIB_TRIE_STATS=y
CONFIG_IP_MULTIPLE_TABLES=y
CONFIG_IP_ROUTE_MULTIPATH=y
CONFIG_IP_ROUTE_VERBOSE=y
CONFIG_IP_ROUTE_CLASSID=y
CONFIG_IP_PNP=y
CONFIG_IP_PNP_DHCP=y
# CONFIG_IP_PNP_BOOTP is not set
# CONFIG_IP_PNP_RARP is not set
CONFIG_NET_IPIP=m
CONFIG_NET_IPGRE_DEMUX=m
CONFIG_NET_IP_TUNNEL=m
CONFIG_NET_IPGRE=m
CONFIG_NET_IPGRE_BROADCAST=y
CONFIG_IP_MROUTE_COMMON=y
CONFIG_IP_MROUTE=y
CONFIG_IP_MROUTE_MULTIPLE_TABLES=y
CONFIG_IP_PIMSM_V1=y
CONFIG_IP_PIMSM_V2=y
CONFIG_SYN_COOKIES=y
CONFIG_NET_IPVTI=m
CONFIG_NET_UDP_TUNNEL=m
# CONFIG_NET_FOU is not set
# CONFIG_NET_FOU_IP_TUNNELS is not set
CONFIG_INET_AH=m
CONFIG_INET_ESP=m
# CONFIG_INET_ESP_OFFLOAD is not set
# CONFIG_INET_ESPINTCP is not set
CONFIG_INET_IPCOMP=m
CONFIG_INET_XFRM_TUNNEL=m
CONFIG_INET_TUNNEL=m
CONFIG_INET_DIAG=m
CONFIG_INET_TCP_DIAG=m
CONFIG_INET_UDP_DIAG=m
# CONFIG_INET_RAW_DIAG is not set
# CONFIG_INET_DIAG_DESTROY is not set
CONFIG_TCP_CONG_ADVANCED=y
CONFIG_TCP_CONG_BIC=m
CONFIG_TCP_CONG_CUBIC=y
CONFIG_TCP_CONG_WESTWOOD=m
CONFIG_TCP_CONG_HTCP=m
CONFIG_TCP_CONG_HSTCP=m
CONFIG_TCP_CONG_HYBLA=m
CONFIG_TCP_CONG_VEGAS=m
# CONFIG_TCP_CONG_NV is not set
CONFIG_TCP_CONG_SCALABLE=m
CONFIG_TCP_CONG_LP=m
CONFIG_TCP_CONG_VENO=m
CONFIG_TCP_CONG_YEAH=m
CONFIG_TCP_CONG_ILLINOIS=m
CONFIG_TCP_CONG_DCTCP=m
# CONFIG_TCP_CONG_CDG is not set
# CONFIG_TCP_CONG_BBR is not set
CONFIG_DEFAULT_CUBIC=y
# CONFIG_DEFAULT_RENO is not set
CONFIG_DEFAULT_TCP_CONG="cubic"
CONFIG_TCP_MD5SIG=y
CONFIG_IPV6=y
CONFIG_IPV6_ROUTER_PREF=y
CONFIG_IPV6_ROUTE_INFO=y
CONFIG_IPV6_OPTIMISTIC_DAD=y
CONFIG_INET6_AH=m
CONFIG_INET6_ESP=m
# CONFIG_INET6_ESP_OFFLOAD is not set
CONFIG_INET6_IPCOMP=m
CONFIG_IPV6_MIP6=m
# CONFIG_IPV6_ILA is not set
CONFIG_INET6_XFRM_TUNNEL=m
CONFIG_INET6_TUNNEL=m
CONFIG_IPV6_VTI=m
CONFIG_IPV6_SIT=m
CONFIG_IPV6_SIT_6RD=y
CONFIG_IPV6_NDISC_NODETYPE=y
CONFIG_IPV6_TUNNEL=m
CONFIG_IPV6_GRE=m
CONFIG_IPV6_MULTIPLE_TABLES=y
# CONFIG_IPV6_SUBTREES is not set
CONFIG_IPV6_MROUTE=y
CONFIG_IPV6_MROUTE_MULTIPLE_TABLES=y
CONFIG_IPV6_PIMSM_V2=y
# CONFIG_IPV6_SEG6_LWTUNNEL is not set
# CONFIG_IPV6_SEG6_HMAC is not set
# CONFIG_IPV6_RPL_LWTUNNEL is not set
CONFIG_NETLABEL=y
# CONFIG_MPTCP is not set
CONFIG_NETWORK_SECMARK=y
CONFIG_NET_PTP_CLASSIFY=y
CONFIG_NETWORK_PHY_TIMESTAMPING=y
CONFIG_NETFILTER=y
CONFIG_NETFILTER_ADVANCED=y
CONFIG_BRIDGE_NETFILTER=m

#
# Core Netfilter Configuration
#
CONFIG_NETFILTER_INGRESS=y
CONFIG_NETFILTER_NETLINK=m
CONFIG_NETFILTER_FAMILY_BRIDGE=y
CONFIG_NETFILTER_FAMILY_ARP=y
CONFIG_NETFILTER_NETLINK_ACCT=m
CONFIG_NETFILTER_NETLINK_QUEUE=m
CONFIG_NETFILTER_NETLINK_LOG=m
CONFIG_NETFILTER_NETLINK_OSF=m
CONFIG_NF_CONNTRACK=m
CONFIG_NF_LOG_COMMON=m
# CONFIG_NF_LOG_NETDEV is not set
CONFIG_NETFILTER_CONNCOUNT=m
CONFIG_NF_CONNTRACK_MARK=y
CONFIG_NF_CONNTRACK_SECMARK=y
CONFIG_NF_CONNTRACK_ZONES=y
CONFIG_NF_CONNTRACK_PROCFS=y
CONFIG_NF_CONNTRACK_EVENTS=y
CONFIG_NF_CONNTRACK_TIMEOUT=y
CONFIG_NF_CONNTRACK_TIMESTAMP=y
CONFIG_NF_CONNTRACK_LABELS=y
CONFIG_NF_CT_PROTO_DCCP=y
CONFIG_NF_CT_PROTO_GRE=y
CONFIG_NF_CT_PROTO_SCTP=y
CONFIG_NF_CT_PROTO_UDPLITE=y
CONFIG_NF_CONNTRACK_AMANDA=m
CONFIG_NF_CONNTRACK_FTP=m
CONFIG_NF_CONNTRACK_H323=m
CONFIG_NF_CONNTRACK_IRC=m
CONFIG_NF_CONNTRACK_BROADCAST=m
CONFIG_NF_CONNTRACK_NETBIOS_NS=m
CONFIG_NF_CONNTRACK_SNMP=m
CONFIG_NF_CONNTRACK_PPTP=m
CONFIG_NF_CONNTRACK_SANE=m
CONFIG_NF_CONNTRACK_SIP=m
CONFIG_NF_CONNTRACK_TFTP=m
CONFIG_NF_CT_NETLINK=m
CONFIG_NF_CT_NETLINK_TIMEOUT=m
# CONFIG_NETFILTER_NETLINK_GLUE_CT is not set
CONFIG_NF_NAT=m
CONFIG_NF_NAT_AMANDA=m
CONFIG_NF_NAT_FTP=m
CONFIG_NF_NAT_IRC=m
CONFIG_NF_NAT_SIP=m
CONFIG_NF_NAT_TFTP=m
CONFIG_NF_NAT_REDIRECT=y
CONFIG_NF_NAT_MASQUERADE=y
CONFIG_NETFILTER_SYNPROXY=m
CONFIG_NF_TABLES=m
# CONFIG_NF_TABLES_INET is not set
# CONFIG_NF_TABLES_NETDEV is not set
# CONFIG_NFT_NUMGEN is not set
CONFIG_NFT_CT=m
CONFIG_NFT_COUNTER=m
# CONFIG_NFT_CONNLIMIT is not set
CONFIG_NFT_LOG=m
CONFIG_NFT_LIMIT=m
CONFIG_NFT_MASQ=m
CONFIG_NFT_REDIR=m
# CONFIG_NFT_TUNNEL is not set
# CONFIG_NFT_OBJREF is not set
CONFIG_NFT_QUEUE=m
# CONFIG_NFT_QUOTA is not set
CONFIG_NFT_REJECT=m
CONFIG_NFT_COMPAT=m
CONFIG_NFT_HASH=m
# CONFIG_NFT_XFRM is not set
# CONFIG_NFT_SOCKET is not set
# CONFIG_NFT_OSF is not set
# CONFIG_NFT_TPROXY is not set
# CONFIG_NFT_SYNPROXY is not set
# CONFIG_NF_FLOW_TABLE is not set
CONFIG_NETFILTER_XTABLES=y

#
# Xtables combined modules
#
CONFIG_NETFILTER_XT_MARK=m
CONFIG_NETFILTER_XT_CONNMARK=m
CONFIG_NETFILTER_XT_SET=m

#
# Xtables targets
#
CONFIG_NETFILTER_XT_TARGET_AUDIT=m
CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
CONFIG_NETFILTER_XT_TARGET_CONNSECMARK=m
CONFIG_NETFILTER_XT_TARGET_CT=m
CONFIG_NETFILTER_XT_TARGET_DSCP=m
CONFIG_NETFILTER_XT_TARGET_HL=m
CONFIG_NETFILTER_XT_TARGET_HMARK=m
CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
CONFIG_NETFILTER_XT_TARGET_LED=m
CONFIG_NETFILTER_XT_TARGET_LOG=m
CONFIG_NETFILTER_XT_TARGET_MARK=m
CONFIG_NETFILTER_XT_NAT=m
CONFIG_NETFILTER_XT_TARGET_NETMAP=m
CONFIG_NETFILTER_XT_TARGET_NFLOG=m
CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m
CONFIG_NETFILTER_XT_TARGET_NOTRACK=m
CONFIG_NETFILTER_XT_TARGET_RATEEST=m
CONFIG_NETFILTER_XT_TARGET_REDIRECT=m
CONFIG_NETFILTER_XT_TARGET_MASQUERADE=m
CONFIG_NETFILTER_XT_TARGET_TEE=m
CONFIG_NETFILTER_XT_TARGET_TPROXY=m
CONFIG_NETFILTER_XT_TARGET_TRACE=m
CONFIG_NETFILTER_XT_TARGET_SECMARK=m
CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP=m

#
# Xtables matches
#
CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
CONFIG_NETFILTER_XT_MATCH_BPF=m
CONFIG_NETFILTER_XT_MATCH_CGROUP=m
CONFIG_NETFILTER_XT_MATCH_CLUSTER=m
CONFIG_NETFILTER_XT_MATCH_COMMENT=m
CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m
CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
CONFIG_NETFILTER_XT_MATCH_CPU=m
CONFIG_NETFILTER_XT_MATCH_DCCP=m
CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m
CONFIG_NETFILTER_XT_MATCH_DSCP=m
CONFIG_NETFILTER_XT_MATCH_ECN=m
CONFIG_NETFILTER_XT_MATCH_ESP=m
CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
CONFIG_NETFILTER_XT_MATCH_HELPER=m
CONFIG_NETFILTER_XT_MATCH_HL=m
# CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set
CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
CONFIG_NETFILTER_XT_MATCH_IPVS=m
CONFIG_NETFILTER_XT_MATCH_L2TP=m
CONFIG_NETFILTER_XT_MATCH_LENGTH=m
CONFIG_NETFILTER_XT_MATCH_LIMIT=m
CONFIG_NETFILTER_XT_MATCH_MAC=m
CONFIG_NETFILTER_XT_MATCH_MARK=m
CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
CONFIG_NETFILTER_XT_MATCH_NFACCT=m
CONFIG_NETFILTER_XT_MATCH_OSF=m
CONFIG_NETFILTER_XT_MATCH_OWNER=m
CONFIG_NETFILTER_XT_MATCH_POLICY=m
CONFIG_NETFILTER_XT_MATCH_PHYSDEV=m
CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
CONFIG_NETFILTER_XT_MATCH_QUOTA=m
CONFIG_NETFILTER_XT_MATCH_RATEEST=m
CONFIG_NETFILTER_XT_MATCH_REALM=m
CONFIG_NETFILTER_XT_MATCH_RECENT=m
CONFIG_NETFILTER_XT_MATCH_SCTP=m
CONFIG_NETFILTER_XT_MATCH_SOCKET=m
CONFIG_NETFILTER_XT_MATCH_STATE=m
CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
CONFIG_NETFILTER_XT_MATCH_STRING=m
CONFIG_NETFILTER_XT_MATCH_TCPMSS=m
CONFIG_NETFILTER_XT_MATCH_TIME=m
CONFIG_NETFILTER_XT_MATCH_U32=m
# end of Core Netfilter Configuration

CONFIG_IP_SET=m
CONFIG_IP_SET_MAX=256
CONFIG_IP_SET_BITMAP_IP=m
CONFIG_IP_SET_BITMAP_IPMAC=m
CONFIG_IP_SET_BITMAP_PORT=m
CONFIG_IP_SET_HASH_IP=m
CONFIG_IP_SET_HASH_IPMARK=m
CONFIG_IP_SET_HASH_IPPORT=m
CONFIG_IP_SET_HASH_IPPORTIP=m
CONFIG_IP_SET_HASH_IPPORTNET=m
CONFIG_IP_SET_HASH_IPMAC=m
CONFIG_IP_SET_HASH_MAC=m
CONFIG_IP_SET_HASH_NETPORTNET=m
CONFIG_IP_SET_HASH_NET=m
CONFIG_IP_SET_HASH_NETNET=m
CONFIG_IP_SET_HASH_NETPORT=m
CONFIG_IP_SET_HASH_NETIFACE=m
CONFIG_IP_SET_LIST_SET=m
CONFIG_IP_VS=m
CONFIG_IP_VS_IPV6=y
# CONFIG_IP_VS_DEBUG is not set
CONFIG_IP_VS_TAB_BITS=12

#
# IPVS transport protocol load balancing support
#
CONFIG_IP_VS_PROTO_TCP=y
CONFIG_IP_VS_PROTO_UDP=y
CONFIG_IP_VS_PROTO_AH_ESP=y
CONFIG_IP_VS_PROTO_ESP=y
CONFIG_IP_VS_PROTO_AH=y
CONFIG_IP_VS_PROTO_SCTP=y

#
# IPVS scheduler
#
CONFIG_IP_VS_RR=m
CONFIG_IP_VS_WRR=m
CONFIG_IP_VS_LC=m
CONFIG_IP_VS_WLC=m
# CONFIG_IP_VS_FO is not set
# CONFIG_IP_VS_OVF is not set
CONFIG_IP_VS_LBLC=m
CONFIG_IP_VS_LBLCR=m
CONFIG_IP_VS_DH=m
CONFIG_IP_VS_SH=m
# CONFIG_IP_VS_MH is not set
CONFIG_IP_VS_SED=m
CONFIG_IP_VS_NQ=m

#
# IPVS SH scheduler
#
CONFIG_IP_VS_SH_TAB_BITS=8

#
# IPVS MH scheduler
#
CONFIG_IP_VS_MH_TAB_INDEX=12

#
# IPVS application helper
#
CONFIG_IP_VS_FTP=m
CONFIG_IP_VS_NFCT=y
CONFIG_IP_VS_PE_SIP=m

#
# IP: Netfilter Configuration
#
CONFIG_NF_DEFRAG_IPV4=m
CONFIG_NF_SOCKET_IPV4=m
CONFIG_NF_TPROXY_IPV4=m
# CONFIG_NF_TABLES_IPV4 is not set
# CONFIG_NF_TABLES_ARP is not set
CONFIG_NF_DUP_IPV4=m
# CONFIG_NF_LOG_ARP is not set
CONFIG_NF_LOG_IPV4=m
CONFIG_NF_REJECT_IPV4=m
CONFIG_NF_NAT_SNMP_BASIC=m
CONFIG_NF_NAT_PPTP=m
CONFIG_NF_NAT_H323=m
CONFIG_IP_NF_IPTABLES=m
CONFIG_IP_NF_MATCH_AH=m
CONFIG_IP_NF_MATCH_ECN=m
CONFIG_IP_NF_MATCH_RPFILTER=m
CONFIG_IP_NF_MATCH_TTL=m
CONFIG_IP_NF_FILTER=m
CONFIG_IP_NF_TARGET_REJECT=m
CONFIG_IP_NF_TARGET_SYNPROXY=m
CONFIG_IP_NF_NAT=m
CONFIG_IP_NF_TARGET_MASQUERADE=m
CONFIG_IP_NF_TARGET_NETMAP=m
CONFIG_IP_NF_TARGET_REDIRECT=m
CONFIG_IP_NF_MANGLE=m
CONFIG_IP_NF_TARGET_CLUSTERIP=m
CONFIG_IP_NF_TARGET_ECN=m
CONFIG_IP_NF_TARGET_TTL=m
CONFIG_IP_NF_RAW=m
CONFIG_IP_NF_SECURITY=m
CONFIG_IP_NF_ARPTABLES=m
CONFIG_IP_NF_ARPFILTER=m
CONFIG_IP_NF_ARP_MANGLE=m
# end of IP: Netfilter Configuration

#
# IPv6: Netfilter Configuration
#
CONFIG_NF_SOCKET_IPV6=m
CONFIG_NF_TPROXY_IPV6=m
# CONFIG_NF_TABLES_IPV6 is not set
CONFIG_NF_DUP_IPV6=m
CONFIG_NF_REJECT_IPV6=m
CONFIG_NF_LOG_IPV6=m
CONFIG_IP6_NF_IPTABLES=m
CONFIG_IP6_NF_MATCH_AH=m
CONFIG_IP6_NF_MATCH_EUI64=m
CONFIG_IP6_NF_MATCH_FRAG=m
CONFIG_IP6_NF_MATCH_OPTS=m
CONFIG_IP6_NF_MATCH_HL=m
CONFIG_IP6_NF_MATCH_IPV6HEADER=m
CONFIG_IP6_NF_MATCH_MH=m
CONFIG_IP6_NF_MATCH_RPFILTER=m
CONFIG_IP6_NF_MATCH_RT=m
# CONFIG_IP6_NF_MATCH_SRH is not set
CONFIG_IP6_NF_TARGET_HL=m
CONFIG_IP6_NF_FILTER=m
CONFIG_IP6_NF_TARGET_REJECT=m
CONFIG_IP6_NF_TARGET_SYNPROXY=m
CONFIG_IP6_NF_MANGLE=m
CONFIG_IP6_NF_RAW=m
CONFIG_IP6_NF_SECURITY=m
CONFIG_IP6_NF_NAT=m
CONFIG_IP6_NF_TARGET_MASQUERADE=m
CONFIG_IP6_NF_TARGET_NPT=m
# end of IPv6: Netfilter Configuration

CONFIG_NF_DEFRAG_IPV6=m
# CONFIG_NF_TABLES_BRIDGE is not set
# CONFIG_NF_CONNTRACK_BRIDGE is not set
CONFIG_BRIDGE_NF_EBTABLES=m
CONFIG_BRIDGE_EBT_BROUTE=m
CONFIG_BRIDGE_EBT_T_FILTER=m
CONFIG_BRIDGE_EBT_T_NAT=m
CONFIG_BRIDGE_EBT_802_3=m
CONFIG_BRIDGE_EBT_AMONG=m
CONFIG_BRIDGE_EBT_ARP=m
CONFIG_BRIDGE_EBT_IP=m
CONFIG_BRIDGE_EBT_IP6=m
CONFIG_BRIDGE_EBT_LIMIT=m
CONFIG_BRIDGE_EBT_MARK=m
CONFIG_BRIDGE_EBT_PKTTYPE=m
CONFIG_BRIDGE_EBT_STP=m
CONFIG_BRIDGE_EBT_VLAN=m
CONFIG_BRIDGE_EBT_ARPREPLY=m
CONFIG_BRIDGE_EBT_DNAT=m
CONFIG_BRIDGE_EBT_MARK_T=m
CONFIG_BRIDGE_EBT_REDIRECT=m
CONFIG_BRIDGE_EBT_SNAT=m
CONFIG_BRIDGE_EBT_LOG=m
CONFIG_BRIDGE_EBT_NFLOG=m
# CONFIG_BPFILTER is not set
CONFIG_IP_DCCP=m
CONFIG_INET_DCCP_DIAG=m

#
# DCCP CCIDs Configuration
#
# CONFIG_IP_DCCP_CCID2_DEBUG is not set
CONFIG_IP_DCCP_CCID3=y
# CONFIG_IP_DCCP_CCID3_DEBUG is not set
CONFIG_IP_DCCP_TFRC_LIB=y
# end of DCCP CCIDs Configuration

#
# DCCP Kernel Hacking
#
# CONFIG_IP_DCCP_DEBUG is not set
# end of DCCP Kernel Hacking

CONFIG_IP_SCTP=m
# CONFIG_SCTP_DBG_OBJCNT is not set
# CONFIG_SCTP_DEFAULT_COOKIE_HMAC_MD5 is not set
CONFIG_SCTP_DEFAULT_COOKIE_HMAC_SHA1=y
# CONFIG_SCTP_DEFAULT_COOKIE_HMAC_NONE is not set
CONFIG_SCTP_COOKIE_HMAC_MD5=y
CONFIG_SCTP_COOKIE_HMAC_SHA1=y
CONFIG_INET_SCTP_DIAG=m
# CONFIG_RDS is not set
# CONFIG_TIPC is not set
CONFIG_ATM=m
CONFIG_ATM_CLIP=m
# CONFIG_ATM_CLIP_NO_ICMP is not set
CONFIG_ATM_LANE=m
# CONFIG_ATM_MPOA is not set
CONFIG_ATM_BR2684=m
# CONFIG_ATM_BR2684_IPFILTER is not set
CONFIG_L2TP=m
CONFIG_L2TP_DEBUGFS=m
CONFIG_L2TP_V3=y
CONFIG_L2TP_IP=m
CONFIG_L2TP_ETH=m
CONFIG_STP=m
CONFIG_GARP=m
CONFIG_MRP=m
CONFIG_BRIDGE=m
CONFIG_BRIDGE_IGMP_SNOOPING=y
CONFIG_BRIDGE_VLAN_FILTERING=y
CONFIG_HAVE_NET_DSA=y
# CONFIG_NET_DSA is not set
CONFIG_VLAN_8021Q=m
CONFIG_VLAN_8021Q_GVRP=y
CONFIG_VLAN_8021Q_MVRP=y
# CONFIG_DECNET is not set
CONFIG_LLC=m
# CONFIG_LLC2 is not set
# CONFIG_ATALK is not set
# CONFIG_X25 is not set
# CONFIG_LAPB is not set
# CONFIG_PHONET is not set
CONFIG_6LOWPAN=m
# CONFIG_6LOWPAN_DEBUGFS is not set
CONFIG_6LOWPAN_NHC=m
CONFIG_6LOWPAN_NHC_DEST=m
CONFIG_6LOWPAN_NHC_FRAGMENT=m
CONFIG_6LOWPAN_NHC_HOP=m
CONFIG_6LOWPAN_NHC_IPV6=m
CONFIG_6LOWPAN_NHC_MOBILITY=m
CONFIG_6LOWPAN_NHC_ROUTING=m
CONFIG_6LOWPAN_NHC_UDP=m
# CONFIG_6LOWPAN_GHC_EXT_HDR_HOP is not set
# CONFIG_6LOWPAN_GHC_UDP is not set
# CONFIG_6LOWPAN_GHC_ICMPV6 is not set
# CONFIG_6LOWPAN_GHC_EXT_HDR_DEST is not set
# CONFIG_6LOWPAN_GHC_EXT_HDR_FRAG is not set
# CONFIG_6LOWPAN_GHC_EXT_HDR_ROUTE is not set
CONFIG_IEEE802154=m
# CONFIG_IEEE802154_NL802154_EXPERIMENTAL is not set
CONFIG_IEEE802154_SOCKET=m
CONFIG_IEEE802154_6LOWPAN=m
CONFIG_MAC802154=m
CONFIG_NET_SCHED=y

#
# Queueing/Scheduling
#
CONFIG_NET_SCH_CBQ=m
CONFIG_NET_SCH_HTB=m
CONFIG_NET_SCH_HFSC=m
CONFIG_NET_SCH_ATM=m
CONFIG_NET_SCH_PRIO=m
CONFIG_NET_SCH_MULTIQ=m
CONFIG_NET_SCH_RED=m
CONFIG_NET_SCH_SFB=m
CONFIG_NET_SCH_SFQ=m
CONFIG_NET_SCH_TEQL=m
CONFIG_NET_SCH_TBF=m
# CONFIG_NET_SCH_CBS is not set
# CONFIG_NET_SCH_ETF is not set
# CONFIG_NET_SCH_TAPRIO is not set
CONFIG_NET_SCH_GRED=m
CONFIG_NET_SCH_DSMARK=m
CONFIG_NET_SCH_NETEM=m
CONFIG_NET_SCH_DRR=m
CONFIG_NET_SCH_MQPRIO=m
# CONFIG_NET_SCH_SKBPRIO is not set
CONFIG_NET_SCH_CHOKE=m
CONFIG_NET_SCH_QFQ=m
CONFIG_NET_SCH_CODEL=m
CONFIG_NET_SCH_FQ_CODEL=m
# CONFIG_NET_SCH_CAKE is not set
CONFIG_NET_SCH_FQ=m
# CONFIG_NET_SCH_HHF is not set
# CONFIG_NET_SCH_PIE is not set
CONFIG_NET_SCH_INGRESS=m
CONFIG_NET_SCH_PLUG=m
# CONFIG_NET_SCH_ETS is not set
# CONFIG_NET_SCH_DEFAULT is not set

#
# Classification
#
CONFIG_NET_CLS=y
CONFIG_NET_CLS_BASIC=m
CONFIG_NET_CLS_TCINDEX=m
CONFIG_NET_CLS_ROUTE4=m
CONFIG_NET_CLS_FW=m
CONFIG_NET_CLS_U32=m
CONFIG_CLS_U32_PERF=y
CONFIG_CLS_U32_MARK=y
CONFIG_NET_CLS_RSVP=m
CONFIG_NET_CLS_RSVP6=m
CONFIG_NET_CLS_FLOW=m
CONFIG_NET_CLS_CGROUP=y
CONFIG_NET_CLS_BPF=m
CONFIG_NET_CLS_FLOWER=m
CONFIG_NET_CLS_MATCHALL=m
CONFIG_NET_EMATCH=y
CONFIG_NET_EMATCH_STACK=32
CONFIG_NET_EMATCH_CMP=m
CONFIG_NET_EMATCH_NBYTE=m
CONFIG_NET_EMATCH_U32=m
CONFIG_NET_EMATCH_META=m
CONFIG_NET_EMATCH_TEXT=m
# CONFIG_NET_EMATCH_CANID is not set
CONFIG_NET_EMATCH_IPSET=m
# CONFIG_NET_EMATCH_IPT is not set
CONFIG_NET_CLS_ACT=y
CONFIG_NET_ACT_POLICE=m
CONFIG_NET_ACT_GACT=m
CONFIG_GACT_PROB=y
CONFIG_NET_ACT_MIRRED=m
CONFIG_NET_ACT_SAMPLE=m
CONFIG_NET_ACT_IPT=m
CONFIG_NET_ACT_NAT=m
CONFIG_NET_ACT_PEDIT=m
CONFIG_NET_ACT_SIMP=m
CONFIG_NET_ACT_SKBEDIT=m
CONFIG_NET_ACT_CSUM=m
# CONFIG_NET_ACT_MPLS is not set
CONFIG_NET_ACT_VLAN=m
# CONFIG_NET_ACT_BPF is not set
CONFIG_NET_ACT_CONNMARK=m
# CONFIG_NET_ACT_CTINFO is not set
CONFIG_NET_ACT_SKBMOD=m
# CONFIG_NET_ACT_IFE is not set
CONFIG_NET_ACT_TUNNEL_KEY=m
# CONFIG_NET_TC_SKB_EXT is not set
CONFIG_NET_SCH_FIFO=y
CONFIG_DCB=y
CONFIG_DNS_RESOLVER=m
# CONFIG_BATMAN_ADV is not set
CONFIG_OPENVSWITCH=m
CONFIG_OPENVSWITCH_GRE=m
CONFIG_OPENVSWITCH_VXLAN=m
CONFIG_OPENVSWITCH_GENEVE=m
CONFIG_VSOCKETS=m
CONFIG_VSOCKETS_DIAG=m
CONFIG_VSOCKETS_LOOPBACK=m
CONFIG_VMWARE_VMCI_VSOCKETS=m
CONFIG_VIRTIO_VSOCKETS=m
CONFIG_VIRTIO_VSOCKETS_COMMON=m
CONFIG_HYPERV_VSOCKETS=m
CONFIG_NETLINK_DIAG=m
CONFIG_MPLS=y
CONFIG_NET_MPLS_GSO=y
# CONFIG_MPLS_ROUTING is not set
CONFIG_NET_NSH=m
# CONFIG_HSR is not set
CONFIG_NET_SWITCHDEV=y
# CONFIG_NET_L3_MASTER_DEV is not set
# CONFIG_NET_NCSI is not set
CONFIG_RPS=y
CONFIG_RFS_ACCEL=y
CONFIG_XPS=y
# CONFIG_CGROUP_NET_PRIO is not set
CONFIG_CGROUP_NET_CLASSID=y
CONFIG_NET_RX_BUSY_POLL=y
CONFIG_BQL=y
CONFIG_BPF_JIT=y
CONFIG_NET_FLOW_LIMIT=y

#
# Network testing
#
CONFIG_NET_PKTGEN=m
CONFIG_NET_DROP_MONITOR=y
# end of Network testing
# end of Networking options

# CONFIG_HAMRADIO is not set
CONFIG_CAN=m
CONFIG_CAN_RAW=m
CONFIG_CAN_BCM=m
CONFIG_CAN_GW=m
# CONFIG_CAN_J1939 is not set

#
# CAN Device Drivers
#
CONFIG_CAN_VCAN=m
# CONFIG_CAN_VXCAN is not set
CONFIG_CAN_SLCAN=m
CONFIG_CAN_DEV=m
CONFIG_CAN_CALC_BITTIMING=y
# CONFIG_CAN_KVASER_PCIEFD is not set
CONFIG_CAN_C_CAN=m
CONFIG_CAN_C_CAN_PLATFORM=m
CONFIG_CAN_C_CAN_PCI=m
CONFIG_CAN_CC770=m
# CONFIG_CAN_CC770_ISA is not set
CONFIG_CAN_CC770_PLATFORM=m
# CONFIG_CAN_IFI_CANFD is not set
# CONFIG_CAN_M_CAN is not set
# CONFIG_CAN_PEAK_PCIEFD is not set
CONFIG_CAN_SJA1000=m
CONFIG_CAN_EMS_PCI=m
# CONFIG_CAN_F81601 is not set
CONFIG_CAN_KVASER_PCI=m
CONFIG_CAN_PEAK_PCI=m
CONFIG_CAN_PEAK_PCIEC=y
CONFIG_CAN_PLX_PCI=m
# CONFIG_CAN_SJA1000_ISA is not set
CONFIG_CAN_SJA1000_PLATFORM=m
CONFIG_CAN_SOFTING=m

#
# CAN SPI interfaces
#
# CONFIG_CAN_HI311X is not set
# CONFIG_CAN_MCP251X is not set
# end of CAN SPI interfaces

#
# CAN USB interfaces
#
CONFIG_CAN_8DEV_USB=m
CONFIG_CAN_EMS_USB=m
CONFIG_CAN_ESD_USB2=m
# CONFIG_CAN_GS_USB is not set
CONFIG_CAN_KVASER_USB=m
# CONFIG_CAN_MCBA_USB is not set
CONFIG_CAN_PEAK_USB=m
# CONFIG_CAN_UCAN is not set
# end of CAN USB interfaces

# CONFIG_CAN_DEBUG_DEVICES is not set
# end of CAN Device Drivers

CONFIG_BT=m
CONFIG_BT_BREDR=y
CONFIG_BT_RFCOMM=m
CONFIG_BT_RFCOMM_TTY=y
CONFIG_BT_BNEP=m
CONFIG_BT_BNEP_MC_FILTER=y
CONFIG_BT_BNEP_PROTO_FILTER=y
CONFIG_BT_CMTP=m
CONFIG_BT_HIDP=m
CONFIG_BT_HS=y
CONFIG_BT_LE=y
# CONFIG_BT_6LOWPAN is not set
# CONFIG_BT_LEDS is not set
# CONFIG_BT_SELFTEST is not set
CONFIG_BT_DEBUGFS=y

#
# Bluetooth device drivers
#
CONFIG_BT_INTEL=m
CONFIG_BT_BCM=m
CONFIG_BT_RTL=m
CONFIG_BT_HCIBTUSB=m
# CONFIG_BT_HCIBTUSB_AUTOSUSPEND is not set
CONFIG_BT_HCIBTUSB_BCM=y
# CONFIG_BT_HCIBTUSB_MTK is not set
CONFIG_BT_HCIBTUSB_RTL=y
CONFIG_BT_HCIBTSDIO=m
CONFIG_BT_HCIUART=m
CONFIG_BT_HCIUART_H4=y
CONFIG_BT_HCIUART_BCSP=y
CONFIG_BT_HCIUART_ATH3K=y
# CONFIG_BT_HCIUART_INTEL is not set
# CONFIG_BT_HCIUART_AG6XX is not set
CONFIG_BT_HCIBCM203X=m
CONFIG_BT_HCIBPA10X=m
CONFIG_BT_HCIBFUSB=m
CONFIG_BT_HCIVHCI=m
CONFIG_BT_MRVL=m
CONFIG_BT_MRVL_SDIO=m
CONFIG_BT_ATH3K=m
# CONFIG_BT_MTKSDIO is not set
# end of Bluetooth device drivers

# CONFIG_AF_RXRPC is not set
# CONFIG_AF_KCM is not set
CONFIG_FIB_RULES=y
CONFIG_WIRELESS=y
CONFIG_WIRELESS_EXT=y
CONFIG_WEXT_CORE=y
CONFIG_WEXT_PROC=y
CONFIG_WEXT_PRIV=y
CONFIG_CFG80211=m
# CONFIG_NL80211_TESTMODE is not set
# CONFIG_CFG80211_DEVELOPER_WARNINGS is not set
CONFIG_CFG80211_REQUIRE_SIGNED_REGDB=y
CONFIG_CFG80211_USE_KERNEL_REGDB_KEYS=y
CONFIG_CFG80211_DEFAULT_PS=y
# CONFIG_CFG80211_DEBUGFS is not set
CONFIG_CFG80211_CRDA_SUPPORT=y
CONFIG_CFG80211_WEXT=y
CONFIG_LIB80211=m
# CONFIG_LIB80211_DEBUG is not set
CONFIG_MAC80211=m
CONFIG_MAC80211_HAS_RC=y
CONFIG_MAC80211_RC_MINSTREL=y
CONFIG_MAC80211_RC_DEFAULT_MINSTREL=y
CONFIG_MAC80211_RC_DEFAULT="minstrel_ht"
CONFIG_MAC80211_MESH=y
CONFIG_MAC80211_LEDS=y
CONFIG_MAC80211_DEBUGFS=y
# CONFIG_MAC80211_MESSAGE_TRACING is not set
# CONFIG_MAC80211_DEBUG_MENU is not set
CONFIG_MAC80211_STA_HASH_MAX_SIZE=0
# CONFIG_WIMAX is not set
CONFIG_RFKILL=m
CONFIG_RFKILL_LEDS=y
CONFIG_RFKILL_INPUT=y
# CONFIG_RFKILL_GPIO is not set
CONFIG_NET_9P=y
CONFIG_NET_9P_VIRTIO=y
# CONFIG_NET_9P_XEN is not set
# CONFIG_NET_9P_RDMA is not set
# CONFIG_NET_9P_DEBUG is not set
# CONFIG_CAIF is not set
CONFIG_CEPH_LIB=m
# CONFIG_CEPH_LIB_PRETTYDEBUG is not set
CONFIG_CEPH_LIB_USE_DNS_RESOLVER=y
# CONFIG_NFC is not set
CONFIG_PSAMPLE=m
# CONFIG_NET_IFE is not set
CONFIG_LWTUNNEL=y
CONFIG_LWTUNNEL_BPF=y
CONFIG_DST_CACHE=y
CONFIG_GRO_CELLS=y
CONFIG_NET_DEVLINK=y
CONFIG_PAGE_POOL=y
CONFIG_FAILOVER=m
CONFIG_ETHTOOL_NETLINK=y
CONFIG_HAVE_EBPF_JIT=y

#
# Device Drivers
#
CONFIG_HAVE_EISA=y
# CONFIG_EISA is not set
CONFIG_HAVE_PCI=y
CONFIG_PCI=y
CONFIG_PCI_DOMAINS=y
CONFIG_PCIEPORTBUS=y
CONFIG_HOTPLUG_PCI_PCIE=y
CONFIG_PCIEAER=y
CONFIG_PCIEAER_INJECT=m
CONFIG_PCIE_ECRC=y
CONFIG_PCIEASPM=y
CONFIG_PCIEASPM_DEFAULT=y
# CONFIG_PCIEASPM_POWERSAVE is not set
# CONFIG_PCIEASPM_POWER_SUPERSAVE is not set
# CONFIG_PCIEASPM_PERFORMANCE is not set
CONFIG_PCIE_PME=y
# CONFIG_PCIE_DPC is not set
# CONFIG_PCIE_PTM is not set
# CONFIG_PCIE_BW is not set
CONFIG_PCI_MSI=y
CONFIG_PCI_MSI_IRQ_DOMAIN=y
CONFIG_PCI_QUIRKS=y
# CONFIG_PCI_DEBUG is not set
# CONFIG_PCI_REALLOC_ENABLE_AUTO is not set
CONFIG_PCI_STUB=y
# CONFIG_PCI_PF_STUB is not set
# CONFIG_XEN_PCIDEV_FRONTEND is not set
CONFIG_PCI_ATS=y
CONFIG_PCI_LOCKLESS_CONFIG=y
CONFIG_PCI_IOV=y
CONFIG_PCI_PRI=y
CONFIG_PCI_PASID=y
# CONFIG_PCI_P2PDMA is not set
CONFIG_PCI_LABEL=y
CONFIG_PCI_HYPERV=m
CONFIG_HOTPLUG_PCI=y
CONFIG_HOTPLUG_PCI_ACPI=y
CONFIG_HOTPLUG_PCI_ACPI_IBM=m
# CONFIG_HOTPLUG_PCI_CPCI is not set
CONFIG_HOTPLUG_PCI_SHPC=y

#
# PCI controller drivers
#
CONFIG_VMD=y
CONFIG_PCI_HYPERV_INTERFACE=m

#
# DesignWare PCI Core Support
#
# CONFIG_PCIE_DW_PLAT_HOST is not set
# CONFIG_PCI_MESON is not set
# end of DesignWare PCI Core Support

#
# Mobiveil PCIe Core Support
#
# end of Mobiveil PCIe Core Support

#
# Cadence PCIe controllers support
#
# end of Cadence PCIe controllers support
# end of PCI controller drivers

#
# PCI Endpoint
#
# CONFIG_PCI_ENDPOINT is not set
# end of PCI Endpoint

#
# PCI switch controller drivers
#
# CONFIG_PCI_SW_SWITCHTEC is not set
# end of PCI switch controller drivers

CONFIG_PCCARD=y
# CONFIG_PCMCIA is not set
CONFIG_CARDBUS=y

#
# PC-card bridges
#
CONFIG_YENTA=m
CONFIG_YENTA_O2=y
CONFIG_YENTA_RICOH=y
CONFIG_YENTA_TI=y
CONFIG_YENTA_ENE_TUNE=y
CONFIG_YENTA_TOSHIBA=y
# CONFIG_RAPIDIO is not set

#
# Generic Driver Options
#
CONFIG_UEVENT_HELPER=y
CONFIG_UEVENT_HELPER_PATH=""
CONFIG_DEVTMPFS=y
CONFIG_DEVTMPFS_MOUNT=y
CONFIG_STANDALONE=y
CONFIG_PREVENT_FIRMWARE_BUILD=y

#
# Firmware loader
#
CONFIG_FW_LOADER=y
CONFIG_FW_LOADER_PAGED_BUF=y
CONFIG_EXTRA_FIRMWARE=""
CONFIG_FW_LOADER_USER_HELPER=y
# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
# CONFIG_FW_LOADER_COMPRESS is not set
CONFIG_FW_CACHE=y
# end of Firmware loader

CONFIG_WANT_DEV_COREDUMP=y
CONFIG_ALLOW_DEV_COREDUMP=y
CONFIG_DEV_COREDUMP=y
# CONFIG_DEBUG_DRIVER is not set
# CONFIG_DEBUG_DEVRES is not set
# CONFIG_DEBUG_TEST_DRIVER_REMOVE is not set
# CONFIG_PM_QOS_KUNIT_TEST is not set
# CONFIG_TEST_ASYNC_DRIVER_PROBE is not set
# CONFIG_KUNIT_DRIVER_PE_TEST is not set
CONFIG_SYS_HYPERVISOR=y
CONFIG_GENERIC_CPU_AUTOPROBE=y
CONFIG_GENERIC_CPU_VULNERABILITIES=y
CONFIG_REGMAP=y
CONFIG_REGMAP_I2C=m
CONFIG_REGMAP_SPI=m
CONFIG_REGMAP_IRQ=y
CONFIG_DMA_SHARED_BUFFER=y
# CONFIG_DMA_FENCE_TRACE is not set
# end of Generic Driver Options

#
# Bus devices
#
# CONFIG_MHI_BUS is not set
# end of Bus devices

CONFIG_CONNECTOR=y
CONFIG_PROC_EVENTS=y
# CONFIG_GNSS is not set
CONFIG_MTD=m
# CONFIG_MTD_TESTS is not set

#
# Partition parsers
#
# CONFIG_MTD_AR7_PARTS is not set
# CONFIG_MTD_CMDLINE_PARTS is not set
# CONFIG_MTD_REDBOOT_PARTS is not set
# end of Partition parsers

#
# User Modules And Translation Layers
#
CONFIG_MTD_BLKDEVS=m
CONFIG_MTD_BLOCK=m
# CONFIG_MTD_BLOCK_RO is not set
# CONFIG_FTL is not set
# CONFIG_NFTL is not set
# CONFIG_INFTL is not set
# CONFIG_RFD_FTL is not set
# CONFIG_SSFDC is not set
# CONFIG_SM_FTL is not set
# CONFIG_MTD_OOPS is not set
# CONFIG_MTD_SWAP is not set
# CONFIG_MTD_PARTITIONED_MASTER is not set

#
# RAM/ROM/Flash chip drivers
#
# CONFIG_MTD_CFI is not set
# CONFIG_MTD_JEDECPROBE is not set
CONFIG_MTD_MAP_BANK_WIDTH_1=y
CONFIG_MTD_MAP_BANK_WIDTH_2=y
CONFIG_MTD_MAP_BANK_WIDTH_4=y
CONFIG_MTD_CFI_I1=y
CONFIG_MTD_CFI_I2=y
# CONFIG_MTD_RAM is not set
# CONFIG_MTD_ROM is not set
# CONFIG_MTD_ABSENT is not set
# end of RAM/ROM/Flash chip drivers

#
# Mapping drivers for chip access
#
# CONFIG_MTD_COMPLEX_MAPPINGS is not set
# CONFIG_MTD_INTEL_VR_NOR is not set
# CONFIG_MTD_PLATRAM is not set
# end of Mapping drivers for chip access

#
# Self-contained MTD device drivers
#
# CONFIG_MTD_PMC551 is not set
# CONFIG_MTD_DATAFLASH is not set
# CONFIG_MTD_MCHP23K256 is not set
# CONFIG_MTD_SST25L is not set
# CONFIG_MTD_SLRAM is not set
# CONFIG_MTD_PHRAM is not set
# CONFIG_MTD_MTDRAM is not set
# CONFIG_MTD_BLOCK2MTD is not set

#
# Disk-On-Chip Device Drivers
#
# CONFIG_MTD_DOCG3 is not set
# end of Self-contained MTD device drivers

# CONFIG_MTD_ONENAND is not set
# CONFIG_MTD_RAW_NAND is not set
# CONFIG_MTD_SPI_NAND is not set

#
# LPDDR & LPDDR2 PCM memory drivers
#
# CONFIG_MTD_LPDDR is not set
# end of LPDDR & LPDDR2 PCM memory drivers

# CONFIG_MTD_SPI_NOR is not set
CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MTD_UBI_BEB_LIMIT=20
# CONFIG_MTD_UBI_FASTMAP is not set
# CONFIG_MTD_UBI_GLUEBI is not set
# CONFIG_MTD_UBI_BLOCK is not set
# CONFIG_MTD_HYPERBUS is not set
# CONFIG_OF is not set
CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
CONFIG_PARPORT=m
CONFIG_PARPORT_PC=m
CONFIG_PARPORT_SERIAL=m
# CONFIG_PARPORT_PC_FIFO is not set
# CONFIG_PARPORT_PC_SUPERIO is not set
# CONFIG_PARPORT_AX88796 is not set
CONFIG_PARPORT_1284=y
CONFIG_PARPORT_NOT_PC=y
CONFIG_PNP=y
# CONFIG_PNP_DEBUG_MESSAGES is not set

#
# Protocols
#
CONFIG_PNPACPI=y
CONFIG_BLK_DEV=y
CONFIG_BLK_DEV_NULL_BLK=m
CONFIG_BLK_DEV_NULL_BLK_FAULT_INJECTION=y
CONFIG_BLK_DEV_FD=m
CONFIG_CDROM=m
# CONFIG_PARIDE is not set
CONFIG_BLK_DEV_PCIESSD_MTIP32XX=m
# CONFIG_ZRAM is not set
# CONFIG_BLK_DEV_UMEM is not set
CONFIG_BLK_DEV_LOOP=m
CONFIG_BLK_DEV_LOOP_MIN_COUNT=0
# CONFIG_BLK_DEV_CRYPTOLOOP is not set
# CONFIG_BLK_DEV_DRBD is not set
CONFIG_BLK_DEV_NBD=m
# CONFIG_BLK_DEV_SKD is not set
CONFIG_BLK_DEV_SX8=m
CONFIG_BLK_DEV_RAM=m
CONFIG_BLK_DEV_RAM_COUNT=16
CONFIG_BLK_DEV_RAM_SIZE=16384
CONFIG_CDROM_PKTCDVD=m
CONFIG_CDROM_PKTCDVD_BUFFERS=8
# CONFIG_CDROM_PKTCDVD_WCACHE is not set
CONFIG_ATA_OVER_ETH=m
CONFIG_XEN_BLKDEV_FRONTEND=m
CONFIG_VIRTIO_BLK=y
CONFIG_BLK_DEV_RBD=m
# CONFIG_BLK_DEV_RSXX is not set

#
# NVME Support
#
CONFIG_NVME_CORE=m
CONFIG_BLK_DEV_NVME=m
CONFIG_NVME_MULTIPATH=y
# CONFIG_NVME_HWMON is not set
CONFIG_NVME_FABRICS=m
# CONFIG_NVME_RDMA is not set
CONFIG_NVME_FC=m
# CONFIG_NVME_TCP is not set
CONFIG_NVME_TARGET=m
CONFIG_NVME_TARGET_LOOP=m
# CONFIG_NVME_TARGET_RDMA is not set
CONFIG_NVME_TARGET_FC=m
CONFIG_NVME_TARGET_FCLOOP=m
# CONFIG_NVME_TARGET_TCP is not set
# end of NVME Support

#
# Misc devices
#
CONFIG_SENSORS_LIS3LV02D=m
# CONFIG_AD525X_DPOT is not set
# CONFIG_DUMMY_IRQ is not set
# CONFIG_IBM_ASM is not set
# CONFIG_PHANTOM is not set
CONFIG_TIFM_CORE=m
CONFIG_TIFM_7XX1=m
# CONFIG_ICS932S401 is not set
CONFIG_ENCLOSURE_SERVICES=m
CONFIG_SGI_XP=m
CONFIG_HP_ILO=m
CONFIG_SGI_GRU=m
# CONFIG_SGI_GRU_DEBUG is not set
CONFIG_APDS9802ALS=m
CONFIG_ISL29003=m
CONFIG_ISL29020=m
CONFIG_SENSORS_TSL2550=m
CONFIG_SENSORS_BH1770=m
CONFIG_SENSORS_APDS990X=m
# CONFIG_HMC6352 is not set
# CONFIG_DS1682 is not set
CONFIG_VMWARE_BALLOON=m
# CONFIG_LATTICE_ECP3_CONFIG is not set
# CONFIG_SRAM is not set
# CONFIG_PCI_ENDPOINT_TEST is not set
# CONFIG_XILINX_SDFEC is not set
CONFIG_PVPANIC=y
# CONFIG_C2PORT is not set

#
# EEPROM support
#
CONFIG_EEPROM_AT24=m
# CONFIG_EEPROM_AT25 is not set
CONFIG_EEPROM_LEGACY=m
CONFIG_EEPROM_MAX6875=m
CONFIG_EEPROM_93CX6=m
# CONFIG_EEPROM_93XX46 is not set
# CONFIG_EEPROM_IDT_89HPESX is not set
# CONFIG_EEPROM_EE1004 is not set
# end of EEPROM support

CONFIG_CB710_CORE=m
# CONFIG_CB710_DEBUG is not set
CONFIG_CB710_DEBUG_ASSUMPTIONS=y

#
# Texas Instruments shared transport line discipline
#
# CONFIG_TI_ST is not set
# end of Texas Instruments shared transport line discipline

CONFIG_SENSORS_LIS3_I2C=m
CONFIG_ALTERA_STAPL=m
CONFIG_INTEL_MEI=m
CONFIG_INTEL_MEI_ME=m
# CONFIG_INTEL_MEI_TXE is not set
# CONFIG_INTEL_MEI_HDCP is not set
CONFIG_VMWARE_VMCI=m

#
# Intel MIC & related support
#
# CONFIG_INTEL_MIC_BUS is not set
# CONFIG_SCIF_BUS is not set
# CONFIG_VOP_BUS is not set
# end of Intel MIC & related support

# CONFIG_GENWQE is not set
# CONFIG_ECHO is not set
# CONFIG_MISC_ALCOR_PCI is not set
# CONFIG_MISC_RTSX_PCI is not set
# CONFIG_MISC_RTSX_USB is not set
# CONFIG_HABANA_AI is not set
# CONFIG_UACCE is not set
# end of Misc devices

CONFIG_HAVE_IDE=y
# CONFIG_IDE is not set

#
# SCSI device support
#
CONFIG_SCSI_MOD=y
CONFIG_RAID_ATTRS=m
CONFIG_SCSI=y
CONFIG_SCSI_DMA=y
CONFIG_SCSI_NETLINK=y
CONFIG_SCSI_PROC_FS=y

#
# SCSI support type (disk, tape, CD-ROM)
#
CONFIG_BLK_DEV_SD=m
CONFIG_CHR_DEV_ST=m
CONFIG_BLK_DEV_SR=m
CONFIG_CHR_DEV_SG=m
CONFIG_CHR_DEV_SCH=m
CONFIG_SCSI_ENCLOSURE=m
CONFIG_SCSI_CONSTANTS=y
CONFIG_SCSI_LOGGING=y
CONFIG_SCSI_SCAN_ASYNC=y

#
# SCSI Transports
#
CONFIG_SCSI_SPI_ATTRS=m
CONFIG_SCSI_FC_ATTRS=m
CONFIG_SCSI_ISCSI_ATTRS=m
CONFIG_SCSI_SAS_ATTRS=m
CONFIG_SCSI_SAS_LIBSAS=m
CONFIG_SCSI_SAS_ATA=y
CONFIG_SCSI_SAS_HOST_SMP=y
CONFIG_SCSI_SRP_ATTRS=m
# end of SCSI Transports

CONFIG_SCSI_LOWLEVEL=y
CONFIG_ISCSI_TCP=m
CONFIG_ISCSI_BOOT_SYSFS=m
CONFIG_SCSI_CXGB3_ISCSI=m
CONFIG_SCSI_CXGB4_ISCSI=m
CONFIG_SCSI_BNX2_ISCSI=m
CONFIG_SCSI_BNX2X_FCOE=m
CONFIG_BE2ISCSI=m
# CONFIG_BLK_DEV_3W_XXXX_RAID is not set
CONFIG_SCSI_HPSA=m
CONFIG_SCSI_3W_9XXX=m
CONFIG_SCSI_3W_SAS=m
# CONFIG_SCSI_ACARD is not set
CONFIG_SCSI_AACRAID=m
# CONFIG_SCSI_AIC7XXX is not set
CONFIG_SCSI_AIC79XX=m
CONFIG_AIC79XX_CMDS_PER_DEVICE=4
CONFIG_AIC79XX_RESET_DELAY_MS=15000
# CONFIG_AIC79XX_DEBUG_ENABLE is not set
CONFIG_AIC79XX_DEBUG_MASK=0
# CONFIG_AIC79XX_REG_PRETTY_PRINT is not set
# CONFIG_SCSI_AIC94XX is not set
CONFIG_SCSI_MVSAS=m
# CONFIG_SCSI_MVSAS_DEBUG is not set
CONFIG_SCSI_MVSAS_TASKLET=y
CONFIG_SCSI_MVUMI=m
# CONFIG_SCSI_DPT_I2O is not set
# CONFIG_SCSI_ADVANSYS is not set
CONFIG_SCSI_ARCMSR=m
# CONFIG_SCSI_ESAS2R is not set
# CONFIG_MEGARAID_NEWGEN is not set
# CONFIG_MEGARAID_LEGACY is not set
CONFIG_MEGARAID_SAS=m
CONFIG_SCSI_MPT3SAS=m
CONFIG_SCSI_MPT2SAS_MAX_SGE=128
CONFIG_SCSI_MPT3SAS_MAX_SGE=128
CONFIG_SCSI_MPT2SAS=m
# CONFIG_SCSI_SMARTPQI is not set
CONFIG_SCSI_UFSHCD=m
CONFIG_SCSI_UFSHCD_PCI=m
# CONFIG_SCSI_UFS_DWC_TC_PCI is not set
# CONFIG_SCSI_UFSHCD_PLATFORM is not set
# CONFIG_SCSI_UFS_BSG is not set
CONFIG_SCSI_HPTIOP=m
# CONFIG_SCSI_BUSLOGIC is not set
# CONFIG_SCSI_MYRB is not set
# CONFIG_SCSI_MYRS is not set
CONFIG_VMWARE_PVSCSI=m
# CONFIG_XEN_SCSI_FRONTEND is not set
CONFIG_HYPERV_STORAGE=m
CONFIG_LIBFC=m
CONFIG_LIBFCOE=m
CONFIG_FCOE=m
CONFIG_FCOE_FNIC=m
# CONFIG_SCSI_SNIC is not set
# CONFIG_SCSI_DMX3191D is not set
# CONFIG_SCSI_FDOMAIN_PCI is not set
# CONFIG_SCSI_GDTH is not set
CONFIG_SCSI_ISCI=m
# CONFIG_SCSI_IPS is not set
CONFIG_SCSI_INITIO=m
# CONFIG_SCSI_INIA100 is not set
# CONFIG_SCSI_PPA is not set
# CONFIG_SCSI_IMM is not set
CONFIG_SCSI_STEX=m
# CONFIG_SCSI_SYM53C8XX_2 is not set
# CONFIG_SCSI_IPR is not set
# CONFIG_SCSI_QLOGIC_1280 is not set
CONFIG_SCSI_QLA_FC=m
CONFIG_TCM_QLA2XXX=m
# CONFIG_TCM_QLA2XXX_DEBUG is not set
CONFIG_SCSI_QLA_ISCSI=m
# CONFIG_QEDI is not set
# CONFIG_QEDF is not set
# CONFIG_SCSI_LPFC is not set
# CONFIG_SCSI_DC395x is not set
# CONFIG_SCSI_AM53C974 is not set
# CONFIG_SCSI_WD719X is not set
CONFIG_SCSI_DEBUG=m
CONFIG_SCSI_PMCRAID=m
CONFIG_SCSI_PM8001=m
# CONFIG_SCSI_BFA_FC is not set
CONFIG_SCSI_VIRTIO=m
# CONFIG_SCSI_CHELSIO_FCOE is not set
CONFIG_SCSI_DH=y
CONFIG_SCSI_DH_RDAC=y
CONFIG_SCSI_DH_HP_SW=y
CONFIG_SCSI_DH_EMC=y
CONFIG_SCSI_DH_ALUA=y
# end of SCSI device support

CONFIG_ATA=m
CONFIG_SATA_HOST=y
CONFIG_PATA_TIMINGS=y
CONFIG_ATA_VERBOSE_ERROR=y
CONFIG_ATA_FORCE=y
CONFIG_ATA_ACPI=y
# CONFIG_SATA_ZPODD is not set
CONFIG_SATA_PMP=y

#
# Controllers with non-SFF native interface
#
CONFIG_SATA_AHCI=m
CONFIG_SATA_MOBILE_LPM_POLICY=0
CONFIG_SATA_AHCI_PLATFORM=m
# CONFIG_SATA_INIC162X is not set
CONFIG_SATA_ACARD_AHCI=m
CONFIG_SATA_SIL24=m
CONFIG_ATA_SFF=y

#
# SFF controllers with custom DMA interface
#
CONFIG_PDC_ADMA=m
CONFIG_SATA_QSTOR=m
CONFIG_SATA_SX4=m
CONFIG_ATA_BMDMA=y

#
# SATA SFF controllers with BMDMA
#
CONFIG_ATA_PIIX=m
# CONFIG_SATA_DWC is not set
CONFIG_SATA_MV=m
CONFIG_SATA_NV=m
CONFIG_SATA_PROMISE=m
CONFIG_SATA_SIL=m
CONFIG_SATA_SIS=m
CONFIG_SATA_SVW=m
CONFIG_SATA_ULI=m
CONFIG_SATA_VIA=m
CONFIG_SATA_VITESSE=m

#
# PATA SFF controllers with BMDMA
#
CONFIG_PATA_ALI=m
CONFIG_PATA_AMD=m
CONFIG_PATA_ARTOP=m
CONFIG_PATA_ATIIXP=m
CONFIG_PATA_ATP867X=m
CONFIG_PATA_CMD64X=m
# CONFIG_PATA_CYPRESS is not set
# CONFIG_PATA_EFAR is not set
CONFIG_PATA_HPT366=m
CONFIG_PATA_HPT37X=m
CONFIG_PATA_HPT3X2N=m
CONFIG_PATA_HPT3X3=m
# CONFIG_PATA_HPT3X3_DMA is not set
CONFIG_PATA_IT8213=m
CONFIG_PATA_IT821X=m
CONFIG_PATA_JMICRON=m
CONFIG_PATA_MARVELL=m
CONFIG_PATA_NETCELL=m
CONFIG_PATA_NINJA32=m
# CONFIG_PATA_NS87415 is not set
CONFIG_PATA_OLDPIIX=m
# CONFIG_PATA_OPTIDMA is not set
CONFIG_PATA_PDC2027X=m
CONFIG_PATA_PDC_OLD=m
# CONFIG_PATA_RADISYS is not set
CONFIG_PATA_RDC=m
CONFIG_PATA_SCH=m
CONFIG_PATA_SERVERWORKS=m
CONFIG_PATA_SIL680=m
CONFIG_PATA_SIS=m
CONFIG_PATA_TOSHIBA=m
# CONFIG_PATA_TRIFLEX is not set
CONFIG_PATA_VIA=m
# CONFIG_PATA_WINBOND is not set

#
# PIO-only SFF controllers
#
# CONFIG_PATA_CMD640_PCI is not set
# CONFIG_PATA_MPIIX is not set
# CONFIG_PATA_NS87410 is not set
# CONFIG_PATA_OPTI is not set
# CONFIG_PATA_RZ1000 is not set

#
# Generic fallback / legacy drivers
#
CONFIG_PATA_ACPI=m
CONFIG_ATA_GENERIC=m
# CONFIG_PATA_LEGACY is not set
CONFIG_MD=y
CONFIG_BLK_DEV_MD=y
CONFIG_MD_AUTODETECT=y
CONFIG_MD_LINEAR=m
CONFIG_MD_RAID0=m
CONFIG_MD_RAID1=m
CONFIG_MD_RAID10=m
CONFIG_MD_RAID456=m
CONFIG_MD_MULTIPATH=m
CONFIG_MD_FAULTY=m
# CONFIG_MD_CLUSTER is not set
# CONFIG_BCACHE is not set
CONFIG_BLK_DEV_DM_BUILTIN=y
CONFIG_BLK_DEV_DM=m
CONFIG_DM_DEBUG=y
CONFIG_DM_BUFIO=m
# CONFIG_DM_DEBUG_BLOCK_MANAGER_LOCKING is not set
CONFIG_DM_BIO_PRISON=m
CONFIG_DM_PERSISTENT_DATA=m
# CONFIG_DM_UNSTRIPED is not set
CONFIG_DM_CRYPT=m
CONFIG_DM_SNAPSHOT=m
CONFIG_DM_THIN_PROVISIONING=m
CONFIG_DM_CACHE=m
CONFIG_DM_CACHE_SMQ=m
# CONFIG_DM_WRITECACHE is not set
CONFIG_DM_ERA=m
# CONFIG_DM_CLONE is not set
CONFIG_DM_MIRROR=m
CONFIG_DM_LOG_USERSPACE=m
CONFIG_DM_RAID=m
CONFIG_DM_ZERO=m
CONFIG_DM_MULTIPATH=m
CONFIG_DM_MULTIPATH_QL=m
CONFIG_DM_MULTIPATH_ST=m
CONFIG_DM_DELAY=m
# CONFIG_DM_DUST is not set
CONFIG_DM_UEVENT=y
CONFIG_DM_FLAKEY=m
CONFIG_DM_VERITY=m
# CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG is not set
# CONFIG_DM_VERITY_FEC is not set
CONFIG_DM_SWITCH=m
CONFIG_DM_LOG_WRITES=m
# CONFIG_DM_INTEGRITY is not set
# CONFIG_DM_ZONED is not set
CONFIG_TARGET_CORE=m
CONFIG_TCM_IBLOCK=m
CONFIG_TCM_FILEIO=m
CONFIG_TCM_PSCSI=m
CONFIG_TCM_USER2=m
CONFIG_LOOPBACK_TARGET=m
CONFIG_TCM_FC=m
CONFIG_ISCSI_TARGET=m
CONFIG_ISCSI_TARGET_CXGB4=m
# CONFIG_SBP_TARGET is not set
CONFIG_FUSION=y
CONFIG_FUSION_SPI=m
# CONFIG_FUSION_FC is not set
CONFIG_FUSION_SAS=m
CONFIG_FUSION_MAX_SGE=128
CONFIG_FUSION_CTL=m
CONFIG_FUSION_LOGGING=y

#
# IEEE 1394 (FireWire) support
#
CONFIG_FIREWIRE=m
CONFIG_FIREWIRE_OHCI=m
CONFIG_FIREWIRE_SBP2=m
CONFIG_FIREWIRE_NET=m
# CONFIG_FIREWIRE_NOSY is not set
# end of IEEE 1394 (FireWire) support

CONFIG_MACINTOSH_DRIVERS=y
CONFIG_MAC_EMUMOUSEBTN=y
CONFIG_NETDEVICES=y
CONFIG_MII=y
CONFIG_NET_CORE=y
CONFIG_BONDING=m
CONFIG_DUMMY=m
# CONFIG_WIREGUARD is not set
# CONFIG_EQUALIZER is not set
CONFIG_NET_FC=y
CONFIG_IFB=m
CONFIG_NET_TEAM=m
CONFIG_NET_TEAM_MODE_BROADCAST=m
CONFIG_NET_TEAM_MODE_ROUNDROBIN=m
CONFIG_NET_TEAM_MODE_RANDOM=m
CONFIG_NET_TEAM_MODE_ACTIVEBACKUP=m
CONFIG_NET_TEAM_MODE_LOADBALANCE=m
CONFIG_MACVLAN=m
CONFIG_MACVTAP=m
# CONFIG_IPVLAN is not set
CONFIG_VXLAN=m
CONFIG_GENEVE=m
# CONFIG_BAREUDP is not set
# CONFIG_GTP is not set
CONFIG_MACSEC=m
CONFIG_NETCONSOLE=m
CONFIG_NETCONSOLE_DYNAMIC=y
CONFIG_NETPOLL=y
CONFIG_NET_POLL_CONTROLLER=y
CONFIG_NTB_NETDEV=m
CONFIG_TUN=m
CONFIG_TAP=m
# CONFIG_TUN_VNET_CROSS_LE is not set
CONFIG_VETH=m
CONFIG_VIRTIO_NET=m
CONFIG_NLMON=m
CONFIG_VSOCKMON=m
# CONFIG_ARCNET is not set
# CONFIG_ATM_DRIVERS is not set

#
# Distributed Switch Architecture drivers
#
# end of Distributed Switch Architecture drivers

CONFIG_ETHERNET=y
CONFIG_MDIO=y
# CONFIG_NET_VENDOR_3COM is not set
# CONFIG_NET_VENDOR_ADAPTEC is not set
CONFIG_NET_VENDOR_AGERE=y
# CONFIG_ET131X is not set
CONFIG_NET_VENDOR_ALACRITECH=y
# CONFIG_SLICOSS is not set
# CONFIG_NET_VENDOR_ALTEON is not set
# CONFIG_ALTERA_TSE is not set
CONFIG_NET_VENDOR_AMAZON=y
CONFIG_ENA_ETHERNET=m
CONFIG_NET_VENDOR_AMD=y
CONFIG_AMD8111_ETH=m
CONFIG_PCNET32=m
CONFIG_AMD_XGBE=m
# CONFIG_AMD_XGBE_DCB is not set
CONFIG_AMD_XGBE_HAVE_ECC=y
CONFIG_NET_VENDOR_AQUANTIA=y
CONFIG_AQTION=m
CONFIG_NET_VENDOR_ARC=y
CONFIG_NET_VENDOR_ATHEROS=y
CONFIG_ATL2=m
CONFIG_ATL1=m
CONFIG_ATL1E=m
CONFIG_ATL1C=m
CONFIG_ALX=m
CONFIG_NET_VENDOR_AURORA=y
# CONFIG_AURORA_NB8800 is not set
CONFIG_NET_VENDOR_BROADCOM=y
CONFIG_B44=m
CONFIG_B44_PCI_AUTOSELECT=y
CONFIG_B44_PCICORE_AUTOSELECT=y
CONFIG_B44_PCI=y
# CONFIG_BCMGENET is not set
CONFIG_BNX2=m
CONFIG_CNIC=m
CONFIG_TIGON3=y
CONFIG_TIGON3_HWMON=y
CONFIG_BNX2X=m
CONFIG_BNX2X_SRIOV=y
# CONFIG_SYSTEMPORT is not set
CONFIG_BNXT=m
CONFIG_BNXT_SRIOV=y
CONFIG_BNXT_FLOWER_OFFLOAD=y
CONFIG_BNXT_DCB=y
CONFIG_BNXT_HWMON=y
CONFIG_NET_VENDOR_BROCADE=y
CONFIG_BNA=m
CONFIG_NET_VENDOR_CADENCE=y
CONFIG_MACB=m
CONFIG_MACB_USE_HWSTAMP=y
# CONFIG_MACB_PCI is not set
CONFIG_NET_VENDOR_CAVIUM=y
# CONFIG_THUNDER_NIC_PF is not set
# CONFIG_THUNDER_NIC_VF is not set
# CONFIG_THUNDER_NIC_BGX is not set
# CONFIG_THUNDER_NIC_RGX is not set
CONFIG_CAVIUM_PTP=y
CONFIG_LIQUIDIO=m
CONFIG_LIQUIDIO_VF=m
CONFIG_NET_VENDOR_CHELSIO=y
# CONFIG_CHELSIO_T1 is not set
CONFIG_CHELSIO_T3=m
CONFIG_CHELSIO_T4=m
# CONFIG_CHELSIO_T4_DCB is not set
CONFIG_CHELSIO_T4VF=m
CONFIG_CHELSIO_LIB=m
CONFIG_NET_VENDOR_CISCO=y
CONFIG_ENIC=m
CONFIG_NET_VENDOR_CORTINA=y
# CONFIG_CX_ECAT is not set
CONFIG_DNET=m
CONFIG_NET_VENDOR_DEC=y
CONFIG_NET_TULIP=y
CONFIG_DE2104X=m
CONFIG_DE2104X_DSL=0
CONFIG_TULIP=y
# CONFIG_TULIP_MWI is not set
CONFIG_TULIP_MMIO=y
# CONFIG_TULIP_NAPI is not set
CONFIG_DE4X5=m
CONFIG_WINBOND_840=m
CONFIG_DM9102=m
CONFIG_ULI526X=m
CONFIG_PCMCIA_XIRCOM=m
# CONFIG_NET_VENDOR_DLINK is not set
CONFIG_NET_VENDOR_EMULEX=y
CONFIG_BE2NET=m
CONFIG_BE2NET_HWMON=y
CONFIG_BE2NET_BE2=y
CONFIG_BE2NET_BE3=y
CONFIG_BE2NET_LANCER=y
CONFIG_BE2NET_SKYHAWK=y
CONFIG_NET_VENDOR_EZCHIP=y
CONFIG_NET_VENDOR_GOOGLE=y
# CONFIG_GVE is not set
CONFIG_NET_VENDOR_HUAWEI=y
# CONFIG_HINIC is not set
# CONFIG_NET_VENDOR_I825XX is not set
CONFIG_NET_VENDOR_INTEL=y
# CONFIG_E100 is not set
CONFIG_E1000=y
CONFIG_E1000E=y
CONFIG_E1000E_HWTS=y
CONFIG_IGB=y
CONFIG_IGB_HWMON=y
CONFIG_IGBVF=m
# CONFIG_IXGB is not set
CONFIG_IXGBE=y
CONFIG_IXGBE_HWMON=y
CONFIG_IXGBE_DCB=y
CONFIG_IXGBEVF=m
CONFIG_I40E=y
CONFIG_I40E_DCB=y
CONFIG_IAVF=m
CONFIG_I40EVF=m
# CONFIG_ICE is not set
CONFIG_FM10K=m
# CONFIG_IGC is not set
CONFIG_JME=m
CONFIG_NET_VENDOR_MARVELL=y
CONFIG_MVMDIO=m
CONFIG_SKGE=y
# CONFIG_SKGE_DEBUG is not set
CONFIG_SKGE_GENESIS=y
CONFIG_SKY2=m
# CONFIG_SKY2_DEBUG is not set
CONFIG_NET_VENDOR_MELLANOX=y
CONFIG_MLX4_EN=m
CONFIG_MLX4_EN_DCB=y
CONFIG_MLX4_CORE=m
CONFIG_MLX4_DEBUG=y
CONFIG_MLX4_CORE_GEN2=y
# CONFIG_MLX5_CORE is not set
# CONFIG_MLXSW_CORE is not set
# CONFIG_MLXFW is not set
# CONFIG_NET_VENDOR_MICREL is not set
# CONFIG_NET_VENDOR_MICROCHIP is not set
CONFIG_NET_VENDOR_MICROSEMI=y
# CONFIG_MSCC_OCELOT_SWITCH is not set
CONFIG_NET_VENDOR_MYRI=y
CONFIG_MYRI10GE=m
CONFIG_MYRI10GE_DCA=y
# CONFIG_FEALNX is not set
# CONFIG_NET_VENDOR_NATSEMI is not set
CONFIG_NET_VENDOR_NETERION=y
# CONFIG_S2IO is not set
# CONFIG_VXGE is not set
CONFIG_NET_VENDOR_NETRONOME=y
CONFIG_NFP=m
CONFIG_NFP_APP_FLOWER=y
CONFIG_NFP_APP_ABM_NIC=y
# CONFIG_NFP_DEBUG is not set
CONFIG_NET_VENDOR_NI=y
# CONFIG_NI_XGE_MANAGEMENT_ENET is not set
# CONFIG_NET_VENDOR_NVIDIA is not set
CONFIG_NET_VENDOR_OKI=y
CONFIG_ETHOC=m
CONFIG_NET_VENDOR_PACKET_ENGINES=y
# CONFIG_HAMACHI is not set
CONFIG_YELLOWFIN=m
CONFIG_NET_VENDOR_PENSANDO=y
# CONFIG_IONIC is not set
CONFIG_NET_VENDOR_QLOGIC=y
CONFIG_QLA3XXX=m
CONFIG_QLCNIC=m
CONFIG_QLCNIC_SRIOV=y
CONFIG_QLCNIC_DCB=y
CONFIG_QLCNIC_HWMON=y
CONFIG_NETXEN_NIC=m
CONFIG_QED=m
CONFIG_QED_SRIOV=y
CONFIG_QEDE=m
CONFIG_NET_VENDOR_QUALCOMM=y
# CONFIG_QCOM_EMAC is not set
# CONFIG_RMNET is not set
# CONFIG_NET_VENDOR_RDC is not set
CONFIG_NET_VENDOR_REALTEK=y
# CONFIG_ATP is not set
CONFIG_8139CP=y
CONFIG_8139TOO=y
# CONFIG_8139TOO_PIO is not set
# CONFIG_8139TOO_TUNE_TWISTER is not set
CONFIG_8139TOO_8129=y
# CONFIG_8139_OLD_RX_RESET is not set
CONFIG_R8169=y
CONFIG_NET_VENDOR_RENESAS=y
CONFIG_NET_VENDOR_ROCKER=y
CONFIG_ROCKER=m
CONFIG_NET_VENDOR_SAMSUNG=y
# CONFIG_SXGBE_ETH is not set
# CONFIG_NET_VENDOR_SEEQ is not set
CONFIG_NET_VENDOR_SOLARFLARE=y
CONFIG_SFC=m
CONFIG_SFC_MTD=y
CONFIG_SFC_MCDI_MON=y
CONFIG_SFC_SRIOV=y
CONFIG_SFC_MCDI_LOGGING=y
CONFIG_SFC_FALCON=m
CONFIG_SFC_FALCON_MTD=y
# CONFIG_NET_VENDOR_SILAN is not set
# CONFIG_NET_VENDOR_SIS is not set
CONFIG_NET_VENDOR_SMSC=y
CONFIG_EPIC100=m
# CONFIG_SMSC911X is not set
CONFIG_SMSC9420=m
CONFIG_NET_VENDOR_SOCIONEXT=y
# CONFIG_NET_VENDOR_STMICRO is not set
# CONFIG_NET_VENDOR_SUN is not set
CONFIG_NET_VENDOR_SYNOPSYS=y
# CONFIG_DWC_XLGMAC is not set
# CONFIG_NET_VENDOR_TEHUTI is not set
CONFIG_NET_VENDOR_TI=y
# CONFIG_TI_CPSW_PHY_SEL is not set
CONFIG_TLAN=m
# CONFIG_NET_VENDOR_VIA is not set
# CONFIG_NET_VENDOR_WIZNET is not set
CONFIG_NET_VENDOR_XILINX=y
# CONFIG_XILINX_AXI_EMAC is not set
# CONFIG_XILINX_LL_TEMAC is not set
# CONFIG_FDDI is not set
# CONFIG_HIPPI is not set
# CONFIG_NET_SB1000 is not set
CONFIG_MDIO_DEVICE=y
CONFIG_MDIO_BUS=y
# CONFIG_MDIO_BCM_UNIMAC is not set
CONFIG_MDIO_BITBANG=m
# CONFIG_MDIO_GPIO is not set
# CONFIG_MDIO_MSCC_MIIM is not set
# CONFIG_MDIO_MVUSB is not set
# CONFIG_MDIO_THUNDER is not set
# CONFIG_MDIO_XPCS is not set
CONFIG_PHYLINK=m
CONFIG_PHYLIB=y
CONFIG_SWPHY=y
# CONFIG_LED_TRIGGER_PHY is not set

#
# MII PHY device drivers
#
# CONFIG_SFP is not set
# CONFIG_ADIN_PHY is not set
CONFIG_AMD_PHY=m
# CONFIG_AQUANTIA_PHY is not set
# CONFIG_AX88796B_PHY is not set
# CONFIG_BCM7XXX_PHY is not set
CONFIG_BCM87XX_PHY=m
CONFIG_BCM_NET_PHYLIB=m
CONFIG_BROADCOM_PHY=m
# CONFIG_BCM84881_PHY is not set
CONFIG_CICADA_PHY=m
# CONFIG_CORTINA_PHY is not set
CONFIG_DAVICOM_PHY=m
# CONFIG_DP83822_PHY is not set
# CONFIG_DP83TC811_PHY is not set
# CONFIG_DP83848_PHY is not set
# CONFIG_DP83867_PHY is not set
# CONFIG_DP83869_PHY is not set
CONFIG_FIXED_PHY=y
CONFIG_ICPLUS_PHY=m
# CONFIG_INTEL_XWAY_PHY is not set
CONFIG_LSI_ET1011C_PHY=m
CONFIG_LXT_PHY=m
CONFIG_MARVELL_PHY=m
# CONFIG_MARVELL_10G_PHY is not set
CONFIG_MICREL_PHY=m
# CONFIG_MICROCHIP_PHY is not set
# CONFIG_MICROCHIP_T1_PHY is not set
# CONFIG_MICROSEMI_PHY is not set
CONFIG_NATIONAL_PHY=m
# CONFIG_NXP_TJA11XX_PHY is not set
CONFIG_QSEMI_PHY=m
CONFIG_REALTEK_PHY=y
# CONFIG_RENESAS_PHY is not set
# CONFIG_ROCKCHIP_PHY is not set
CONFIG_SMSC_PHY=m
CONFIG_STE10XP=m
# CONFIG_TERANETICS_PHY is not set
CONFIG_VITESSE_PHY=m
# CONFIG_XILINX_GMII2RGMII is not set
# CONFIG_MICREL_KS8995MA is not set
# CONFIG_PLIP is not set
CONFIG_PPP=m
CONFIG_PPP_BSDCOMP=m
CONFIG_PPP_DEFLATE=m
CONFIG_PPP_FILTER=y
CONFIG_PPP_MPPE=m
CONFIG_PPP_MULTILINK=y
CONFIG_PPPOATM=m
CONFIG_PPPOE=m
CONFIG_PPTP=m
CONFIG_PPPOL2TP=m
CONFIG_PPP_ASYNC=m
CONFIG_PPP_SYNC_TTY=m
CONFIG_SLIP=m
CONFIG_SLHC=m
CONFIG_SLIP_COMPRESSED=y
CONFIG_SLIP_SMART=y
# CONFIG_SLIP_MODE_SLIP6 is not set
CONFIG_USB_NET_DRIVERS=y
CONFIG_USB_CATC=y
CONFIG_USB_KAWETH=y
CONFIG_USB_PEGASUS=y
CONFIG_USB_RTL8150=y
CONFIG_USB_RTL8152=m
# CONFIG_USB_LAN78XX is not set
CONFIG_USB_USBNET=y
CONFIG_USB_NET_AX8817X=y
CONFIG_USB_NET_AX88179_178A=m
CONFIG_USB_NET_CDCETHER=y
CONFIG_USB_NET_CDC_EEM=y
CONFIG_USB_NET_CDC_NCM=m
CONFIG_USB_NET_HUAWEI_CDC_NCM=m
CONFIG_USB_NET_CDC_MBIM=m
CONFIG_USB_NET_DM9601=y
# CONFIG_USB_NET_SR9700 is not set
# CONFIG_USB_NET_SR9800 is not set
CONFIG_USB_NET_SMSC75XX=y
CONFIG_USB_NET_SMSC95XX=y
CONFIG_USB_NET_GL620A=y
CONFIG_USB_NET_NET1080=y
CONFIG_USB_NET_PLUSB=y
CONFIG_USB_NET_MCS7830=y
CONFIG_USB_NET_RNDIS_HOST=y
CONFIG_USB_NET_CDC_SUBSET_ENABLE=y
CONFIG_USB_NET_CDC_SUBSET=y
CONFIG_USB_ALI_M5632=y
CONFIG_USB_AN2720=y
CONFIG_USB_BELKIN=y
CONFIG_USB_ARMLINUX=y
CONFIG_USB_EPSON2888=y
CONFIG_USB_KC2190=y
CONFIG_USB_NET_ZAURUS=y
CONFIG_USB_NET_CX82310_ETH=m
CONFIG_USB_NET_KALMIA=m
CONFIG_USB_NET_QMI_WWAN=m
CONFIG_USB_HSO=m
CONFIG_USB_NET_INT51X1=y
CONFIG_USB_IPHETH=y
CONFIG_USB_SIERRA_NET=y
CONFIG_USB_VL600=m
# CONFIG_USB_NET_CH9200 is not set
# CONFIG_USB_NET_AQC111 is not set
CONFIG_WLAN=y
CONFIG_WLAN_VENDOR_ADMTEK=y
# CONFIG_ADM8211 is not set
CONFIG_ATH_COMMON=m
CONFIG_WLAN_VENDOR_ATH=y
# CONFIG_ATH_DEBUG is not set
# CONFIG_ATH5K is not set
# CONFIG_ATH5K_PCI is not set
CONFIG_ATH9K_HW=m
CONFIG_ATH9K_COMMON=m
CONFIG_ATH9K_BTCOEX_SUPPORT=y
# CONFIG_ATH9K is not set
CONFIG_ATH9K_HTC=m
# CONFIG_ATH9K_HTC_DEBUGFS is not set
# CONFIG_CARL9170 is not set
# CONFIG_ATH6KL is not set
# CONFIG_AR5523 is not set
# CONFIG_WIL6210 is not set
# CONFIG_ATH10K is not set
# CONFIG_WCN36XX is not set
CONFIG_WLAN_VENDOR_ATMEL=y
# CONFIG_ATMEL is not set
# CONFIG_AT76C50X_USB is not set
CONFIG_WLAN_VENDOR_BROADCOM=y
# CONFIG_B43 is not set
# CONFIG_B43LEGACY is not set
# CONFIG_BRCMSMAC is not set
# CONFIG_BRCMFMAC is not set
CONFIG_WLAN_VENDOR_CISCO=y
# CONFIG_AIRO is not set
CONFIG_WLAN_VENDOR_INTEL=y
# CONFIG_IPW2100 is not set
# CONFIG_IPW2200 is not set
CONFIG_IWLEGACY=m
CONFIG_IWL4965=m
CONFIG_IWL3945=m

#
# iwl3945 / iwl4965 Debugging Options
#
CONFIG_IWLEGACY_DEBUG=y
CONFIG_IWLEGACY_DEBUGFS=y
# end of iwl3945 / iwl4965 Debugging Options

CONFIG_IWLWIFI=m
CONFIG_IWLWIFI_LEDS=y
CONFIG_IWLDVM=m
CONFIG_IWLMVM=m
CONFIG_IWLWIFI_OPMODE_MODULAR=y
# CONFIG_IWLWIFI_BCAST_FILTERING is not set

#
# Debugging Options
#
# CONFIG_IWLWIFI_DEBUG is not set
CONFIG_IWLWIFI_DEBUGFS=y
# CONFIG_IWLWIFI_DEVICE_TRACING is not set
# end of Debugging Options

CONFIG_WLAN_VENDOR_INTERSIL=y
# CONFIG_HOSTAP is not set
# CONFIG_HERMES is not set
# CONFIG_P54_COMMON is not set
# CONFIG_PRISM54 is not set
CONFIG_WLAN_VENDOR_MARVELL=y
# CONFIG_LIBERTAS is not set
# CONFIG_LIBERTAS_THINFIRM is not set
# CONFIG_MWIFIEX is not set
# CONFIG_MWL8K is not set
CONFIG_WLAN_VENDOR_MEDIATEK=y
# CONFIG_MT7601U is not set
# CONFIG_MT76x0U is not set
# CONFIG_MT76x0E is not set
# CONFIG_MT76x2E is not set
# CONFIG_MT76x2U is not set
# CONFIG_MT7603E is not set
# CONFIG_MT7615E is not set
CONFIG_WLAN_VENDOR_RALINK=y
# CONFIG_RT2X00 is not set
CONFIG_WLAN_VENDOR_REALTEK=y
# CONFIG_RTL8180 is not set
# CONFIG_RTL8187 is not set
# CONFIG_RTL_CARDS is not set
# CONFIG_RTL8XXXU is not set
# CONFIG_RTW88 is not set
CONFIG_WLAN_VENDOR_RSI=y
# CONFIG_RSI_91X is not set
CONFIG_WLAN_VENDOR_ST=y
# CONFIG_CW1200 is not set
CONFIG_WLAN_VENDOR_TI=y
# CONFIG_WL1251 is not set
# CONFIG_WL12XX is not set
# CONFIG_WL18XX is not set
# CONFIG_WLCORE is not set
CONFIG_WLAN_VENDOR_ZYDAS=y
# CONFIG_USB_ZD1201 is not set
# CONFIG_ZD1211RW is not set
CONFIG_WLAN_VENDOR_QUANTENNA=y
# CONFIG_QTNFMAC_PCIE is not set
CONFIG_MAC80211_HWSIM=m
# CONFIG_USB_NET_RNDIS_WLAN is not set
# CONFIG_VIRT_WIFI is not set

#
# Enable WiMAX (Networking options) to see the WiMAX drivers
#
CONFIG_WAN=y
# CONFIG_LANMEDIA is not set
CONFIG_HDLC=m
CONFIG_HDLC_RAW=m
# CONFIG_HDLC_RAW_ETH is not set
CONFIG_HDLC_CISCO=m
CONFIG_HDLC_FR=m
CONFIG_HDLC_PPP=m

#
# X.25/LAPB support is disabled
#
# CONFIG_PCI200SYN is not set
# CONFIG_WANXL is not set
# CONFIG_PC300TOO is not set
# CONFIG_FARSYNC is not set
CONFIG_DLCI=m
CONFIG_DLCI_MAX=8
# CONFIG_SBNI is not set
CONFIG_IEEE802154_DRIVERS=m
CONFIG_IEEE802154_FAKELB=m
# CONFIG_IEEE802154_AT86RF230 is not set
# CONFIG_IEEE802154_MRF24J40 is not set
# CONFIG_IEEE802154_CC2520 is not set
# CONFIG_IEEE802154_ATUSB is not set
# CONFIG_IEEE802154_ADF7242 is not set
# CONFIG_IEEE802154_CA8210 is not set
# CONFIG_IEEE802154_MCR20A is not set
# CONFIG_IEEE802154_HWSIM is not set
CONFIG_XEN_NETDEV_FRONTEND=m
CONFIG_VMXNET3=m
CONFIG_FUJITSU_ES=m
CONFIG_HYPERV_NET=m
CONFIG_NETDEVSIM=m
CONFIG_NET_FAILOVER=m
CONFIG_ISDN=y
CONFIG_ISDN_CAPI=y
CONFIG_CAPI_TRACE=y
CONFIG_ISDN_CAPI_MIDDLEWARE=y
CONFIG_MISDN=m
CONFIG_MISDN_DSP=m
CONFIG_MISDN_L1OIP=m

#
# mISDN hardware drivers
#
CONFIG_MISDN_HFCPCI=m
CONFIG_MISDN_HFCMULTI=m
CONFIG_MISDN_HFCUSB=m
CONFIG_MISDN_AVMFRITZ=m
CONFIG_MISDN_SPEEDFAX=m
CONFIG_MISDN_INFINEON=m
CONFIG_MISDN_W6692=m
CONFIG_MISDN_NETJET=m
CONFIG_MISDN_HDLC=m
CONFIG_MISDN_IPAC=m
CONFIG_MISDN_ISAR=m
CONFIG_NVM=y
# CONFIG_NVM_PBLK is not set

#
# Input device support
#
CONFIG_INPUT=y
CONFIG_INPUT_LEDS=y
CONFIG_INPUT_FF_MEMLESS=y
CONFIG_INPUT_POLLDEV=m
CONFIG_INPUT_SPARSEKMAP=m
# CONFIG_INPUT_MATRIXKMAP is not set

#
# Userland interfaces
#
CONFIG_INPUT_MOUSEDEV=y
# CONFIG_INPUT_MOUSEDEV_PSAUX is not set
CONFIG_INPUT_MOUSEDEV_SCREEN_X=1024
CONFIG_INPUT_MOUSEDEV_SCREEN_Y=768
CONFIG_INPUT_JOYDEV=m
CONFIG_INPUT_EVDEV=y
# CONFIG_INPUT_EVBUG is not set

#
# Input Device Drivers
#
CONFIG_INPUT_KEYBOARD=y
# CONFIG_KEYBOARD_ADC is not set
# CONFIG_KEYBOARD_ADP5588 is not set
# CONFIG_KEYBOARD_ADP5589 is not set
# CONFIG_KEYBOARD_APPLESPI is not set
CONFIG_KEYBOARD_ATKBD=y
# CONFIG_KEYBOARD_QT1050 is not set
# CONFIG_KEYBOARD_QT1070 is not set
# CONFIG_KEYBOARD_QT2160 is not set
# CONFIG_KEYBOARD_DLINK_DIR685 is not set
# CONFIG_KEYBOARD_LKKBD is not set
# CONFIG_KEYBOARD_GPIO is not set
# CONFIG_KEYBOARD_GPIO_POLLED is not set
# CONFIG_KEYBOARD_TCA6416 is not set
# CONFIG_KEYBOARD_TCA8418 is not set
# CONFIG_KEYBOARD_MATRIX is not set
# CONFIG_KEYBOARD_LM8323 is not set
# CONFIG_KEYBOARD_LM8333 is not set
# CONFIG_KEYBOARD_MAX7359 is not set
# CONFIG_KEYBOARD_MCS is not set
# CONFIG_KEYBOARD_MPR121 is not set
# CONFIG_KEYBOARD_NEWTON is not set
# CONFIG_KEYBOARD_OPENCORES is not set
# CONFIG_KEYBOARD_SAMSUNG is not set
# CONFIG_KEYBOARD_STOWAWAY is not set
# CONFIG_KEYBOARD_SUNKBD is not set
# CONFIG_KEYBOARD_TM2_TOUCHKEY is not set
# CONFIG_KEYBOARD_XTKBD is not set
CONFIG_INPUT_MOUSE=y
CONFIG_MOUSE_PS2=y
CONFIG_MOUSE_PS2_ALPS=y
CONFIG_MOUSE_PS2_BYD=y
CONFIG_MOUSE_PS2_LOGIPS2PP=y
CONFIG_MOUSE_PS2_SYNAPTICS=y
CONFIG_MOUSE_PS2_SYNAPTICS_SMBUS=y
CONFIG_MOUSE_PS2_CYPRESS=y
CONFIG_MOUSE_PS2_LIFEBOOK=y
CONFIG_MOUSE_PS2_TRACKPOINT=y
CONFIG_MOUSE_PS2_ELANTECH=y
CONFIG_MOUSE_PS2_ELANTECH_SMBUS=y
CONFIG_MOUSE_PS2_SENTELIC=y
# CONFIG_MOUSE_PS2_TOUCHKIT is not set
CONFIG_MOUSE_PS2_FOCALTECH=y
CONFIG_MOUSE_PS2_VMMOUSE=y
CONFIG_MOUSE_PS2_SMBUS=y
CONFIG_MOUSE_SERIAL=m
CONFIG_MOUSE_APPLETOUCH=m
CONFIG_MOUSE_BCM5974=m
CONFIG_MOUSE_CYAPA=m
# CONFIG_MOUSE_ELAN_I2C is not set
CONFIG_MOUSE_VSXXXAA=m
# CONFIG_MOUSE_GPIO is not set
CONFIG_MOUSE_SYNAPTICS_I2C=m
CONFIG_MOUSE_SYNAPTICS_USB=m
# CONFIG_INPUT_JOYSTICK is not set
CONFIG_INPUT_TABLET=y
CONFIG_TABLET_USB_ACECAD=m
CONFIG_TABLET_USB_AIPTEK=m
CONFIG_TABLET_USB_GTCO=m
# CONFIG_TABLET_USB_HANWANG is not set
CONFIG_TABLET_USB_KBTAB=m
# CONFIG_TABLET_USB_PEGASUS is not set
# CONFIG_TABLET_SERIAL_WACOM4 is not set
CONFIG_INPUT_TOUCHSCREEN=y
CONFIG_TOUCHSCREEN_PROPERTIES=y
# CONFIG_TOUCHSCREEN_ADS7846 is not set
# CONFIG_TOUCHSCREEN_AD7877 is not set
# CONFIG_TOUCHSCREEN_AD7879 is not set
# CONFIG_TOUCHSCREEN_ADC is not set
# CONFIG_TOUCHSCREEN_ATMEL_MXT is not set
# CONFIG_TOUCHSCREEN_AUO_PIXCIR is not set
# CONFIG_TOUCHSCREEN_BU21013 is not set
# CONFIG_TOUCHSCREEN_BU21029 is not set
# CONFIG_TOUCHSCREEN_CHIPONE_ICN8505 is not set
# CONFIG_TOUCHSCREEN_CY8CTMG110 is not set
# CONFIG_TOUCHSCREEN_CYTTSP_CORE is not set
# CONFIG_TOUCHSCREEN_CYTTSP4_CORE is not set
# CONFIG_TOUCHSCREEN_DYNAPRO is not set
# CONFIG_TOUCHSCREEN_HAMPSHIRE is not set
# CONFIG_TOUCHSCREEN_EETI is not set
# CONFIG_TOUCHSCREEN_EGALAX_SERIAL is not set
# CONFIG_TOUCHSCREEN_EXC3000 is not set
# CONFIG_TOUCHSCREEN_FUJITSU is not set
# CONFIG_TOUCHSCREEN_GOODIX is not set
# CONFIG_TOUCHSCREEN_HIDEEP is not set
# CONFIG_TOUCHSCREEN_ILI210X is not set
# CONFIG_TOUCHSCREEN_S6SY761 is not set
# CONFIG_TOUCHSCREEN_GUNZE is not set
# CONFIG_TOUCHSCREEN_EKTF2127 is not set
# CONFIG_TOUCHSCREEN_ELAN is not set
CONFIG_TOUCHSCREEN_ELO=m
CONFIG_TOUCHSCREEN_WACOM_W8001=m
CONFIG_TOUCHSCREEN_WACOM_I2C=m
# CONFIG_TOUCHSCREEN_MAX11801 is not set
# CONFIG_TOUCHSCREEN_MCS5000 is not set
# CONFIG_TOUCHSCREEN_MMS114 is not set
# CONFIG_TOUCHSCREEN_MELFAS_MIP4 is not set
# CONFIG_TOUCHSCREEN_MTOUCH is not set
# CONFIG_TOUCHSCREEN_INEXIO is not set
# CONFIG_TOUCHSCREEN_MK712 is not set
# CONFIG_TOUCHSCREEN_PENMOUNT is not set
# CONFIG_TOUCHSCREEN_EDT_FT5X06 is not set
# CONFIG_TOUCHSCREEN_TOUCHRIGHT is not set
# CONFIG_TOUCHSCREEN_TOUCHWIN is not set
# CONFIG_TOUCHSCREEN_PIXCIR is not set
# CONFIG_TOUCHSCREEN_WDT87XX_I2C is not set
# CONFIG_TOUCHSCREEN_WM97XX is not set
# CONFIG_TOUCHSCREEN_USB_COMPOSITE is not set
# CONFIG_TOUCHSCREEN_TOUCHIT213 is not set
# CONFIG_TOUCHSCREEN_TSC_SERIO is not set
# CONFIG_TOUCHSCREEN_TSC2004 is not set
# CONFIG_TOUCHSCREEN_TSC2005 is not set
# CONFIG_TOUCHSCREEN_TSC2007 is not set
# CONFIG_TOUCHSCREEN_RM_TS is not set
# CONFIG_TOUCHSCREEN_SILEAD is not set
# CONFIG_TOUCHSCREEN_SIS_I2C is not set
# CONFIG_TOUCHSCREEN_ST1232 is not set
# CONFIG_TOUCHSCREEN_STMFTS is not set
# CONFIG_TOUCHSCREEN_SUR40 is not set
# CONFIG_TOUCHSCREEN_SURFACE3_SPI is not set
# CONFIG_TOUCHSCREEN_SX8654 is not set
# CONFIG_TOUCHSCREEN_TPS6507X is not set
# CONFIG_TOUCHSCREEN_ZET6223 is not set
# CONFIG_TOUCHSCREEN_ZFORCE is not set
# CONFIG_TOUCHSCREEN_ROHM_BU21023 is not set
# CONFIG_TOUCHSCREEN_IQS5XX is not set
CONFIG_INPUT_MISC=y
# CONFIG_INPUT_AD714X is not set
# CONFIG_INPUT_BMA150 is not set
# CONFIG_INPUT_E3X0_BUTTON is not set
# CONFIG_INPUT_MSM_VIBRATOR is not set
CONFIG_INPUT_PCSPKR=m
# CONFIG_INPUT_MMA8450 is not set
CONFIG_INPUT_APANEL=m
CONFIG_INPUT_GP2A=m
# CONFIG_INPUT_GPIO_BEEPER is not set
# CONFIG_INPUT_GPIO_DECODER is not set
# CONFIG_INPUT_GPIO_VIBRA is not set
CONFIG_INPUT_ATLAS_BTNS=m
CONFIG_INPUT_ATI_REMOTE2=m
CONFIG_INPUT_KEYSPAN_REMOTE=m
# CONFIG_INPUT_KXTJ9 is not set
CONFIG_INPUT_POWERMATE=m
CONFIG_INPUT_YEALINK=m
CONFIG_INPUT_CM109=m
CONFIG_INPUT_UINPUT=m
# CONFIG_INPUT_PCF8574 is not set
# CONFIG_INPUT_PWM_BEEPER is not set
# CONFIG_INPUT_PWM_VIBRA is not set
CONFIG_INPUT_GPIO_ROTARY_ENCODER=m
# CONFIG_INPUT_ADXL34X is not set
# CONFIG_INPUT_IMS_PCU is not set
# CONFIG_INPUT_CMA3000 is not set
CONFIG_INPUT_XEN_KBDDEV_FRONTEND=m
# CONFIG_INPUT_IDEAPAD_SLIDEBAR is not set
# CONFIG_INPUT_DRV260X_HAPTICS is not set
# CONFIG_INPUT_DRV2665_HAPTICS is not set
# CONFIG_INPUT_DRV2667_HAPTICS is not set
CONFIG_RMI4_CORE=m
# CONFIG_RMI4_I2C is not set
# CONFIG_RMI4_SPI is not set
CONFIG_RMI4_SMB=m
CONFIG_RMI4_F03=y
CONFIG_RMI4_F03_SERIO=m
CONFIG_RMI4_2D_SENSOR=y
CONFIG_RMI4_F11=y
CONFIG_RMI4_F12=y
CONFIG_RMI4_F30=y
# CONFIG_RMI4_F34 is not set
# CONFIG_RMI4_F54 is not set
# CONFIG_RMI4_F55 is not set

#
# Hardware I/O ports
#
CONFIG_SERIO=y
CONFIG_ARCH_MIGHT_HAVE_PC_SERIO=y
CONFIG_SERIO_I8042=y
CONFIG_SERIO_SERPORT=y
# CONFIG_SERIO_CT82C710 is not set
# CONFIG_SERIO_PARKBD is not set
# CONFIG_SERIO_PCIPS2 is not set
CONFIG_SERIO_LIBPS2=y
CONFIG_SERIO_RAW=m
CONFIG_SERIO_ALTERA_PS2=m
# CONFIG_SERIO_PS2MULT is not set
CONFIG_SERIO_ARC_PS2=m
CONFIG_HYPERV_KEYBOARD=m
# CONFIG_SERIO_GPIO_PS2 is not set
# CONFIG_USERIO is not set
# CONFIG_GAMEPORT is not set
# end of Hardware I/O ports
# end of Input device support

#
# Character devices
#
CONFIG_TTY=y
CONFIG_VT=y
CONFIG_CONSOLE_TRANSLATIONS=y
CONFIG_VT_CONSOLE=y
CONFIG_VT_CONSOLE_SLEEP=y
CONFIG_HW_CONSOLE=y
CONFIG_VT_HW_CONSOLE_BINDING=y
CONFIG_UNIX98_PTYS=y
# CONFIG_LEGACY_PTYS is not set
CONFIG_LDISC_AUTOLOAD=y

#
# Serial drivers
#
CONFIG_SERIAL_EARLYCON=y
CONFIG_SERIAL_8250=y
# CONFIG_SERIAL_8250_DEPRECATED_OPTIONS is not set
CONFIG_SERIAL_8250_PNP=y
# CONFIG_SERIAL_8250_16550A_VARIANTS is not set
# CONFIG_SERIAL_8250_FINTEK is not set
CONFIG_SERIAL_8250_CONSOLE=y
CONFIG_SERIAL_8250_DMA=y
CONFIG_SERIAL_8250_PCI=y
CONFIG_SERIAL_8250_EXAR=y
CONFIG_SERIAL_8250_NR_UARTS=32
CONFIG_SERIAL_8250_RUNTIME_UARTS=4
CONFIG_SERIAL_8250_EXTENDED=y
CONFIG_SERIAL_8250_MANY_PORTS=y
CONFIG_SERIAL_8250_SHARE_IRQ=y
# CONFIG_SERIAL_8250_DETECT_IRQ is not set
CONFIG_SERIAL_8250_RSA=y
CONFIG_SERIAL_8250_DWLIB=y
CONFIG_SERIAL_8250_DW=y
# CONFIG_SERIAL_8250_RT288X is not set
CONFIG_SERIAL_8250_LPSS=y
CONFIG_SERIAL_8250_MID=y

#
# Non-8250 serial port support
#
# CONFIG_SERIAL_MAX3100 is not set
# CONFIG_SERIAL_MAX310X is not set
# CONFIG_SERIAL_UARTLITE is not set
CONFIG_SERIAL_CORE=y
CONFIG_SERIAL_CORE_CONSOLE=y
CONFIG_SERIAL_JSM=m
# CONFIG_SERIAL_SCCNXP is not set
# CONFIG_SERIAL_SC16IS7XX is not set
# CONFIG_SERIAL_ALTERA_JTAGUART is not set
# CONFIG_SERIAL_ALTERA_UART is not set
# CONFIG_SERIAL_IFX6X60 is not set
CONFIG_SERIAL_ARC=m
CONFIG_SERIAL_ARC_NR_PORTS=1
# CONFIG_SERIAL_RP2 is not set
# CONFIG_SERIAL_FSL_LPUART is not set
# CONFIG_SERIAL_FSL_LINFLEXUART is not set
# CONFIG_SERIAL_SPRD is not set
# end of Serial drivers

CONFIG_SERIAL_MCTRL_GPIO=y
CONFIG_SERIAL_NONSTANDARD=y
# CONFIG_ROCKETPORT is not set
CONFIG_CYCLADES=m
# CONFIG_CYZ_INTR is not set
# CONFIG_MOXA_INTELLIO is not set
# CONFIG_MOXA_SMARTIO is not set
CONFIG_SYNCLINK=m
CONFIG_SYNCLINKMP=m
CONFIG_SYNCLINK_GT=m
# CONFIG_ISI is not set
CONFIG_N_HDLC=m
CONFIG_N_GSM=m
CONFIG_NOZOMI=m
# CONFIG_NULL_TTY is not set
# CONFIG_TRACE_SINK is not set
CONFIG_HVC_DRIVER=y
CONFIG_HVC_IRQ=y
CONFIG_HVC_XEN=y
CONFIG_HVC_XEN_FRONTEND=y
# CONFIG_SERIAL_DEV_BUS is not set
CONFIG_PRINTER=m
# CONFIG_LP_CONSOLE is not set
CONFIG_PPDEV=m
CONFIG_VIRTIO_CONSOLE=y
CONFIG_IPMI_HANDLER=m
CONFIG_IPMI_DMI_DECODE=y
CONFIG_IPMI_PLAT_DATA=y
# CONFIG_IPMI_PANIC_EVENT is not set
CONFIG_IPMI_DEVICE_INTERFACE=m
CONFIG_IPMI_SI=m
CONFIG_IPMI_SSIF=m
CONFIG_IPMI_WATCHDOG=m
CONFIG_IPMI_POWEROFF=m
CONFIG_HW_RANDOM=y
CONFIG_HW_RANDOM_TIMERIOMEM=m
CONFIG_HW_RANDOM_INTEL=m
CONFIG_HW_RANDOM_AMD=m
CONFIG_HW_RANDOM_VIA=m
CONFIG_HW_RANDOM_VIRTIO=y
# CONFIG_APPLICOM is not set
# CONFIG_MWAVE is not set
CONFIG_DEVMEM=y
# CONFIG_DEVKMEM is not set
CONFIG_NVRAM=y
CONFIG_RAW_DRIVER=y
CONFIG_MAX_RAW_DEVS=8192
CONFIG_DEVPORT=y
CONFIG_HPET=y
CONFIG_HPET_MMAP=y
# CONFIG_HPET_MMAP_DEFAULT is not set
CONFIG_HANGCHECK_TIMER=m
CONFIG_UV_MMTIMER=m
CONFIG_TCG_TPM=y
CONFIG_HW_RANDOM_TPM=y
CONFIG_TCG_TIS_CORE=y
CONFIG_TCG_TIS=y
# CONFIG_TCG_TIS_SPI is not set
CONFIG_TCG_TIS_I2C_ATMEL=m
CONFIG_TCG_TIS_I2C_INFINEON=m
CONFIG_TCG_TIS_I2C_NUVOTON=m
CONFIG_TCG_NSC=m
CONFIG_TCG_ATMEL=m
CONFIG_TCG_INFINEON=m
# CONFIG_TCG_XEN is not set
CONFIG_TCG_CRB=y
# CONFIG_TCG_VTPM_PROXY is not set
CONFIG_TCG_TIS_ST33ZP24=m
CONFIG_TCG_TIS_ST33ZP24_I2C=m
# CONFIG_TCG_TIS_ST33ZP24_SPI is not set
CONFIG_TELCLOCK=m
# CONFIG_XILLYBUS is not set
# end of Character devices

# CONFIG_RANDOM_TRUST_CPU is not set
# CONFIG_RANDOM_TRUST_BOOTLOADER is not set

#
# I2C support
#
CONFIG_I2C=y
CONFIG_ACPI_I2C_OPREGION=y
CONFIG_I2C_BOARDINFO=y
CONFIG_I2C_COMPAT=y
CONFIG_I2C_CHARDEV=m
CONFIG_I2C_MUX=m

#
# Multiplexer I2C Chip support
#
# CONFIG_I2C_MUX_GPIO is not set
# CONFIG_I2C_MUX_LTC4306 is not set
# CONFIG_I2C_MUX_PCA9541 is not set
# CONFIG_I2C_MUX_PCA954x is not set
# CONFIG_I2C_MUX_REG is not set
# CONFIG_I2C_MUX_MLXCPLD is not set
# end of Multiplexer I2C Chip support

CONFIG_I2C_HELPER_AUTO=y
CONFIG_I2C_SMBUS=y
CONFIG_I2C_ALGOBIT=y
CONFIG_I2C_ALGOPCA=m

#
# I2C Hardware Bus support
#

#
# PC SMBus host controller drivers
#
# CONFIG_I2C_ALI1535 is not set
# CONFIG_I2C_ALI1563 is not set
# CONFIG_I2C_ALI15X3 is not set
CONFIG_I2C_AMD756=m
CONFIG_I2C_AMD756_S4882=m
CONFIG_I2C_AMD8111=m
# CONFIG_I2C_AMD_MP2 is not set
CONFIG_I2C_I801=y
CONFIG_I2C_ISCH=m
CONFIG_I2C_ISMT=m
CONFIG_I2C_PIIX4=m
CONFIG_I2C_NFORCE2=m
CONFIG_I2C_NFORCE2_S4985=m
# CONFIG_I2C_NVIDIA_GPU is not set
# CONFIG_I2C_SIS5595 is not set
# CONFIG_I2C_SIS630 is not set
CONFIG_I2C_SIS96X=m
CONFIG_I2C_VIA=m
CONFIG_I2C_VIAPRO=m

#
# ACPI drivers
#
CONFIG_I2C_SCMI=m

#
# I2C system bus drivers (mostly embedded / system-on-chip)
#
# CONFIG_I2C_CBUS_GPIO is not set
CONFIG_I2C_DESIGNWARE_CORE=m
CONFIG_I2C_DESIGNWARE_PLATFORM=m
# CONFIG_I2C_DESIGNWARE_SLAVE is not set
# CONFIG_I2C_DESIGNWARE_PCI is not set
# CONFIG_I2C_DESIGNWARE_BAYTRAIL is not set
# CONFIG_I2C_EMEV2 is not set
# CONFIG_I2C_GPIO is not set
# CONFIG_I2C_OCORES is not set
CONFIG_I2C_PCA_PLATFORM=m
CONFIG_I2C_SIMTEC=m
# CONFIG_I2C_XILINX is not set

#
# External I2C/SMBus adapter drivers
#
CONFIG_I2C_DIOLAN_U2C=m
CONFIG_I2C_PARPORT=m
# CONFIG_I2C_ROBOTFUZZ_OSIF is not set
# CONFIG_I2C_TAOS_EVM is not set
CONFIG_I2C_TINY_USB=m
CONFIG_I2C_VIPERBOARD=m

#
# Other I2C/SMBus bus drivers
#
# CONFIG_I2C_MLXCPLD is not set
# end of I2C Hardware Bus support

CONFIG_I2C_STUB=m
# CONFIG_I2C_SLAVE is not set
# CONFIG_I2C_DEBUG_CORE is not set
# CONFIG_I2C_DEBUG_ALGO is not set
# CONFIG_I2C_DEBUG_BUS is not set
# end of I2C support

# CONFIG_I3C is not set
CONFIG_SPI=y
# CONFIG_SPI_DEBUG is not set
CONFIG_SPI_MASTER=y
# CONFIG_SPI_MEM is not set

#
# SPI Master Controller Drivers
#
# CONFIG_SPI_ALTERA is not set
# CONFIG_SPI_AXI_SPI_ENGINE is not set
# CONFIG_SPI_BITBANG is not set
# CONFIG_SPI_BUTTERFLY is not set
# CONFIG_SPI_CADENCE is not set
# CONFIG_SPI_DESIGNWARE is not set
# CONFIG_SPI_NXP_FLEXSPI is not set
# CONFIG_SPI_GPIO is not set
# CONFIG_SPI_LM70_LLP is not set
# CONFIG_SPI_OC_TINY is not set
CONFIG_SPI_PXA2XX=m
CONFIG_SPI_PXA2XX_PCI=m
# CONFIG_SPI_ROCKCHIP is not set
# CONFIG_SPI_SC18IS602 is not set
# CONFIG_SPI_SIFIVE is not set
# CONFIG_SPI_MXIC is not set
# CONFIG_SPI_XCOMM is not set
# CONFIG_SPI_XILINX is not set
# CONFIG_SPI_ZYNQMP_GQSPI is not set
# CONFIG_SPI_AMD is not set

#
# SPI Multiplexer support
#
# CONFIG_SPI_MUX is not set

#
# SPI Protocol Masters
#
# CONFIG_SPI_SPIDEV is not set
# CONFIG_SPI_LOOPBACK_TEST is not set
# CONFIG_SPI_TLE62X0 is not set
# CONFIG_SPI_SLAVE is not set
# CONFIG_SPMI is not set
# CONFIG_HSI is not set
CONFIG_PPS=y
# CONFIG_PPS_DEBUG is not set

#
# PPS clients support
#
# CONFIG_PPS_CLIENT_KTIMER is not set
CONFIG_PPS_CLIENT_LDISC=m
CONFIG_PPS_CLIENT_PARPORT=m
CONFIG_PPS_CLIENT_GPIO=m

#
# PPS generators support
#

#
# PTP clock support
#
CONFIG_PTP_1588_CLOCK=y
CONFIG_DP83640_PHY=m
# CONFIG_PTP_1588_CLOCK_INES is not set
CONFIG_PTP_1588_CLOCK_KVM=m
# CONFIG_PTP_1588_CLOCK_IDT82P33 is not set
# CONFIG_PTP_1588_CLOCK_IDTCM is not set
# CONFIG_PTP_1588_CLOCK_VMW is not set
# end of PTP clock support

CONFIG_PINCTRL=y
CONFIG_PINMUX=y
CONFIG_PINCONF=y
CONFIG_GENERIC_PINCONF=y
# CONFIG_DEBUG_PINCTRL is not set
CONFIG_PINCTRL_AMD=m
# CONFIG_PINCTRL_MCP23S08 is not set
# CONFIG_PINCTRL_SX150X is not set
CONFIG_PINCTRL_BAYTRAIL=y
# CONFIG_PINCTRL_CHERRYVIEW is not set
# CONFIG_PINCTRL_LYNXPOINT is not set
CONFIG_PINCTRL_INTEL=m
# CONFIG_PINCTRL_BROXTON is not set
CONFIG_PINCTRL_CANNONLAKE=m
# CONFIG_PINCTRL_CEDARFORK is not set
CONFIG_PINCTRL_DENVERTON=m
CONFIG_PINCTRL_GEMINILAKE=m
# CONFIG_PINCTRL_ICELAKE is not set
CONFIG_PINCTRL_LEWISBURG=m
CONFIG_PINCTRL_SUNRISEPOINT=m
# CONFIG_PINCTRL_TIGERLAKE is not set
CONFIG_GPIOLIB=y
CONFIG_GPIOLIB_FASTPATH_LIMIT=512
CONFIG_GPIO_ACPI=y
CONFIG_GPIOLIB_IRQCHIP=y
# CONFIG_DEBUG_GPIO is not set
CONFIG_GPIO_SYSFS=y
CONFIG_GPIO_GENERIC=m

#
# Memory mapped GPIO drivers
#
CONFIG_GPIO_AMDPT=m
# CONFIG_GPIO_DWAPB is not set
# CONFIG_GPIO_EXAR is not set
# CONFIG_GPIO_GENERIC_PLATFORM is not set
CONFIG_GPIO_ICH=m
# CONFIG_GPIO_MB86S7X is not set
# CONFIG_GPIO_VX855 is not set
# CONFIG_GPIO_XILINX is not set
# CONFIG_GPIO_AMD_FCH is not set
# end of Memory mapped GPIO drivers

#
# Port-mapped I/O GPIO drivers
#
# CONFIG_GPIO_F7188X is not set
# CONFIG_GPIO_IT87 is not set
# CONFIG_GPIO_SCH is not set
# CONFIG_GPIO_SCH311X is not set
# CONFIG_GPIO_WINBOND is not set
# CONFIG_GPIO_WS16C48 is not set
# end of Port-mapped I/O GPIO drivers

#
# I2C GPIO expanders
#
# CONFIG_GPIO_ADP5588 is not set
# CONFIG_GPIO_MAX7300 is not set
# CONFIG_GPIO_MAX732X is not set
# CONFIG_GPIO_PCA953X is not set
# CONFIG_GPIO_PCF857X is not set
# CONFIG_GPIO_TPIC2810 is not set
# end of I2C GPIO expanders

#
# MFD GPIO expanders
#
# end of MFD GPIO expanders

#
# PCI GPIO expanders
#
# CONFIG_GPIO_AMD8111 is not set
# CONFIG_GPIO_ML_IOH is not set
# CONFIG_GPIO_PCI_IDIO_16 is not set
# CONFIG_GPIO_PCIE_IDIO_24 is not set
# CONFIG_GPIO_RDC321X is not set
# end of PCI GPIO expanders

#
# SPI GPIO expanders
#
# CONFIG_GPIO_MAX3191X is not set
# CONFIG_GPIO_MAX7301 is not set
# CONFIG_GPIO_MC33880 is not set
# CONFIG_GPIO_PISOSR is not set
# CONFIG_GPIO_XRA1403 is not set
# end of SPI GPIO expanders

#
# USB GPIO expanders
#
CONFIG_GPIO_VIPERBOARD=m
# end of USB GPIO expanders

# CONFIG_GPIO_MOCKUP is not set
# CONFIG_W1 is not set
# CONFIG_POWER_AVS is not set
CONFIG_POWER_RESET=y
# CONFIG_POWER_RESET_RESTART is not set
CONFIG_POWER_SUPPLY=y
# CONFIG_POWER_SUPPLY_DEBUG is not set
CONFIG_POWER_SUPPLY_HWMON=y
# CONFIG_PDA_POWER is not set
# CONFIG_GENERIC_ADC_BATTERY is not set
# CONFIG_TEST_POWER is not set
# CONFIG_CHARGER_ADP5061 is not set
# CONFIG_BATTERY_DS2780 is not set
# CONFIG_BATTERY_DS2781 is not set
# CONFIG_BATTERY_DS2782 is not set
# CONFIG_BATTERY_SBS is not set
# CONFIG_CHARGER_SBS is not set
# CONFIG_MANAGER_SBS is not set
# CONFIG_BATTERY_BQ27XXX is not set
# CONFIG_BATTERY_MAX17040 is not set
# CONFIG_BATTERY_MAX17042 is not set
# CONFIG_CHARGER_MAX8903 is not set
# CONFIG_CHARGER_LP8727 is not set
# CONFIG_CHARGER_GPIO is not set
# CONFIG_CHARGER_LT3651 is not set
# CONFIG_CHARGER_BQ2415X is not set
# CONFIG_CHARGER_BQ24257 is not set
# CONFIG_CHARGER_BQ24735 is not set
# CONFIG_CHARGER_BQ25890 is not set
CONFIG_CHARGER_SMB347=m
# CONFIG_BATTERY_GAUGE_LTC2941 is not set
# CONFIG_CHARGER_RT9455 is not set
CONFIG_HWMON=y
CONFIG_HWMON_VID=m
# CONFIG_HWMON_DEBUG_CHIP is not set

#
# Native drivers
#
CONFIG_SENSORS_ABITUGURU=m
CONFIG_SENSORS_ABITUGURU3=m
# CONFIG_SENSORS_AD7314 is not set
CONFIG_SENSORS_AD7414=m
CONFIG_SENSORS_AD7418=m
CONFIG_SENSORS_ADM1021=m
CONFIG_SENSORS_ADM1025=m
CONFIG_SENSORS_ADM1026=m
CONFIG_SENSORS_ADM1029=m
CONFIG_SENSORS_ADM1031=m
# CONFIG_SENSORS_ADM1177 is not set
CONFIG_SENSORS_ADM9240=m
CONFIG_SENSORS_ADT7X10=m
# CONFIG_SENSORS_ADT7310 is not set
CONFIG_SENSORS_ADT7410=m
CONFIG_SENSORS_ADT7411=m
CONFIG_SENSORS_ADT7462=m
CONFIG_SENSORS_ADT7470=m
CONFIG_SENSORS_ADT7475=m
# CONFIG_SENSORS_AS370 is not set
CONFIG_SENSORS_ASC7621=m
# CONFIG_SENSORS_AXI_FAN_CONTROL is not set
CONFIG_SENSORS_K8TEMP=m
CONFIG_SENSORS_K10TEMP=m
CONFIG_SENSORS_FAM15H_POWER=m
# CONFIG_SENSORS_AMD_ENERGY is not set
CONFIG_SENSORS_APPLESMC=m
CONFIG_SENSORS_ASB100=m
# CONFIG_SENSORS_ASPEED is not set
CONFIG_SENSORS_ATXP1=m
# CONFIG_SENSORS_DRIVETEMP is not set
CONFIG_SENSORS_DS620=m
CONFIG_SENSORS_DS1621=m
CONFIG_SENSORS_DELL_SMM=m
CONFIG_SENSORS_I5K_AMB=m
CONFIG_SENSORS_F71805F=m
CONFIG_SENSORS_F71882FG=m
CONFIG_SENSORS_F75375S=m
CONFIG_SENSORS_FSCHMD=m
# CONFIG_SENSORS_FTSTEUTATES is not set
CONFIG_SENSORS_GL518SM=m
CONFIG_SENSORS_GL520SM=m
CONFIG_SENSORS_G760A=m
# CONFIG_SENSORS_G762 is not set
# CONFIG_SENSORS_HIH6130 is not set
CONFIG_SENSORS_IBMAEM=m
CONFIG_SENSORS_IBMPEX=m
# CONFIG_SENSORS_IIO_HWMON is not set
# CONFIG_SENSORS_I5500 is not set
CONFIG_SENSORS_CORETEMP=m
CONFIG_SENSORS_IT87=m
CONFIG_SENSORS_JC42=m
# CONFIG_SENSORS_POWR1220 is not set
CONFIG_SENSORS_LINEAGE=m
# CONFIG_SENSORS_LTC2945 is not set
# CONFIG_SENSORS_LTC2947_I2C is not set
# CONFIG_SENSORS_LTC2947_SPI is not set
# CONFIG_SENSORS_LTC2990 is not set
CONFIG_SENSORS_LTC4151=m
CONFIG_SENSORS_LTC4215=m
# CONFIG_SENSORS_LTC4222 is not set
CONFIG_SENSORS_LTC4245=m
# CONFIG_SENSORS_LTC4260 is not set
CONFIG_SENSORS_LTC4261=m
# CONFIG_SENSORS_MAX1111 is not set
CONFIG_SENSORS_MAX16065=m
CONFIG_SENSORS_MAX1619=m
CONFIG_SENSORS_MAX1668=m
CONFIG_SENSORS_MAX197=m
# CONFIG_SENSORS_MAX31722 is not set
# CONFIG_SENSORS_MAX31730 is not set
# CONFIG_SENSORS_MAX6621 is not set
CONFIG_SENSORS_MAX6639=m
CONFIG_SENSORS_MAX6642=m
CONFIG_SENSORS_MAX6650=m
CONFIG_SENSORS_MAX6697=m
# CONFIG_SENSORS_MAX31790 is not set
CONFIG_SENSORS_MCP3021=m
# CONFIG_SENSORS_TC654 is not set
# CONFIG_SENSORS_ADCXX is not set
CONFIG_SENSORS_LM63=m
# CONFIG_SENSORS_LM70 is not set
CONFIG_SENSORS_LM73=m
CONFIG_SENSORS_LM75=m
CONFIG_SENSORS_LM77=m
CONFIG_SENSORS_LM78=m
CONFIG_SENSORS_LM80=m
CONFIG_SENSORS_LM83=m
CONFIG_SENSORS_LM85=m
CONFIG_SENSORS_LM87=m
CONFIG_SENSORS_LM90=m
CONFIG_SENSORS_LM92=m
CONFIG_SENSORS_LM93=m
CONFIG_SENSORS_LM95234=m
CONFIG_SENSORS_LM95241=m
CONFIG_SENSORS_LM95245=m
CONFIG_SENSORS_PC87360=m
CONFIG_SENSORS_PC87427=m
CONFIG_SENSORS_NTC_THERMISTOR=m
# CONFIG_SENSORS_NCT6683 is not set
CONFIG_SENSORS_NCT6775=m
# CONFIG_SENSORS_NCT7802 is not set
# CONFIG_SENSORS_NCT7904 is not set
# CONFIG_SENSORS_NPCM7XX is not set
CONFIG_SENSORS_PCF8591=m
CONFIG_PMBUS=m
CONFIG_SENSORS_PMBUS=m
CONFIG_SENSORS_ADM1275=m
# CONFIG_SENSORS_BEL_PFE is not set
# CONFIG_SENSORS_IBM_CFFPS is not set
# CONFIG_SENSORS_INSPUR_IPSPS is not set
# CONFIG_SENSORS_IR35221 is not set
# CONFIG_SENSORS_IR38064 is not set
# CONFIG_SENSORS_IRPS5401 is not set
# CONFIG_SENSORS_ISL68137 is not set
CONFIG_SENSORS_LM25066=m
CONFIG_SENSORS_LTC2978=m
# CONFIG_SENSORS_LTC3815 is not set
CONFIG_SENSORS_MAX16064=m
# CONFIG_SENSORS_MAX16601 is not set
# CONFIG_SENSORS_MAX20730 is not set
# CONFIG_SENSORS_MAX20751 is not set
# CONFIG_SENSORS_MAX31785 is not set
CONFIG_SENSORS_MAX34440=m
CONFIG_SENSORS_MAX8688=m
# CONFIG_SENSORS_PXE1610 is not set
# CONFIG_SENSORS_TPS40422 is not set
# CONFIG_SENSORS_TPS53679 is not set
CONFIG_SENSORS_UCD9000=m
CONFIG_SENSORS_UCD9200=m
# CONFIG_SENSORS_XDPE122 is not set
CONFIG_SENSORS_ZL6100=m
CONFIG_SENSORS_SHT15=m
CONFIG_SENSORS_SHT21=m
# CONFIG_SENSORS_SHT3x is not set
# CONFIG_SENSORS_SHTC1 is not set
CONFIG_SENSORS_SIS5595=m
CONFIG_SENSORS_DME1737=m
CONFIG_SENSORS_EMC1403=m
# CONFIG_SENSORS_EMC2103 is not set
CONFIG_SENSORS_EMC6W201=m
CONFIG_SENSORS_SMSC47M1=m
CONFIG_SENSORS_SMSC47M192=m
CONFIG_SENSORS_SMSC47B397=m
CONFIG_SENSORS_SCH56XX_COMMON=m
CONFIG_SENSORS_SCH5627=m
CONFIG_SENSORS_SCH5636=m
# CONFIG_SENSORS_STTS751 is not set
# CONFIG_SENSORS_SMM665 is not set
# CONFIG_SENSORS_ADC128D818 is not set
CONFIG_SENSORS_ADS7828=m
# CONFIG_SENSORS_ADS7871 is not set
CONFIG_SENSORS_AMC6821=m
CONFIG_SENSORS_INA209=m
CONFIG_SENSORS_INA2XX=m
# CONFIG_SENSORS_INA3221 is not set
# CONFIG_SENSORS_TC74 is not set
CONFIG_SENSORS_THMC50=m
CONFIG_SENSORS_TMP102=m
# CONFIG_SENSORS_TMP103 is not set
# CONFIG_SENSORS_TMP108 is not set
CONFIG_SENSORS_TMP401=m
CONFIG_SENSORS_TMP421=m
# CONFIG_SENSORS_TMP513 is not set
CONFIG_SENSORS_VIA_CPUTEMP=m
CONFIG_SENSORS_VIA686A=m
CONFIG_SENSORS_VT1211=m
CONFIG_SENSORS_VT8231=m
# CONFIG_SENSORS_W83773G is not set
CONFIG_SENSORS_W83781D=m
CONFIG_SENSORS_W83791D=m
CONFIG_SENSORS_W83792D=m
CONFIG_SENSORS_W83793=m
CONFIG_SENSORS_W83795=m
# CONFIG_SENSORS_W83795_FANCTRL is not set
CONFIG_SENSORS_W83L785TS=m
CONFIG_SENSORS_W83L786NG=m
CONFIG_SENSORS_W83627HF=m
CONFIG_SENSORS_W83627EHF=m
# CONFIG_SENSORS_XGENE is not set

#
# ACPI drivers
#
CONFIG_SENSORS_ACPI_POWER=m
CONFIG_SENSORS_ATK0110=m
CONFIG_THERMAL=y
# CONFIG_THERMAL_STATISTICS is not set
CONFIG_THERMAL_EMERGENCY_POWEROFF_DELAY_MS=0
CONFIG_THERMAL_HWMON=y
CONFIG_THERMAL_WRITABLE_TRIPS=y
CONFIG_THERMAL_DEFAULT_GOV_STEP_WISE=y
# CONFIG_THERMAL_DEFAULT_GOV_FAIR_SHARE is not set
# CONFIG_THERMAL_DEFAULT_GOV_USER_SPACE is not set
CONFIG_THERMAL_GOV_FAIR_SHARE=y
CONFIG_THERMAL_GOV_STEP_WISE=y
CONFIG_THERMAL_GOV_BANG_BANG=y
CONFIG_THERMAL_GOV_USER_SPACE=y
# CONFIG_CLOCK_THERMAL is not set
# CONFIG_DEVFREQ_THERMAL is not set
# CONFIG_THERMAL_EMULATION is not set

#
# Intel thermal drivers
#
CONFIG_INTEL_POWERCLAMP=m
CONFIG_X86_PKG_TEMP_THERMAL=m
CONFIG_INTEL_SOC_DTS_IOSF_CORE=m
# CONFIG_INTEL_SOC_DTS_THERMAL is not set

#
# ACPI INT340X thermal drivers
#
CONFIG_INT340X_THERMAL=m
CONFIG_ACPI_THERMAL_REL=m
# CONFIG_INT3406_THERMAL is not set
CONFIG_PROC_THERMAL_MMIO_RAPL=y
# end of ACPI INT340X thermal drivers

# CONFIG_INTEL_PCH_THERMAL is not set
# end of Intel thermal drivers

# CONFIG_GENERIC_ADC_THERMAL is not set
CONFIG_WATCHDOG=y
CONFIG_WATCHDOG_CORE=y
# CONFIG_WATCHDOG_NOWAYOUT is not set
CONFIG_WATCHDOG_HANDLE_BOOT_ENABLED=y
CONFIG_WATCHDOG_OPEN_TIMEOUT=0
CONFIG_WATCHDOG_SYSFS=y

#
# Watchdog Pretimeout Governors
#
# CONFIG_WATCHDOG_PRETIMEOUT_GOV is not set

#
# Watchdog Device Drivers
#
CONFIG_SOFT_WATCHDOG=m
CONFIG_WDAT_WDT=m
# CONFIG_XILINX_WATCHDOG is not set
# CONFIG_ZIIRAVE_WATCHDOG is not set
# CONFIG_CADENCE_WATCHDOG is not set
# CONFIG_DW_WATCHDOG is not set
# CONFIG_MAX63XX_WATCHDOG is not set
# CONFIG_ACQUIRE_WDT is not set
# CONFIG_ADVANTECH_WDT is not set
CONFIG_ALIM1535_WDT=m
CONFIG_ALIM7101_WDT=m
# CONFIG_EBC_C384_WDT is not set
CONFIG_F71808E_WDT=m
CONFIG_SP5100_TCO=m
CONFIG_SBC_FITPC2_WATCHDOG=m
# CONFIG_EUROTECH_WDT is not set
CONFIG_IB700_WDT=m
CONFIG_IBMASR=m
# CONFIG_WAFER_WDT is not set
CONFIG_I6300ESB_WDT=y
CONFIG_IE6XX_WDT=m
CONFIG_ITCO_WDT=y
CONFIG_ITCO_VENDOR_SUPPORT=y
CONFIG_IT8712F_WDT=m
CONFIG_IT87_WDT=m
CONFIG_HP_WATCHDOG=m
CONFIG_HPWDT_NMI_DECODING=y
# CONFIG_SC1200_WDT is not set
# CONFIG_PC87413_WDT is not set
CONFIG_NV_TCO=m
# CONFIG_60XX_WDT is not set
# CONFIG_CPU5_WDT is not set
CONFIG_SMSC_SCH311X_WDT=m
# CONFIG_SMSC37B787_WDT is not set
# CONFIG_TQMX86_WDT is not set
CONFIG_VIA_WDT=m
CONFIG_W83627HF_WDT=m
CONFIG_W83877F_WDT=m
CONFIG_W83977F_WDT=m
CONFIG_MACHZ_WDT=m
# CONFIG_SBC_EPX_C3_WATCHDOG is not set
CONFIG_INTEL_MEI_WDT=m
# CONFIG_NI903X_WDT is not set
# CONFIG_NIC7018_WDT is not set
# CONFIG_MEN_A21_WDT is not set
CONFIG_XEN_WDT=m

#
# PCI-based Watchdog Cards
#
CONFIG_PCIPCWATCHDOG=m
CONFIG_WDTPCI=m

#
# USB-based Watchdog Cards
#
CONFIG_USBPCWATCHDOG=m
CONFIG_SSB_POSSIBLE=y
CONFIG_SSB=m
CONFIG_SSB_SPROM=y
CONFIG_SSB_PCIHOST_POSSIBLE=y
CONFIG_SSB_PCIHOST=y
CONFIG_SSB_SDIOHOST_POSSIBLE=y
CONFIG_SSB_SDIOHOST=y
CONFIG_SSB_DRIVER_PCICORE_POSSIBLE=y
CONFIG_SSB_DRIVER_PCICORE=y
CONFIG_SSB_DRIVER_GPIO=y
CONFIG_BCMA_POSSIBLE=y
CONFIG_BCMA=m
CONFIG_BCMA_HOST_PCI_POSSIBLE=y
CONFIG_BCMA_HOST_PCI=y
# CONFIG_BCMA_HOST_SOC is not set
CONFIG_BCMA_DRIVER_PCI=y
CONFIG_BCMA_DRIVER_GMAC_CMN=y
CONFIG_BCMA_DRIVER_GPIO=y
# CONFIG_BCMA_DEBUG is not set

#
# Multifunction device drivers
#
CONFIG_MFD_CORE=y
# CONFIG_MFD_AS3711 is not set
# CONFIG_PMIC_ADP5520 is not set
# CONFIG_MFD_AAT2870_CORE is not set
# CONFIG_MFD_BCM590XX is not set
# CONFIG_MFD_BD9571MWV is not set
# CONFIG_MFD_AXP20X_I2C is not set
# CONFIG_MFD_MADERA is not set
# CONFIG_PMIC_DA903X is not set
# CONFIG_MFD_DA9052_SPI is not set
# CONFIG_MFD_DA9052_I2C is not set
# CONFIG_MFD_DA9055 is not set
# CONFIG_MFD_DA9062 is not set
# CONFIG_MFD_DA9063 is not set
# CONFIG_MFD_DA9150 is not set
# CONFIG_MFD_DLN2 is not set
# CONFIG_MFD_MC13XXX_SPI is not set
# CONFIG_MFD_MC13XXX_I2C is not set
# CONFIG_HTC_PASIC3 is not set
# CONFIG_HTC_I2CPLD is not set
# CONFIG_MFD_INTEL_QUARK_I2C_GPIO is not set
CONFIG_LPC_ICH=y
CONFIG_LPC_SCH=m
# CONFIG_INTEL_SOC_PMIC_CHTDC_TI is not set
CONFIG_MFD_INTEL_LPSS=y
CONFIG_MFD_INTEL_LPSS_ACPI=y
CONFIG_MFD_INTEL_LPSS_PCI=y
# CONFIG_MFD_INTEL_PMC_BXT is not set
# CONFIG_MFD_IQS62X is not set
# CONFIG_MFD_JANZ_CMODIO is not set
# CONFIG_MFD_KEMPLD is not set
# CONFIG_MFD_88PM800 is not set
# CONFIG_MFD_88PM805 is not set
# CONFIG_MFD_88PM860X is not set
# CONFIG_MFD_MAX14577 is not set
# CONFIG_MFD_MAX77693 is not set
# CONFIG_MFD_MAX77843 is not set
# CONFIG_MFD_MAX8907 is not set
# CONFIG_MFD_MAX8925 is not set
# CONFIG_MFD_MAX8997 is not set
# CONFIG_MFD_MAX8998 is not set
# CONFIG_MFD_MT6397 is not set
# CONFIG_MFD_MENF21BMC is not set
# CONFIG_EZX_PCAP is not set
CONFIG_MFD_VIPERBOARD=m
# CONFIG_MFD_RETU is not set
# CONFIG_MFD_PCF50633 is not set
# CONFIG_UCB1400_CORE is not set
# CONFIG_MFD_RDC321X is not set
# CONFIG_MFD_RT5033 is not set
# CONFIG_MFD_RC5T583 is not set
# CONFIG_MFD_SEC_CORE is not set
# CONFIG_MFD_SI476X_CORE is not set
CONFIG_MFD_SM501=m
CONFIG_MFD_SM501_GPIO=y
# CONFIG_MFD_SKY81452 is not set
# CONFIG_MFD_SMSC is not set
# CONFIG_ABX500_CORE is not set
# CONFIG_MFD_SYSCON is not set
# CONFIG_MFD_TI_AM335X_TSCADC is not set
# CONFIG_MFD_LP3943 is not set
# CONFIG_MFD_LP8788 is not set
# CONFIG_MFD_TI_LMU is not set
# CONFIG_MFD_PALMAS is not set
# CONFIG_TPS6105X is not set
# CONFIG_TPS65010 is not set
# CONFIG_TPS6507X is not set
# CONFIG_MFD_TPS65086 is not set
# CONFIG_MFD_TPS65090 is not set
# CONFIG_MFD_TI_LP873X is not set
# CONFIG_MFD_TPS6586X is not set
# CONFIG_MFD_TPS65910 is not set
# CONFIG_MFD_TPS65912_I2C is not set
# CONFIG_MFD_TPS65912_SPI is not set
# CONFIG_MFD_TPS80031 is not set
# CONFIG_TWL4030_CORE is not set
# CONFIG_TWL6040_CORE is not set
# CONFIG_MFD_WL1273_CORE is not set
# CONFIG_MFD_LM3533 is not set
# CONFIG_MFD_TQMX86 is not set
CONFIG_MFD_VX855=m
# CONFIG_MFD_ARIZONA_I2C is not set
# CONFIG_MFD_ARIZONA_SPI is not set
# CONFIG_MFD_WM8400 is not set
# CONFIG_MFD_WM831X_I2C is not set
# CONFIG_MFD_WM831X_SPI is not set
# CONFIG_MFD_WM8350_I2C is not set
# CONFIG_MFD_WM8994 is not set
# end of Multifunction device drivers

# CONFIG_REGULATOR is not set
CONFIG_RC_CORE=m
CONFIG_RC_MAP=m
# CONFIG_LIRC is not set
CONFIG_RC_DECODERS=y
CONFIG_IR_NEC_DECODER=m
CONFIG_IR_RC5_DECODER=m
CONFIG_IR_RC6_DECODER=m
CONFIG_IR_JVC_DECODER=m
CONFIG_IR_SONY_DECODER=m
CONFIG_IR_SANYO_DECODER=m
# CONFIG_IR_SHARP_DECODER is not set
CONFIG_IR_MCE_KBD_DECODER=m
# CONFIG_IR_XMP_DECODER is not set
# CONFIG_IR_IMON_DECODER is not set
# CONFIG_IR_RCMM_DECODER is not set
CONFIG_RC_DEVICES=y
CONFIG_RC_ATI_REMOTE=m
CONFIG_IR_ENE=m
CONFIG_IR_IMON=m
# CONFIG_IR_IMON_RAW is not set
CONFIG_IR_MCEUSB=m
CONFIG_IR_ITE_CIR=m
CONFIG_IR_FINTEK=m
CONFIG_IR_NUVOTON=m
CONFIG_IR_REDRAT3=m
CONFIG_IR_STREAMZAP=m
CONFIG_IR_WINBOND_CIR=m
# CONFIG_IR_IGORPLUGUSB is not set
CONFIG_IR_IGUANA=m
CONFIG_IR_TTUSBIR=m
# CONFIG_RC_LOOPBACK is not set
# CONFIG_IR_SERIAL is not set
# CONFIG_IR_SIR is not set
# CONFIG_RC_XBOX_DVD is not set
CONFIG_MEDIA_SUPPORT=m

#
# Multimedia core support
#
CONFIG_MEDIA_CAMERA_SUPPORT=y
CONFIG_MEDIA_ANALOG_TV_SUPPORT=y
CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
CONFIG_MEDIA_RADIO_SUPPORT=y
# CONFIG_MEDIA_SDR_SUPPORT is not set
# CONFIG_MEDIA_CEC_SUPPORT is not set
CONFIG_MEDIA_CONTROLLER=y
CONFIG_MEDIA_CONTROLLER_DVB=y
CONFIG_VIDEO_DEV=m
# CONFIG_VIDEO_V4L2_SUBDEV_API is not set
CONFIG_VIDEO_V4L2=m
CONFIG_VIDEO_V4L2_I2C=y
# CONFIG_VIDEO_ADV_DEBUG is not set
# CONFIG_VIDEO_FIXED_MINOR_RANGES is not set
CONFIG_VIDEO_TUNER=m
CONFIG_VIDEOBUF_GEN=m
CONFIG_VIDEOBUF_DMA_SG=m
CONFIG_VIDEOBUF_VMALLOC=m
CONFIG_DVB_CORE=m
# CONFIG_DVB_MMAP is not set
CONFIG_DVB_NET=y
CONFIG_TTPCI_EEPROM=m
CONFIG_DVB_MAX_ADAPTERS=8
CONFIG_DVB_DYNAMIC_MINORS=y
# CONFIG_DVB_DEMUX_SECTION_LOSS_LOG is not set
# CONFIG_DVB_ULE_DEBUG is not set

#
# Media drivers
#
CONFIG_MEDIA_USB_SUPPORT=y

#
# Webcam devices
#
CONFIG_USB_VIDEO_CLASS=m
CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV=y
CONFIG_USB_GSPCA=m
CONFIG_USB_M5602=m
CONFIG_USB_STV06XX=m
CONFIG_USB_GL860=m
CONFIG_USB_GSPCA_BENQ=m
CONFIG_USB_GSPCA_CONEX=m
CONFIG_USB_GSPCA_CPIA1=m
# CONFIG_USB_GSPCA_DTCS033 is not set
CONFIG_USB_GSPCA_ETOMS=m
CONFIG_USB_GSPCA_FINEPIX=m
CONFIG_USB_GSPCA_JEILINJ=m
CONFIG_USB_GSPCA_JL2005BCD=m
# CONFIG_USB_GSPCA_KINECT is not set
CONFIG_USB_GSPCA_KONICA=m
CONFIG_USB_GSPCA_MARS=m
CONFIG_USB_GSPCA_MR97310A=m
CONFIG_USB_GSPCA_NW80X=m
CONFIG_USB_GSPCA_OV519=m
CONFIG_USB_GSPCA_OV534=m
CONFIG_USB_GSPCA_OV534_9=m
CONFIG_USB_GSPCA_PAC207=m
CONFIG_USB_GSPCA_PAC7302=m
CONFIG_USB_GSPCA_PAC7311=m
CONFIG_USB_GSPCA_SE401=m
CONFIG_USB_GSPCA_SN9C2028=m
CONFIG_USB_GSPCA_SN9C20X=m
CONFIG_USB_GSPCA_SONIXB=m
CONFIG_USB_GSPCA_SONIXJ=m
CONFIG_USB_GSPCA_SPCA500=m
CONFIG_USB_GSPCA_SPCA501=m
CONFIG_USB_GSPCA_SPCA505=m
CONFIG_USB_GSPCA_SPCA506=m
CONFIG_USB_GSPCA_SPCA508=m
CONFIG_USB_GSPCA_SPCA561=m
CONFIG_USB_GSPCA_SPCA1528=m
CONFIG_USB_GSPCA_SQ905=m
CONFIG_USB_GSPCA_SQ905C=m
CONFIG_USB_GSPCA_SQ930X=m
CONFIG_USB_GSPCA_STK014=m
# CONFIG_USB_GSPCA_STK1135 is not set
CONFIG_USB_GSPCA_STV0680=m
CONFIG_USB_GSPCA_SUNPLUS=m
CONFIG_USB_GSPCA_T613=m
CONFIG_USB_GSPCA_TOPRO=m
# CONFIG_USB_GSPCA_TOUPTEK is not set
CONFIG_USB_GSPCA_TV8532=m
CONFIG_USB_GSPCA_VC032X=m
CONFIG_USB_GSPCA_VICAM=m
CONFIG_USB_GSPCA_XIRLINK_CIT=m
CONFIG_USB_GSPCA_ZC3XX=m
CONFIG_USB_PWC=m
# CONFIG_USB_PWC_DEBUG is not set
CONFIG_USB_PWC_INPUT_EVDEV=y
# CONFIG_VIDEO_CPIA2 is not set
CONFIG_USB_ZR364XX=m
CONFIG_USB_STKWEBCAM=m
CONFIG_USB_S2255=m
# CONFIG_VIDEO_USBTV is not set

#
# Analog TV USB devices
#
CONFIG_VIDEO_PVRUSB2=m
CONFIG_VIDEO_PVRUSB2_SYSFS=y
CONFIG_VIDEO_PVRUSB2_DVB=y
# CONFIG_VIDEO_PVRUSB2_DEBUGIFC is not set
CONFIG_VIDEO_HDPVR=m
# CONFIG_VIDEO_STK1160_COMMON is not set
# CONFIG_VIDEO_GO7007 is not set

#
# Analog/digital TV USB devices
#
CONFIG_VIDEO_AU0828=m
CONFIG_VIDEO_AU0828_V4L2=y
# CONFIG_VIDEO_AU0828_RC is not set
CONFIG_VIDEO_CX231XX=m
CONFIG_VIDEO_CX231XX_RC=y
CONFIG_VIDEO_CX231XX_ALSA=m
CONFIG_VIDEO_CX231XX_DVB=m
CONFIG_VIDEO_TM6000=m
CONFIG_VIDEO_TM6000_ALSA=m
CONFIG_VIDEO_TM6000_DVB=m

#
# Digital TV USB devices
#
CONFIG_DVB_USB=m
# CONFIG_DVB_USB_DEBUG is not set
CONFIG_DVB_USB_DIB3000MC=m
CONFIG_DVB_USB_A800=m
CONFIG_DVB_USB_DIBUSB_MB=m
# CONFIG_DVB_USB_DIBUSB_MB_FAULTY is not set
CONFIG_DVB_USB_DIBUSB_MC=m
CONFIG_DVB_USB_DIB0700=m
CONFIG_DVB_USB_UMT_010=m
CONFIG_DVB_USB_CXUSB=m
# CONFIG_DVB_USB_CXUSB_ANALOG is not set
CONFIG_DVB_USB_M920X=m
CONFIG_DVB_USB_DIGITV=m
CONFIG_DVB_USB_VP7045=m
CONFIG_DVB_USB_VP702X=m
CONFIG_DVB_USB_GP8PSK=m
CONFIG_DVB_USB_NOVA_T_USB2=m
CONFIG_DVB_USB_TTUSB2=m
CONFIG_DVB_USB_DTT200U=m
CONFIG_DVB_USB_OPERA1=m
CONFIG_DVB_USB_AF9005=m
CONFIG_DVB_USB_AF9005_REMOTE=m
CONFIG_DVB_USB_PCTV452E=m
CONFIG_DVB_USB_DW2102=m
CONFIG_DVB_USB_CINERGY_T2=m
CONFIG_DVB_USB_DTV5100=m
CONFIG_DVB_USB_AZ6027=m
CONFIG_DVB_USB_TECHNISAT_USB2=m
CONFIG_DVB_USB_V2=m
CONFIG_DVB_USB_AF9015=m
CONFIG_DVB_USB_AF9035=m
CONFIG_DVB_USB_ANYSEE=m
CONFIG_DVB_USB_AU6610=m
CONFIG_DVB_USB_AZ6007=m
CONFIG_DVB_USB_CE6230=m
CONFIG_DVB_USB_EC168=m
CONFIG_DVB_USB_GL861=m
CONFIG_DVB_USB_LME2510=m
CONFIG_DVB_USB_MXL111SF=m
CONFIG_DVB_USB_RTL28XXU=m
# CONFIG_DVB_USB_DVBSKY is not set
# CONFIG_DVB_USB_ZD1301 is not set
CONFIG_DVB_TTUSB_BUDGET=m
CONFIG_DVB_TTUSB_DEC=m
CONFIG_SMS_USB_DRV=m
CONFIG_DVB_B2C2_FLEXCOP_USB=m
# CONFIG_DVB_B2C2_FLEXCOP_USB_DEBUG is not set
# CONFIG_DVB_AS102 is not set

#
# Webcam, TV (analog/digital) USB devices
#
CONFIG_VIDEO_EM28XX=m
# CONFIG_VIDEO_EM28XX_V4L2 is not set
CONFIG_VIDEO_EM28XX_ALSA=m
CONFIG_VIDEO_EM28XX_DVB=m
CONFIG_VIDEO_EM28XX_RC=m
CONFIG_MEDIA_PCI_SUPPORT=y

#
# Media capture support
#
# CONFIG_VIDEO_MEYE is not set
# CONFIG_VIDEO_SOLO6X10 is not set
# CONFIG_VIDEO_TW5864 is not set
# CONFIG_VIDEO_TW68 is not set
# CONFIG_VIDEO_TW686X is not set

#
# Media capture/analog TV support
#
CONFIG_VIDEO_IVTV=m
# CONFIG_VIDEO_IVTV_DEPRECATED_IOCTLS is not set
# CONFIG_VIDEO_IVTV_ALSA is not set
CONFIG_VIDEO_FB_IVTV=m
# CONFIG_VIDEO_FB_IVTV_FORCE_PAT is not set
# CONFIG_VIDEO_HEXIUM_GEMINI is not set
# CONFIG_VIDEO_HEXIUM_ORION is not set
# CONFIG_VIDEO_MXB is not set
# CONFIG_VIDEO_DT3155 is not set

#
# Media capture/analog/hybrid TV support
#
CONFIG_VIDEO_CX18=m
CONFIG_VIDEO_CX18_ALSA=m
CONFIG_VIDEO_CX23885=m
CONFIG_MEDIA_ALTERA_CI=m
# CONFIG_VIDEO_CX25821 is not set
CONFIG_VIDEO_CX88=m
CONFIG_VIDEO_CX88_ALSA=m
CONFIG_VIDEO_CX88_BLACKBIRD=m
CONFIG_VIDEO_CX88_DVB=m
CONFIG_VIDEO_CX88_ENABLE_VP3054=y
CONFIG_VIDEO_CX88_VP3054=m
CONFIG_VIDEO_CX88_MPEG=m
CONFIG_VIDEO_BT848=m
CONFIG_DVB_BT8XX=m
CONFIG_VIDEO_SAA7134=m
CONFIG_VIDEO_SAA7134_ALSA=m
CONFIG_VIDEO_SAA7134_RC=y
CONFIG_VIDEO_SAA7134_DVB=m
CONFIG_VIDEO_SAA7164=m

#
# Media digital TV PCI Adapters
#
CONFIG_DVB_AV7110_IR=y
CONFIG_DVB_AV7110=m
CONFIG_DVB_AV7110_OSD=y
CONFIG_DVB_BUDGET_CORE=m
CONFIG_DVB_BUDGET=m
CONFIG_DVB_BUDGET_CI=m
CONFIG_DVB_BUDGET_AV=m
CONFIG_DVB_BUDGET_PATCH=m
CONFIG_DVB_B2C2_FLEXCOP_PCI=m
# CONFIG_DVB_B2C2_FLEXCOP_PCI_DEBUG is not set
CONFIG_DVB_PLUTO2=m
CONFIG_DVB_DM1105=m
CONFIG_DVB_PT1=m
# CONFIG_DVB_PT3 is not set
CONFIG_MANTIS_CORE=m
CONFIG_DVB_MANTIS=m
CONFIG_DVB_HOPPER=m
CONFIG_DVB_NGENE=m
CONFIG_DVB_DDBRIDGE=m
# CONFIG_DVB_DDBRIDGE_MSIENABLE is not set
# CONFIG_DVB_SMIPCIE is not set
# CONFIG_DVB_NETUP_UNIDVB is not set
# CONFIG_V4L_PLATFORM_DRIVERS is not set
# CONFIG_V4L_MEM2MEM_DRIVERS is not set
# CONFIG_V4L_TEST_DRIVERS is not set
# CONFIG_DVB_PLATFORM_DRIVERS is not set

#
# Supported MMC/SDIO adapters
#
CONFIG_SMS_SDIO_DRV=m
CONFIG_RADIO_ADAPTERS=y
CONFIG_RADIO_TEA575X=m
# CONFIG_RADIO_SI470X is not set
# CONFIG_RADIO_SI4713 is not set
# CONFIG_USB_MR800 is not set
# CONFIG_USB_DSBR is not set
# CONFIG_RADIO_MAXIRADIO is not set
# CONFIG_RADIO_SHARK is not set
# CONFIG_RADIO_SHARK2 is not set
# CONFIG_USB_KEENE is not set
# CONFIG_USB_RAREMONO is not set
# CONFIG_USB_MA901 is not set
# CONFIG_RADIO_TEA5764 is not set
# CONFIG_RADIO_SAA7706H is not set
# CONFIG_RADIO_TEF6862 is not set
# CONFIG_RADIO_WL1273 is not set

#
# Texas Instruments WL128x FM driver (ST based)
#
# end of Texas Instruments WL128x FM driver (ST based)

#
# Supported FireWire (IEEE 1394) Adapters
#
CONFIG_DVB_FIREDTV=m
CONFIG_DVB_FIREDTV_INPUT=y
CONFIG_MEDIA_COMMON_OPTIONS=y

#
# common driver options
#
CONFIG_VIDEO_CX2341X=m
CONFIG_VIDEO_TVEEPROM=m
CONFIG_CYPRESS_FIRMWARE=m
CONFIG_VIDEOBUF2_CORE=m
CONFIG_VIDEOBUF2_V4L2=m
CONFIG_VIDEOBUF2_MEMOPS=m
CONFIG_VIDEOBUF2_VMALLOC=m
CONFIG_VIDEOBUF2_DMA_SG=m
CONFIG_VIDEOBUF2_DVB=m
CONFIG_DVB_B2C2_FLEXCOP=m
CONFIG_VIDEO_SAA7146=m
CONFIG_VIDEO_SAA7146_VV=m
CONFIG_SMS_SIANO_MDTV=m
CONFIG_SMS_SIANO_RC=y
# CONFIG_SMS_SIANO_DEBUGFS is not set

#
# Media ancillary drivers (tuners, sensors, i2c, spi, frontends)
#
CONFIG_MEDIA_SUBDRV_AUTOSELECT=y
CONFIG_MEDIA_HIDE_ANCILLARY_SUBDRV=y
CONFIG_MEDIA_ATTACH=y
CONFIG_VIDEO_IR_I2C=m

#
# I2C drivers hidden by 'Autoselect ancillary drivers'
#

#
# Audio decoders, processors and mixers
#
CONFIG_VIDEO_TVAUDIO=m
CONFIG_VIDEO_TDA7432=m
CONFIG_VIDEO_MSP3400=m
CONFIG_VIDEO_CS3308=m
CONFIG_VIDEO_CS5345=m
CONFIG_VIDEO_CS53L32A=m
CONFIG_VIDEO_WM8775=m
CONFIG_VIDEO_WM8739=m
CONFIG_VIDEO_VP27SMPX=m

#
# RDS decoders
#
CONFIG_VIDEO_SAA6588=m

#
# Video decoders
#
CONFIG_VIDEO_SAA711X=m

#
# Video and audio decoders
#
CONFIG_VIDEO_SAA717X=m
CONFIG_VIDEO_CX25840=m

#
# Video encoders
#
CONFIG_VIDEO_SAA7127=m

#
# Camera sensor devices
#

#
# Lens drivers
#

#
# Flash devices
#

#
# Video improvement chips
#
CONFIG_VIDEO_UPD64031A=m
CONFIG_VIDEO_UPD64083=m

#
# Audio/Video compression chips
#
CONFIG_VIDEO_SAA6752HS=m

#
# SDR tuner chips
#

#
# Miscellaneous helper chips
#
CONFIG_VIDEO_M52790=m

#
# SPI drivers hidden by 'Autoselect ancillary drivers'
#

#
# Media SPI Adapters
#
# CONFIG_CXD2880_SPI_DRV is not set
# end of Media SPI Adapters

CONFIG_MEDIA_TUNER=m

#
# Tuner drivers hidden by 'Autoselect ancillary drivers'
#
CONFIG_MEDIA_TUNER_SIMPLE=m
CONFIG_MEDIA_TUNER_TDA18250=m
CONFIG_MEDIA_TUNER_TDA8290=m
CONFIG_MEDIA_TUNER_TDA827X=m
CONFIG_MEDIA_TUNER_TDA18271=m
CONFIG_MEDIA_TUNER_TDA9887=m
CONFIG_MEDIA_TUNER_TEA5761=m
CONFIG_MEDIA_TUNER_TEA5767=m
CONFIG_MEDIA_TUNER_MT20XX=m
CONFIG_MEDIA_TUNER_MT2060=m
CONFIG_MEDIA_TUNER_MT2063=m
CONFIG_MEDIA_TUNER_MT2266=m
CONFIG_MEDIA_TUNER_MT2131=m
CONFIG_MEDIA_TUNER_QT1010=m
CONFIG_MEDIA_TUNER_XC2028=m
CONFIG_MEDIA_TUNER_XC5000=m
CONFIG_MEDIA_TUNER_XC4000=m
CONFIG_MEDIA_TUNER_MXL5005S=m
CONFIG_MEDIA_TUNER_MXL5007T=m
CONFIG_MEDIA_TUNER_MC44S803=m
CONFIG_MEDIA_TUNER_MAX2165=m
CONFIG_MEDIA_TUNER_TDA18218=m
CONFIG_MEDIA_TUNER_FC0011=m
CONFIG_MEDIA_TUNER_FC0012=m
CONFIG_MEDIA_TUNER_FC0013=m
CONFIG_MEDIA_TUNER_TDA18212=m
CONFIG_MEDIA_TUNER_E4000=m
CONFIG_MEDIA_TUNER_FC2580=m
CONFIG_MEDIA_TUNER_M88RS6000T=m
CONFIG_MEDIA_TUNER_TUA9001=m
CONFIG_MEDIA_TUNER_SI2157=m
CONFIG_MEDIA_TUNER_IT913X=m
CONFIG_MEDIA_TUNER_R820T=m
CONFIG_MEDIA_TUNER_QM1D1C0042=m
CONFIG_MEDIA_TUNER_QM1D1B0004=m

#
# DVB Frontend drivers hidden by 'Autoselect ancillary drivers'
#

#
# Multistandard (satellite) frontends
#
CONFIG_DVB_STB0899=m
CONFIG_DVB_STB6100=m
CONFIG_DVB_STV090x=m
CONFIG_DVB_STV0910=m
CONFIG_DVB_STV6110x=m
CONFIG_DVB_STV6111=m
CONFIG_DVB_MXL5XX=m
CONFIG_DVB_M88DS3103=m

#
# Multistandard (cable + terrestrial) frontends
#
CONFIG_DVB_DRXK=m
CONFIG_DVB_TDA18271C2DD=m
CONFIG_DVB_SI2165=m
CONFIG_DVB_MN88472=m
CONFIG_DVB_MN88473=m

#
# DVB-S (satellite) frontends
#
CONFIG_DVB_CX24110=m
CONFIG_DVB_CX24123=m
CONFIG_DVB_MT312=m
CONFIG_DVB_ZL10036=m
CONFIG_DVB_ZL10039=m
CONFIG_DVB_S5H1420=m
CONFIG_DVB_STV0288=m
CONFIG_DVB_STB6000=m
CONFIG_DVB_STV0299=m
CONFIG_DVB_STV6110=m
CONFIG_DVB_STV0900=m
CONFIG_DVB_TDA8083=m
CONFIG_DVB_TDA10086=m
CONFIG_DVB_TDA8261=m
CONFIG_DVB_VES1X93=m
CONFIG_DVB_TUNER_ITD1000=m
CONFIG_DVB_TUNER_CX24113=m
CONFIG_DVB_TDA826X=m
CONFIG_DVB_TUA6100=m
CONFIG_DVB_CX24116=m
CONFIG_DVB_CX24117=m
CONFIG_DVB_CX24120=m
CONFIG_DVB_SI21XX=m
CONFIG_DVB_TS2020=m
CONFIG_DVB_DS3000=m
CONFIG_DVB_MB86A16=m
CONFIG_DVB_TDA10071=m

#
# DVB-T (terrestrial) frontends
#
CONFIG_DVB_SP8870=m
CONFIG_DVB_SP887X=m
CONFIG_DVB_CX22700=m
CONFIG_DVB_CX22702=m
CONFIG_DVB_DRXD=m
CONFIG_DVB_L64781=m
CONFIG_DVB_TDA1004X=m
CONFIG_DVB_NXT6000=m
CONFIG_DVB_MT352=m
CONFIG_DVB_ZL10353=m
CONFIG_DVB_DIB3000MB=m
CONFIG_DVB_DIB3000MC=m
CONFIG_DVB_DIB7000M=m
CONFIG_DVB_DIB7000P=m
CONFIG_DVB_TDA10048=m
CONFIG_DVB_AF9013=m
CONFIG_DVB_EC100=m
CONFIG_DVB_STV0367=m
CONFIG_DVB_CXD2820R=m
CONFIG_DVB_CXD2841ER=m
CONFIG_DVB_RTL2830=m
CONFIG_DVB_RTL2832=m
CONFIG_DVB_SI2168=m
CONFIG_DVB_GP8PSK_FE=m

#
# DVB-C (cable) frontends
#
CONFIG_DVB_VES1820=m
CONFIG_DVB_TDA10021=m
CONFIG_DVB_TDA10023=m
CONFIG_DVB_STV0297=m

#
# ATSC (North American/Korean Terrestrial/Cable DTV) frontends
#
CONFIG_DVB_NXT200X=m
CONFIG_DVB_OR51211=m
CONFIG_DVB_OR51132=m
CONFIG_DVB_BCM3510=m
CONFIG_DVB_LGDT330X=m
CONFIG_DVB_LGDT3305=m
CONFIG_DVB_LGDT3306A=m
CONFIG_DVB_LG2160=m
CONFIG_DVB_S5H1409=m
CONFIG_DVB_AU8522=m
CONFIG_DVB_AU8522_DTV=m
CONFIG_DVB_AU8522_V4L=m
CONFIG_DVB_S5H1411=m

#
# ISDB-T (terrestrial) frontends
#
CONFIG_DVB_S921=m
CONFIG_DVB_DIB8000=m
CONFIG_DVB_MB86A20S=m

#
# ISDB-S (satellite) & ISDB-T (terrestrial) frontends
#
CONFIG_DVB_TC90522=m

#
# Digital terrestrial only tuners/PLL
#
CONFIG_DVB_PLL=m
CONFIG_DVB_TUNER_DIB0070=m
CONFIG_DVB_TUNER_DIB0090=m

#
# SEC control devices for DVB-S
#
CONFIG_DVB_DRX39XYJ=m
CONFIG_DVB_LNBH25=m
CONFIG_DVB_LNBP21=m
CONFIG_DVB_LNBP22=m
CONFIG_DVB_ISL6405=m
CONFIG_DVB_ISL6421=m
CONFIG_DVB_ISL6423=m
CONFIG_DVB_A8293=m
CONFIG_DVB_LGS8GXX=m
CONFIG_DVB_ATBM8830=m
CONFIG_DVB_TDA665x=m
CONFIG_DVB_IX2505V=m
CONFIG_DVB_M88RS2000=m
CONFIG_DVB_AF9033=m

#
# Common Interface (EN50221) controller drivers
#
CONFIG_DVB_CXD2099=m

#
# Tools to develop new frontends
#
CONFIG_DVB_DUMMY_FE=m

#
# Graphics support
#
CONFIG_AGP=y
CONFIG_AGP_AMD64=y
CONFIG_AGP_INTEL=y
CONFIG_AGP_SIS=y
CONFIG_AGP_VIA=y
CONFIG_INTEL_GTT=y
CONFIG_VGA_ARB=y
CONFIG_VGA_ARB_MAX_GPUS=64
CONFIG_VGA_SWITCHEROO=y
CONFIG_DRM=m
CONFIG_DRM_MIPI_DSI=y
CONFIG_DRM_DP_AUX_CHARDEV=y
# CONFIG_DRM_DEBUG_SELFTEST is not set
CONFIG_DRM_KMS_HELPER=m
CONFIG_DRM_KMS_FB_HELPER=y
CONFIG_DRM_FBDEV_EMULATION=y
CONFIG_DRM_FBDEV_OVERALLOC=100
CONFIG_DRM_LOAD_EDID_FIRMWARE=y
# CONFIG_DRM_DP_CEC is not set
CONFIG_DRM_TTM=m
CONFIG_DRM_TTM_DMA_PAGE_POOL=y
CONFIG_DRM_VRAM_HELPER=m
CONFIG_DRM_TTM_HELPER=m
CONFIG_DRM_GEM_SHMEM_HELPER=y

#
# I2C encoder or helper chips
#
CONFIG_DRM_I2C_CH7006=m
CONFIG_DRM_I2C_SIL164=m
# CONFIG_DRM_I2C_NXP_TDA998X is not set
# CONFIG_DRM_I2C_NXP_TDA9950 is not set
# end of I2C encoder or helper chips

#
# ARM devices
#
# end of ARM devices

# CONFIG_DRM_RADEON is not set
# CONFIG_DRM_AMDGPU is not set
# CONFIG_DRM_NOUVEAU is not set
CONFIG_DRM_I915=m
CONFIG_DRM_I915_FORCE_PROBE=""
CONFIG_DRM_I915_CAPTURE_ERROR=y
CONFIG_DRM_I915_COMPRESS_ERROR=y
CONFIG_DRM_I915_USERPTR=y
CONFIG_DRM_I915_GVT=y
CONFIG_DRM_I915_GVT_KVMGT=m
CONFIG_DRM_I915_USERFAULT_AUTOSUSPEND=250
CONFIG_DRM_I915_HEARTBEAT_INTERVAL=2500
CONFIG_DRM_I915_PREEMPT_TIMEOUT=640
CONFIG_DRM_I915_MAX_REQUEST_BUSYWAIT=8000
CONFIG_DRM_I915_STOP_TIMEOUT=100
CONFIG_DRM_I915_TIMESLICE_DURATION=1
CONFIG_DRM_VGEM=m
# CONFIG_DRM_VKMS is not set
CONFIG_DRM_VMWGFX=m
CONFIG_DRM_VMWGFX_FBCON=y
CONFIG_DRM_GMA500=m
CONFIG_DRM_GMA600=y
CONFIG_DRM_GMA3600=y
CONFIG_DRM_UDL=m
CONFIG_DRM_AST=m
CONFIG_DRM_MGAG200=m
CONFIG_DRM_CIRRUS_QEMU=m
CONFIG_DRM_QXL=m
CONFIG_DRM_BOCHS=m
CONFIG_DRM_VIRTIO_GPU=m
CONFIG_DRM_PANEL=y

#
# Display Panels
#
# CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN is not set
# end of Display Panels

CONFIG_DRM_BRIDGE=y
CONFIG_DRM_PANEL_BRIDGE=y

#
# Display Interface Bridges
#
# CONFIG_DRM_ANALOGIX_ANX78XX is not set
# end of Display Interface Bridges

# CONFIG_DRM_ETNAVIV is not set
# CONFIG_DRM_GM12U320 is not set
# CONFIG_TINYDRM_HX8357D is not set
# CONFIG_TINYDRM_ILI9225 is not set
# CONFIG_TINYDRM_ILI9341 is not set
# CONFIG_TINYDRM_ILI9486 is not set
# CONFIG_TINYDRM_MI0283QT is not set
# CONFIG_TINYDRM_REPAPER is not set
# CONFIG_TINYDRM_ST7586 is not set
# CONFIG_TINYDRM_ST7735R is not set
# CONFIG_DRM_XEN is not set
# CONFIG_DRM_VBOXVIDEO is not set
# CONFIG_DRM_LEGACY is not set
CONFIG_DRM_PANEL_ORIENTATION_QUIRKS=y

#
# Frame buffer Devices
#
CONFIG_FB_CMDLINE=y
CONFIG_FB_NOTIFY=y
CONFIG_FB=y
# CONFIG_FIRMWARE_EDID is not set
CONFIG_FB_BOOT_VESA_SUPPORT=y
CONFIG_FB_CFB_FILLRECT=y
CONFIG_FB_CFB_COPYAREA=y
CONFIG_FB_CFB_IMAGEBLIT=y
CONFIG_FB_SYS_FILLRECT=m
CONFIG_FB_SYS_COPYAREA=m
CONFIG_FB_SYS_IMAGEBLIT=m
# CONFIG_FB_FOREIGN_ENDIAN is not set
CONFIG_FB_SYS_FOPS=m
CONFIG_FB_DEFERRED_IO=y
# CONFIG_FB_MODE_HELPERS is not set
CONFIG_FB_TILEBLITTING=y

#
# Frame buffer hardware drivers
#
# CONFIG_FB_CIRRUS is not set
# CONFIG_FB_PM2 is not set
# CONFIG_FB_CYBER2000 is not set
# CONFIG_FB_ARC is not set
# CONFIG_FB_ASILIANT is not set
# CONFIG_FB_IMSTT is not set
# CONFIG_FB_VGA16 is not set
# CONFIG_FB_UVESA is not set
CONFIG_FB_VESA=y
CONFIG_FB_EFI=y
# CONFIG_FB_N411 is not set
# CONFIG_FB_HGA is not set
# CONFIG_FB_OPENCORES is not set
# CONFIG_FB_S1D13XXX is not set
# CONFIG_FB_NVIDIA is not set
# CONFIG_FB_RIVA is not set
# CONFIG_FB_I740 is not set
# CONFIG_FB_LE80578 is not set
# CONFIG_FB_MATROX is not set
# CONFIG_FB_RADEON is not set
# CONFIG_FB_ATY128 is not set
# CONFIG_FB_ATY is not set
# CONFIG_FB_S3 is not set
# CONFIG_FB_SAVAGE is not set
# CONFIG_FB_SIS is not set
# CONFIG_FB_VIA is not set
# CONFIG_FB_NEOMAGIC is not set
# CONFIG_FB_KYRO is not set
# CONFIG_FB_3DFX is not set
# CONFIG_FB_VOODOO1 is not set
# CONFIG_FB_VT8623 is not set
# CONFIG_FB_TRIDENT is not set
# CONFIG_FB_ARK is not set
# CONFIG_FB_PM3 is not set
# CONFIG_FB_CARMINE is not set
# CONFIG_FB_SM501 is not set
# CONFIG_FB_SMSCUFX is not set
# CONFIG_FB_UDL is not set
# CONFIG_FB_IBM_GXT4500 is not set
# CONFIG_FB_VIRTUAL is not set
# CONFIG_XEN_FBDEV_FRONTEND is not set
# CONFIG_FB_METRONOME is not set
# CONFIG_FB_MB862XX is not set
CONFIG_FB_HYPERV=m
# CONFIG_FB_SIMPLE is not set
# CONFIG_FB_SM712 is not set
# end of Frame buffer Devices

#
# Backlight & LCD device support
#
CONFIG_LCD_CLASS_DEVICE=m
# CONFIG_LCD_L4F00242T03 is not set
# CONFIG_LCD_LMS283GF05 is not set
# CONFIG_LCD_LTV350QV is not set
# CONFIG_LCD_ILI922X is not set
# CONFIG_LCD_ILI9320 is not set
# CONFIG_LCD_TDO24M is not set
# CONFIG_LCD_VGG2432A4 is not set
CONFIG_LCD_PLATFORM=m
# CONFIG_LCD_AMS369FG06 is not set
# CONFIG_LCD_LMS501KF03 is not set
# CONFIG_LCD_HX8357 is not set
# CONFIG_LCD_OTM3225A is not set
CONFIG_BACKLIGHT_CLASS_DEVICE=y
# CONFIG_BACKLIGHT_GENERIC is not set
# CONFIG_BACKLIGHT_PWM is not set
CONFIG_BACKLIGHT_APPLE=m
# CONFIG_BACKLIGHT_QCOM_WLED is not set
# CONFIG_BACKLIGHT_SAHARA is not set
# CONFIG_BACKLIGHT_ADP8860 is not set
# CONFIG_BACKLIGHT_ADP8870 is not set
# CONFIG_BACKLIGHT_LM3630A is not set
# CONFIG_BACKLIGHT_LM3639 is not set
CONFIG_BACKLIGHT_LP855X=m
# CONFIG_BACKLIGHT_GPIO is not set
# CONFIG_BACKLIGHT_LV5207LP is not set
# CONFIG_BACKLIGHT_BD6107 is not set
# CONFIG_BACKLIGHT_ARCXCNN is not set
# end of Backlight & LCD device support

CONFIG_HDMI=y

#
# Console display driver support
#
CONFIG_VGA_CONSOLE=y
CONFIG_VGACON_SOFT_SCROLLBACK=y
CONFIG_VGACON_SOFT_SCROLLBACK_SIZE=64
# CONFIG_VGACON_SOFT_SCROLLBACK_PERSISTENT_ENABLE_BY_DEFAULT is not set
CONFIG_DUMMY_CONSOLE=y
CONFIG_DUMMY_CONSOLE_COLUMNS=80
CONFIG_DUMMY_CONSOLE_ROWS=25
CONFIG_FRAMEBUFFER_CONSOLE=y
CONFIG_FRAMEBUFFER_CONSOLE_DETECT_PRIMARY=y
CONFIG_FRAMEBUFFER_CONSOLE_ROTATION=y
# CONFIG_FRAMEBUFFER_CONSOLE_DEFERRED_TAKEOVER is not set
# end of Console display driver support

CONFIG_LOGO=y
# CONFIG_LOGO_LINUX_MONO is not set
# CONFIG_LOGO_LINUX_VGA16 is not set
CONFIG_LOGO_LINUX_CLUT224=y
# end of Graphics support

CONFIG_SOUND=m
CONFIG_SOUND_OSS_CORE=y
CONFIG_SOUND_OSS_CORE_PRECLAIM=y
CONFIG_SND=m
CONFIG_SND_TIMER=m
CONFIG_SND_PCM=m
CONFIG_SND_PCM_ELD=y
CONFIG_SND_HWDEP=m
CONFIG_SND_SEQ_DEVICE=m
CONFIG_SND_RAWMIDI=m
CONFIG_SND_COMPRESS_OFFLOAD=m
CONFIG_SND_JACK=y
CONFIG_SND_JACK_INPUT_DEV=y
CONFIG_SND_OSSEMUL=y
# CONFIG_SND_MIXER_OSS is not set
# CONFIG_SND_PCM_OSS is not set
CONFIG_SND_PCM_TIMER=y
CONFIG_SND_HRTIMER=m
CONFIG_SND_DYNAMIC_MINORS=y
CONFIG_SND_MAX_CARDS=32
# CONFIG_SND_SUPPORT_OLD_API is not set
CONFIG_SND_PROC_FS=y
CONFIG_SND_VERBOSE_PROCFS=y
# CONFIG_SND_VERBOSE_PRINTK is not set
# CONFIG_SND_DEBUG is not set
CONFIG_SND_VMASTER=y
CONFIG_SND_DMA_SGBUF=y
CONFIG_SND_SEQUENCER=m
CONFIG_SND_SEQ_DUMMY=m
CONFIG_SND_SEQUENCER_OSS=m
CONFIG_SND_SEQ_HRTIMER_DEFAULT=y
CONFIG_SND_SEQ_MIDI_EVENT=m
CONFIG_SND_SEQ_MIDI=m
CONFIG_SND_SEQ_MIDI_EMUL=m
CONFIG_SND_SEQ_VIRMIDI=m
CONFIG_SND_MPU401_UART=m
CONFIG_SND_OPL3_LIB=m
CONFIG_SND_OPL3_LIB_SEQ=m
CONFIG_SND_VX_LIB=m
CONFIG_SND_AC97_CODEC=m
CONFIG_SND_DRIVERS=y
CONFIG_SND_PCSP=m
CONFIG_SND_DUMMY=m
CONFIG_SND_ALOOP=m
CONFIG_SND_VIRMIDI=m
CONFIG_SND_MTPAV=m
# CONFIG_SND_MTS64 is not set
# CONFIG_SND_SERIAL_U16550 is not set
CONFIG_SND_MPU401=m
# CONFIG_SND_PORTMAN2X4 is not set
CONFIG_SND_AC97_POWER_SAVE=y
CONFIG_SND_AC97_POWER_SAVE_DEFAULT=5
CONFIG_SND_PCI=y
CONFIG_SND_AD1889=m
# CONFIG_SND_ALS300 is not set
# CONFIG_SND_ALS4000 is not set
CONFIG_SND_ALI5451=m
CONFIG_SND_ASIHPI=m
CONFIG_SND_ATIIXP=m
CONFIG_SND_ATIIXP_MODEM=m
CONFIG_SND_AU8810=m
CONFIG_SND_AU8820=m
CONFIG_SND_AU8830=m
# CONFIG_SND_AW2 is not set
# CONFIG_SND_AZT3328 is not set
CONFIG_SND_BT87X=m
# CONFIG_SND_BT87X_OVERCLOCK is not set
CONFIG_SND_CA0106=m
CONFIG_SND_CMIPCI=m
CONFIG_SND_OXYGEN_LIB=m
CONFIG_SND_OXYGEN=m
# CONFIG_SND_CS4281 is not set
CONFIG_SND_CS46XX=m
CONFIG_SND_CS46XX_NEW_DSP=y
CONFIG_SND_CTXFI=m
CONFIG_SND_DARLA20=m
CONFIG_SND_GINA20=m
CONFIG_SND_LAYLA20=m
CONFIG_SND_DARLA24=m
CONFIG_SND_GINA24=m
CONFIG_SND_LAYLA24=m
CONFIG_SND_MONA=m
CONFIG_SND_MIA=m
CONFIG_SND_ECHO3G=m
CONFIG_SND_INDIGO=m
CONFIG_SND_INDIGOIO=m
CONFIG_SND_INDIGODJ=m
CONFIG_SND_INDIGOIOX=m
CONFIG_SND_INDIGODJX=m
CONFIG_SND_EMU10K1=m
CONFIG_SND_EMU10K1_SEQ=m
CONFIG_SND_EMU10K1X=m
CONFIG_SND_ENS1370=m
CONFIG_SND_ENS1371=m
# CONFIG_SND_ES1938 is not set
CONFIG_SND_ES1968=m
CONFIG_SND_ES1968_INPUT=y
CONFIG_SND_ES1968_RADIO=y
# CONFIG_SND_FM801 is not set
CONFIG_SND_HDSP=m
CONFIG_SND_HDSPM=m
CONFIG_SND_ICE1712=m
CONFIG_SND_ICE1724=m
CONFIG_SND_INTEL8X0=m
CONFIG_SND_INTEL8X0M=m
CONFIG_SND_KORG1212=m
CONFIG_SND_LOLA=m
CONFIG_SND_LX6464ES=m
CONFIG_SND_MAESTRO3=m
CONFIG_SND_MAESTRO3_INPUT=y
CONFIG_SND_MIXART=m
# CONFIG_SND_NM256 is not set
CONFIG_SND_PCXHR=m
# CONFIG_SND_RIPTIDE is not set
CONFIG_SND_RME32=m
CONFIG_SND_RME96=m
CONFIG_SND_RME9652=m
# CONFIG_SND_SONICVIBES is not set
CONFIG_SND_TRIDENT=m
CONFIG_SND_VIA82XX=m
CONFIG_SND_VIA82XX_MODEM=m
CONFIG_SND_VIRTUOSO=m
CONFIG_SND_VX222=m
# CONFIG_SND_YMFPCI is not set

#
# HD-Audio
#
CONFIG_SND_HDA=m
CONFIG_SND_HDA_INTEL=m
CONFIG_SND_HDA_HWDEP=y
CONFIG_SND_HDA_RECONFIG=y
CONFIG_SND_HDA_INPUT_BEEP=y
CONFIG_SND_HDA_INPUT_BEEP_MODE=0
CONFIG_SND_HDA_PATCH_LOADER=y
CONFIG_SND_HDA_CODEC_REALTEK=m
CONFIG_SND_HDA_CODEC_ANALOG=m
CONFIG_SND_HDA_CODEC_SIGMATEL=m
CONFIG_SND_HDA_CODEC_VIA=m
CONFIG_SND_HDA_CODEC_HDMI=m
CONFIG_SND_HDA_CODEC_CIRRUS=m
CONFIG_SND_HDA_CODEC_CONEXANT=m
CONFIG_SND_HDA_CODEC_CA0110=m
CONFIG_SND_HDA_CODEC_CA0132=m
CONFIG_SND_HDA_CODEC_CA0132_DSP=y
CONFIG_SND_HDA_CODEC_CMEDIA=m
CONFIG_SND_HDA_CODEC_SI3054=m
CONFIG_SND_HDA_GENERIC=m
CONFIG_SND_HDA_POWER_SAVE_DEFAULT=0
# end of HD-Audio

CONFIG_SND_HDA_CORE=m
CONFIG_SND_HDA_DSP_LOADER=y
CONFIG_SND_HDA_COMPONENT=y
CONFIG_SND_HDA_I915=y
CONFIG_SND_HDA_EXT_CORE=m
CONFIG_SND_HDA_PREALLOC_SIZE=512
CONFIG_SND_INTEL_NHLT=y
CONFIG_SND_INTEL_DSP_CONFIG=m
# CONFIG_SND_SPI is not set
CONFIG_SND_USB=y
CONFIG_SND_USB_AUDIO=m
CONFIG_SND_USB_AUDIO_USE_MEDIA_CONTROLLER=y
CONFIG_SND_USB_UA101=m
CONFIG_SND_USB_USX2Y=m
CONFIG_SND_USB_CAIAQ=m
CONFIG_SND_USB_CAIAQ_INPUT=y
CONFIG_SND_USB_US122L=m
CONFIG_SND_USB_6FIRE=m
CONFIG_SND_USB_HIFACE=m
CONFIG_SND_BCD2000=m
CONFIG_SND_USB_LINE6=m
CONFIG_SND_USB_POD=m
CONFIG_SND_USB_PODHD=m
CONFIG_SND_USB_TONEPORT=m
CONFIG_SND_USB_VARIAX=m
CONFIG_SND_FIREWIRE=y
CONFIG_SND_FIREWIRE_LIB=m
# CONFIG_SND_DICE is not set
# CONFIG_SND_OXFW is not set
CONFIG_SND_ISIGHT=m
# CONFIG_SND_FIREWORKS is not set
# CONFIG_SND_BEBOB is not set
# CONFIG_SND_FIREWIRE_DIGI00X is not set
# CONFIG_SND_FIREWIRE_TASCAM is not set
# CONFIG_SND_FIREWIRE_MOTU is not set
# CONFIG_SND_FIREFACE is not set
CONFIG_SND_SOC=m
CONFIG_SND_SOC_COMPRESS=y
CONFIG_SND_SOC_TOPOLOGY=y
CONFIG_SND_SOC_ACPI=m
# CONFIG_SND_SOC_AMD_ACP is not set
# CONFIG_SND_SOC_AMD_ACP3x is not set
# CONFIG_SND_ATMEL_SOC is not set
# CONFIG_SND_BCM63XX_I2S_WHISTLER is not set
# CONFIG_SND_DESIGNWARE_I2S is not set

#
# SoC Audio for Freescale CPUs
#

#
# Common SoC Audio options for Freescale CPUs:
#
# CONFIG_SND_SOC_FSL_ASRC is not set
# CONFIG_SND_SOC_FSL_SAI is not set
# CONFIG_SND_SOC_FSL_AUDMIX is not set
# CONFIG_SND_SOC_FSL_SSI is not set
# CONFIG_SND_SOC_FSL_SPDIF is not set
# CONFIG_SND_SOC_FSL_ESAI is not set
# CONFIG_SND_SOC_FSL_MICFIL is not set
# CONFIG_SND_SOC_IMX_AUDMUX is not set
# end of SoC Audio for Freescale CPUs

# CONFIG_SND_I2S_HI6210_I2S is not set
# CONFIG_SND_SOC_IMG is not set
CONFIG_SND_SOC_INTEL_SST_TOPLEVEL=y
CONFIG_SND_SST_IPC=m
CONFIG_SND_SST_IPC_ACPI=m
CONFIG_SND_SOC_INTEL_SST_ACPI=m
CONFIG_SND_SOC_INTEL_SST=m
CONFIG_SND_SOC_INTEL_SST_FIRMWARE=m
CONFIG_SND_SOC_INTEL_HASWELL=m
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI is not set
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
CONFIG_SND_SOC_INTEL_SKYLAKE=m
CONFIG_SND_SOC_INTEL_SKL=m
CONFIG_SND_SOC_INTEL_APL=m
CONFIG_SND_SOC_INTEL_KBL=m
CONFIG_SND_SOC_INTEL_GLK=m
CONFIG_SND_SOC_INTEL_CNL=m
CONFIG_SND_SOC_INTEL_CFL=m
# CONFIG_SND_SOC_INTEL_CML_H is not set
# CONFIG_SND_SOC_INTEL_CML_LP is not set
CONFIG_SND_SOC_INTEL_SKYLAKE_FAMILY=m
CONFIG_SND_SOC_INTEL_SKYLAKE_SSP_CLK=m
# CONFIG_SND_SOC_INTEL_SKYLAKE_HDAUDIO_CODEC is not set
CONFIG_SND_SOC_INTEL_SKYLAKE_COMMON=m
CONFIG_SND_SOC_ACPI_INTEL_MATCH=m
CONFIG_SND_SOC_INTEL_MACH=y
# CONFIG_SND_SOC_INTEL_USER_FRIENDLY_LONG_NAMES is not set
CONFIG_SND_SOC_INTEL_HASWELL_MACH=m
# CONFIG_SND_SOC_INTEL_BDW_RT5650_MACH is not set
CONFIG_SND_SOC_INTEL_BDW_RT5677_MACH=m
CONFIG_SND_SOC_INTEL_BROADWELL_MACH=m
CONFIG_SND_SOC_INTEL_BYTCR_RT5640_MACH=m
CONFIG_SND_SOC_INTEL_BYTCR_RT5651_MACH=m
CONFIG_SND_SOC_INTEL_CHT_BSW_RT5672_MACH=m
CONFIG_SND_SOC_INTEL_CHT_BSW_RT5645_MACH=m
CONFIG_SND_SOC_INTEL_CHT_BSW_MAX98090_TI_MACH=m
# CONFIG_SND_SOC_INTEL_CHT_BSW_NAU8824_MACH is not set
# CONFIG_SND_SOC_INTEL_BYT_CHT_CX2072X_MACH is not set
CONFIG_SND_SOC_INTEL_BYT_CHT_DA7213_MACH=m
CONFIG_SND_SOC_INTEL_BYT_CHT_ES8316_MACH=m
CONFIG_SND_SOC_INTEL_BYT_CHT_NOCODEC_MACH=m
CONFIG_SND_SOC_INTEL_SKL_RT286_MACH=m
CONFIG_SND_SOC_INTEL_SKL_NAU88L25_SSM4567_MACH=m
CONFIG_SND_SOC_INTEL_SKL_NAU88L25_MAX98357A_MACH=m
CONFIG_SND_SOC_INTEL_DA7219_MAX98357A_GENERIC=m
CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_COMMON=m
CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_MACH=m
CONFIG_SND_SOC_INTEL_BXT_RT298_MACH=m
CONFIG_SND_SOC_INTEL_KBL_RT5663_MAX98927_MACH=m
CONFIG_SND_SOC_INTEL_KBL_RT5663_RT5514_MAX98927_MACH=m
# CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98357A_MACH is not set
# CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98927_MACH is not set
# CONFIG_SND_SOC_INTEL_KBL_RT5660_MACH is not set
# CONFIG_SND_SOC_MTK_BTCVSD is not set
# CONFIG_SND_SOC_SOF_TOPLEVEL is not set

#
# STMicroelectronics STM32 SOC audio support
#
# end of STMicroelectronics STM32 SOC audio support

# CONFIG_SND_SOC_XILINX_I2S is not set
# CONFIG_SND_SOC_XILINX_AUDIO_FORMATTER is not set
# CONFIG_SND_SOC_XILINX_SPDIF is not set
# CONFIG_SND_SOC_XTFPGA_I2S is not set
# CONFIG_ZX_TDM is not set
CONFIG_SND_SOC_I2C_AND_SPI=m

#
# CODEC drivers
#
# CONFIG_SND_SOC_AC97_CODEC is not set
# CONFIG_SND_SOC_ADAU1701 is not set
# CONFIG_SND_SOC_ADAU1761_I2C is not set
# CONFIG_SND_SOC_ADAU1761_SPI is not set
# CONFIG_SND_SOC_ADAU7002 is not set
# CONFIG_SND_SOC_ADAU7118_HW is not set
# CONFIG_SND_SOC_ADAU7118_I2C is not set
# CONFIG_SND_SOC_AK4104 is not set
# CONFIG_SND_SOC_AK4118 is not set
# CONFIG_SND_SOC_AK4458 is not set
# CONFIG_SND_SOC_AK4554 is not set
# CONFIG_SND_SOC_AK4613 is not set
# CONFIG_SND_SOC_AK4642 is not set
# CONFIG_SND_SOC_AK5386 is not set
# CONFIG_SND_SOC_AK5558 is not set
# CONFIG_SND_SOC_ALC5623 is not set
# CONFIG_SND_SOC_BD28623 is not set
# CONFIG_SND_SOC_BT_SCO is not set
# CONFIG_SND_SOC_CS35L32 is not set
# CONFIG_SND_SOC_CS35L33 is not set
# CONFIG_SND_SOC_CS35L34 is not set
# CONFIG_SND_SOC_CS35L35 is not set
# CONFIG_SND_SOC_CS35L36 is not set
# CONFIG_SND_SOC_CS42L42 is not set
# CONFIG_SND_SOC_CS42L51_I2C is not set
# CONFIG_SND_SOC_CS42L52 is not set
# CONFIG_SND_SOC_CS42L56 is not set
# CONFIG_SND_SOC_CS42L73 is not set
# CONFIG_SND_SOC_CS4265 is not set
# CONFIG_SND_SOC_CS4270 is not set
# CONFIG_SND_SOC_CS4271_I2C is not set
# CONFIG_SND_SOC_CS4271_SPI is not set
# CONFIG_SND_SOC_CS42XX8_I2C is not set
# CONFIG_SND_SOC_CS43130 is not set
# CONFIG_SND_SOC_CS4341 is not set
# CONFIG_SND_SOC_CS4349 is not set
# CONFIG_SND_SOC_CS53L30 is not set
# CONFIG_SND_SOC_CX2072X is not set
CONFIG_SND_SOC_DA7213=m
CONFIG_SND_SOC_DA7219=m
CONFIG_SND_SOC_DMIC=m
# CONFIG_SND_SOC_ES7134 is not set
# CONFIG_SND_SOC_ES7241 is not set
CONFIG_SND_SOC_ES8316=m
# CONFIG_SND_SOC_ES8328_I2C is not set
# CONFIG_SND_SOC_ES8328_SPI is not set
# CONFIG_SND_SOC_GTM601 is not set
CONFIG_SND_SOC_HDAC_HDMI=m
# CONFIG_SND_SOC_INNO_RK3036 is not set
# CONFIG_SND_SOC_MAX98088 is not set
CONFIG_SND_SOC_MAX98090=m
CONFIG_SND_SOC_MAX98357A=m
# CONFIG_SND_SOC_MAX98504 is not set
# CONFIG_SND_SOC_MAX9867 is not set
CONFIG_SND_SOC_MAX98927=m
# CONFIG_SND_SOC_MAX98373 is not set
# CONFIG_SND_SOC_MAX9860 is not set
# CONFIG_SND_SOC_MSM8916_WCD_DIGITAL is not set
# CONFIG_SND_SOC_PCM1681 is not set
# CONFIG_SND_SOC_PCM1789_I2C is not set
# CONFIG_SND_SOC_PCM179X_I2C is not set
# CONFIG_SND_SOC_PCM179X_SPI is not set
# CONFIG_SND_SOC_PCM186X_I2C is not set
# CONFIG_SND_SOC_PCM186X_SPI is not set
# CONFIG_SND_SOC_PCM3060_I2C is not set
# CONFIG_SND_SOC_PCM3060_SPI is not set
# CONFIG_SND_SOC_PCM3168A_I2C is not set
# CONFIG_SND_SOC_PCM3168A_SPI is not set
# CONFIG_SND_SOC_PCM512x_I2C is not set
# CONFIG_SND_SOC_PCM512x_SPI is not set
# CONFIG_SND_SOC_RK3328 is not set
CONFIG_SND_SOC_RL6231=m
CONFIG_SND_SOC_RL6347A=m
CONFIG_SND_SOC_RT286=m
CONFIG_SND_SOC_RT298=m
CONFIG_SND_SOC_RT5514=m
CONFIG_SND_SOC_RT5514_SPI=m
# CONFIG_SND_SOC_RT5616 is not set
# CONFIG_SND_SOC_RT5631 is not set
CONFIG_SND_SOC_RT5640=m
CONFIG_SND_SOC_RT5645=m
CONFIG_SND_SOC_RT5651=m
CONFIG_SND_SOC_RT5663=m
CONFIG_SND_SOC_RT5670=m
CONFIG_SND_SOC_RT5677=m
CONFIG_SND_SOC_RT5677_SPI=m
# CONFIG_SND_SOC_SGTL5000 is not set
# CONFIG_SND_SOC_SIMPLE_AMPLIFIER is not set
# CONFIG_SND_SOC_SIRF_AUDIO_CODEC is not set
# CONFIG_SND_SOC_SPDIF is not set
# CONFIG_SND_SOC_SSM2305 is not set
# CONFIG_SND_SOC_SSM2602_SPI is not set
# CONFIG_SND_SOC_SSM2602_I2C is not set
CONFIG_SND_SOC_SSM4567=m
# CONFIG_SND_SOC_STA32X is not set
# CONFIG_SND_SOC_STA350 is not set
# CONFIG_SND_SOC_STI_SAS is not set
# CONFIG_SND_SOC_TAS2552 is not set
# CONFIG_SND_SOC_TAS2562 is not set
# CONFIG_SND_SOC_TAS2770 is not set
# CONFIG_SND_SOC_TAS5086 is not set
# CONFIG_SND_SOC_TAS571X is not set
# CONFIG_SND_SOC_TAS5720 is not set
# CONFIG_SND_SOC_TAS6424 is not set
# CONFIG_SND_SOC_TDA7419 is not set
# CONFIG_SND_SOC_TFA9879 is not set
# CONFIG_SND_SOC_TLV320AIC23_I2C is not set
# CONFIG_SND_SOC_TLV320AIC23_SPI is not set
# CONFIG_SND_SOC_TLV320AIC31XX is not set
# CONFIG_SND_SOC_TLV320AIC32X4_I2C is not set
# CONFIG_SND_SOC_TLV320AIC32X4_SPI is not set
# CONFIG_SND_SOC_TLV320AIC3X is not set
# CONFIG_SND_SOC_TLV320ADCX140 is not set
CONFIG_SND_SOC_TS3A227E=m
# CONFIG_SND_SOC_TSCS42XX is not set
# CONFIG_SND_SOC_TSCS454 is not set
# CONFIG_SND_SOC_UDA1334 is not set
# CONFIG_SND_SOC_WM8510 is not set
# CONFIG_SND_SOC_WM8523 is not set
# CONFIG_SND_SOC_WM8524 is not set
# CONFIG_SND_SOC_WM8580 is not set
# CONFIG_SND_SOC_WM8711 is not set
# CONFIG_SND_SOC_WM8728 is not set
# CONFIG_SND_SOC_WM8731 is not set
# CONFIG_SND_SOC_WM8737 is not set
# CONFIG_SND_SOC_WM8741 is not set
# CONFIG_SND_SOC_WM8750 is not set
# CONFIG_SND_SOC_WM8753 is not set
# CONFIG_SND_SOC_WM8770 is not set
# CONFIG_SND_SOC_WM8776 is not set
# CONFIG_SND_SOC_WM8782 is not set
# CONFIG_SND_SOC_WM8804_I2C is not set
# CONFIG_SND_SOC_WM8804_SPI is not set
# CONFIG_SND_SOC_WM8903 is not set
# CONFIG_SND_SOC_WM8904 is not set
# CONFIG_SND_SOC_WM8960 is not set
# CONFIG_SND_SOC_WM8962 is not set
# CONFIG_SND_SOC_WM8974 is not set
# CONFIG_SND_SOC_WM8978 is not set
# CONFIG_SND_SOC_WM8985 is not set
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
# CONFIG_SND_SOC_MAX9759 is not set
# CONFIG_SND_SOC_MT6351 is not set
# CONFIG_SND_SOC_MT6358 is not set
# CONFIG_SND_SOC_MT6660 is not set
# CONFIG_SND_SOC_NAU8540 is not set
# CONFIG_SND_SOC_NAU8810 is not set
# CONFIG_SND_SOC_NAU8822 is not set
CONFIG_SND_SOC_NAU8824=m
CONFIG_SND_SOC_NAU8825=m
# CONFIG_SND_SOC_TPA6130A2 is not set
# end of CODEC drivers

# CONFIG_SND_SIMPLE_CARD is not set
CONFIG_SND_X86=y
CONFIG_HDMI_LPE_AUDIO=m
CONFIG_SND_SYNTH_EMUX=m
# CONFIG_SND_XEN_FRONTEND is not set
CONFIG_AC97_BUS=m

#
# HID support
#
CONFIG_HID=y
CONFIG_HID_BATTERY_STRENGTH=y
CONFIG_HIDRAW=y
CONFIG_UHID=m
CONFIG_HID_GENERIC=y

#
# Special HID drivers
#
CONFIG_HID_A4TECH=y
# CONFIG_HID_ACCUTOUCH is not set
CONFIG_HID_ACRUX=m
# CONFIG_HID_ACRUX_FF is not set
CONFIG_HID_APPLE=y
CONFIG_HID_APPLEIR=m
# CONFIG_HID_ASUS is not set
CONFIG_HID_AUREAL=m
CONFIG_HID_BELKIN=y
# CONFIG_HID_BETOP_FF is not set
# CONFIG_HID_BIGBEN_FF is not set
CONFIG_HID_CHERRY=y
CONFIG_HID_CHICONY=y
# CONFIG_HID_CORSAIR is not set
# CONFIG_HID_COUGAR is not set
# CONFIG_HID_MACALLY is not set
CONFIG_HID_PRODIKEYS=m
# CONFIG_HID_CMEDIA is not set
# CONFIG_HID_CP2112 is not set
# CONFIG_HID_CREATIVE_SB0540 is not set
CONFIG_HID_CYPRESS=y
CONFIG_HID_DRAGONRISE=m
# CONFIG_DRAGONRISE_FF is not set
# CONFIG_HID_EMS_FF is not set
# CONFIG_HID_ELAN is not set
CONFIG_HID_ELECOM=m
# CONFIG_HID_ELO is not set
CONFIG_HID_EZKEY=y
# CONFIG_HID_GEMBIRD is not set
# CONFIG_HID_GFRM is not set
# CONFIG_HID_GLORIOUS is not set
CONFIG_HID_HOLTEK=m
# CONFIG_HOLTEK_FF is not set
# CONFIG_HID_GT683R is not set
CONFIG_HID_KEYTOUCH=m
CONFIG_HID_KYE=m
CONFIG_HID_UCLOGIC=m
CONFIG_HID_WALTOP=m
# CONFIG_HID_VIEWSONIC is not set
CONFIG_HID_GYRATION=m
CONFIG_HID_ICADE=m
CONFIG_HID_ITE=y
# CONFIG_HID_JABRA is not set
CONFIG_HID_TWINHAN=m
CONFIG_HID_KENSINGTON=y
CONFIG_HID_LCPOWER=m
CONFIG_HID_LED=m
# CONFIG_HID_LENOVO is not set
CONFIG_HID_LOGITECH=y
CONFIG_HID_LOGITECH_DJ=m
CONFIG_HID_LOGITECH_HIDPP=m
# CONFIG_LOGITECH_FF is not set
# CONFIG_LOGIRUMBLEPAD2_FF is not set
# CONFIG_LOGIG940_FF is not set
# CONFIG_LOGIWHEELS_FF is not set
CONFIG_HID_MAGICMOUSE=y
# CONFIG_HID_MALTRON is not set
# CONFIG_HID_MAYFLASH is not set
CONFIG_HID_REDRAGON=y
CONFIG_HID_MICROSOFT=y
CONFIG_HID_MONTEREY=y
CONFIG_HID_MULTITOUCH=m
# CONFIG_HID_NTI is not set
CONFIG_HID_NTRIG=y
CONFIG_HID_ORTEK=m
CONFIG_HID_PANTHERLORD=m
# CONFIG_PANTHERLORD_FF is not set
# CONFIG_HID_PENMOUNT is not set
CONFIG_HID_PETALYNX=m
CONFIG_HID_PICOLCD=m
CONFIG_HID_PICOLCD_FB=y
CONFIG_HID_PICOLCD_BACKLIGHT=y
CONFIG_HID_PICOLCD_LCD=y
CONFIG_HID_PICOLCD_LEDS=y
CONFIG_HID_PICOLCD_CIR=y
CONFIG_HID_PLANTRONICS=y
CONFIG_HID_PRIMAX=m
# CONFIG_HID_RETRODE is not set
CONFIG_HID_ROCCAT=m
CONFIG_HID_SAITEK=m
CONFIG_HID_SAMSUNG=m
CONFIG_HID_SONY=m
# CONFIG_SONY_FF is not set
CONFIG_HID_SPEEDLINK=m
# CONFIG_HID_STEAM is not set
CONFIG_HID_STEELSERIES=m
CONFIG_HID_SUNPLUS=m
CONFIG_HID_RMI=m
CONFIG_HID_GREENASIA=m
# CONFIG_GREENASIA_FF is not set
CONFIG_HID_HYPERV_MOUSE=m
CONFIG_HID_SMARTJOYPLUS=m
# CONFIG_SMARTJOYPLUS_FF is not set
CONFIG_HID_TIVO=m
CONFIG_HID_TOPSEED=m
CONFIG_HID_THINGM=m
CONFIG_HID_THRUSTMASTER=m
# CONFIG_THRUSTMASTER_FF is not set
# CONFIG_HID_UDRAW_PS3 is not set
# CONFIG_HID_U2FZERO is not set
CONFIG_HID_WACOM=m
CONFIG_HID_WIIMOTE=m
# CONFIG_HID_XINMO is not set
CONFIG_HID_ZEROPLUS=m
# CONFIG_ZEROPLUS_FF is not set
CONFIG_HID_ZYDACRON=m
CONFIG_HID_SENSOR_HUB=m
CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
CONFIG_HID_ALPS=m
# CONFIG_HID_MCP2221 is not set
# end of Special HID drivers

#
# USB HID support
#
CONFIG_USB_HID=y
CONFIG_HID_PID=y
CONFIG_USB_HIDDEV=y
# end of USB HID support

#
# I2C HID support
#
CONFIG_I2C_HID=m
# end of I2C HID support

#
# Intel ISH HID support
#
CONFIG_INTEL_ISH_HID=y
# CONFIG_INTEL_ISH_FIRMWARE_DOWNLOADER is not set
# end of Intel ISH HID support
# end of HID support

CONFIG_USB_OHCI_LITTLE_ENDIAN=y
CONFIG_USB_SUPPORT=y
CONFIG_USB_COMMON=y
# CONFIG_USB_LED_TRIG is not set
# CONFIG_USB_ULPI_BUS is not set
# CONFIG_USB_CONN_GPIO is not set
CONFIG_USB_ARCH_HAS_HCD=y
CONFIG_USB=y
CONFIG_USB_PCI=y
CONFIG_USB_ANNOUNCE_NEW_DEVICES=y

#
# Miscellaneous USB options
#
CONFIG_USB_DEFAULT_PERSIST=y
# CONFIG_USB_DYNAMIC_MINORS is not set
# CONFIG_USB_OTG is not set
# CONFIG_USB_OTG_WHITELIST is not set
CONFIG_USB_LEDS_TRIGGER_USBPORT=m
CONFIG_USB_AUTOSUSPEND_DELAY=2
CONFIG_USB_MON=y

#
# USB Host Controller Drivers
#
# CONFIG_USB_C67X00_HCD is not set
CONFIG_USB_XHCI_HCD=y
# CONFIG_USB_XHCI_DBGCAP is not set
CONFIG_USB_XHCI_PCI=y
# CONFIG_USB_XHCI_PLATFORM is not set
CONFIG_USB_EHCI_HCD=y
CONFIG_USB_EHCI_ROOT_HUB_TT=y
CONFIG_USB_EHCI_TT_NEWSCHED=y
CONFIG_USB_EHCI_PCI=y
# CONFIG_USB_EHCI_FSL is not set
# CONFIG_USB_EHCI_HCD_PLATFORM is not set
# CONFIG_USB_OXU210HP_HCD is not set
# CONFIG_USB_ISP116X_HCD is not set
# CONFIG_USB_FOTG210_HCD is not set
# CONFIG_USB_MAX3421_HCD is not set
CONFIG_USB_OHCI_HCD=y
CONFIG_USB_OHCI_HCD_PCI=y
# CONFIG_USB_OHCI_HCD_PLATFORM is not set
CONFIG_USB_UHCI_HCD=y
# CONFIG_USB_U132_HCD is not set
# CONFIG_USB_SL811_HCD is not set
# CONFIG_USB_R8A66597_HCD is not set
# CONFIG_USB_HCD_BCMA is not set
# CONFIG_USB_HCD_SSB is not set
# CONFIG_USB_HCD_TEST_MODE is not set

#
# USB Device Class drivers
#
CONFIG_USB_ACM=m
CONFIG_USB_PRINTER=m
CONFIG_USB_WDM=m
CONFIG_USB_TMC=m

#
# NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may
#

#
# also be needed; see USB_STORAGE Help for more info
#
CONFIG_USB_STORAGE=m
# CONFIG_USB_STORAGE_DEBUG is not set
CONFIG_USB_STORAGE_REALTEK=m
CONFIG_REALTEK_AUTOPM=y
CONFIG_USB_STORAGE_DATAFAB=m
CONFIG_USB_STORAGE_FREECOM=m
CONFIG_USB_STORAGE_ISD200=m
CONFIG_USB_STORAGE_USBAT=m
CONFIG_USB_STORAGE_SDDR09=m
CONFIG_USB_STORAGE_SDDR55=m
CONFIG_USB_STORAGE_JUMPSHOT=m
CONFIG_USB_STORAGE_ALAUDA=m
CONFIG_USB_STORAGE_ONETOUCH=m
CONFIG_USB_STORAGE_KARMA=m
CONFIG_USB_STORAGE_CYPRESS_ATACB=m
CONFIG_USB_STORAGE_ENE_UB6250=m
CONFIG_USB_UAS=m

#
# USB Imaging devices
#
CONFIG_USB_MDC800=m
CONFIG_USB_MICROTEK=m
CONFIG_USBIP_CORE=m
# CONFIG_USBIP_VHCI_HCD is not set
# CONFIG_USBIP_HOST is not set
# CONFIG_USBIP_DEBUG is not set
# CONFIG_USB_CDNS3 is not set
# CONFIG_USB_MUSB_HDRC is not set
# CONFIG_USB_DWC3 is not set
# CONFIG_USB_DWC2 is not set
# CONFIG_USB_CHIPIDEA is not set
# CONFIG_USB_ISP1760 is not set

#
# USB port drivers
#
CONFIG_USB_USS720=m
CONFIG_USB_SERIAL=y
CONFIG_USB_SERIAL_CONSOLE=y
CONFIG_USB_SERIAL_GENERIC=y
# CONFIG_USB_SERIAL_SIMPLE is not set
CONFIG_USB_SERIAL_AIRCABLE=m
CONFIG_USB_SERIAL_ARK3116=m
CONFIG_USB_SERIAL_BELKIN=m
CONFIG_USB_SERIAL_CH341=m
CONFIG_USB_SERIAL_WHITEHEAT=m
CONFIG_USB_SERIAL_DIGI_ACCELEPORT=m
CONFIG_USB_SERIAL_CP210X=m
CONFIG_USB_SERIAL_CYPRESS_M8=m
CONFIG_USB_SERIAL_EMPEG=m
CONFIG_USB_SERIAL_FTDI_SIO=m
CONFIG_USB_SERIAL_VISOR=m
CONFIG_USB_SERIAL_IPAQ=m
CONFIG_USB_SERIAL_IR=m
CONFIG_USB_SERIAL_EDGEPORT=m
CONFIG_USB_SERIAL_EDGEPORT_TI=m
# CONFIG_USB_SERIAL_F81232 is not set
# CONFIG_USB_SERIAL_F8153X is not set
CONFIG_USB_SERIAL_GARMIN=m
CONFIG_USB_SERIAL_IPW=m
CONFIG_USB_SERIAL_IUU=m
CONFIG_USB_SERIAL_KEYSPAN_PDA=m
CONFIG_USB_SERIAL_KEYSPAN=m
CONFIG_USB_SERIAL_KLSI=m
CONFIG_USB_SERIAL_KOBIL_SCT=m
CONFIG_USB_SERIAL_MCT_U232=m
# CONFIG_USB_SERIAL_METRO is not set
CONFIG_USB_SERIAL_MOS7720=m
CONFIG_USB_SERIAL_MOS7715_PARPORT=y
CONFIG_USB_SERIAL_MOS7840=m
# CONFIG_USB_SERIAL_MXUPORT is not set
CONFIG_USB_SERIAL_NAVMAN=m
CONFIG_USB_SERIAL_PL2303=m
CONFIG_USB_SERIAL_OTI6858=m
CONFIG_USB_SERIAL_QCAUX=m
CONFIG_USB_SERIAL_QUALCOMM=m
CONFIG_USB_SERIAL_SPCP8X5=m
CONFIG_USB_SERIAL_SAFE=m
CONFIG_USB_SERIAL_SAFE_PADDED=y
CONFIG_USB_SERIAL_SIERRAWIRELESS=m
CONFIG_USB_SERIAL_SYMBOL=m
# CONFIG_USB_SERIAL_TI is not set
CONFIG_USB_SERIAL_CYBERJACK=m
CONFIG_USB_SERIAL_XIRCOM=m
CONFIG_USB_SERIAL_WWAN=m
CONFIG_USB_SERIAL_OPTION=m
CONFIG_USB_SERIAL_OMNINET=m
CONFIG_USB_SERIAL_OPTICON=m
CONFIG_USB_SERIAL_XSENS_MT=m
# CONFIG_USB_SERIAL_WISHBONE is not set
CONFIG_USB_SERIAL_SSU100=m
CONFIG_USB_SERIAL_QT2=m
# CONFIG_USB_SERIAL_UPD78F0730 is not set
CONFIG_USB_SERIAL_DEBUG=m

#
# USB Miscellaneous drivers
#
CONFIG_USB_EMI62=m
CONFIG_USB_EMI26=m
CONFIG_USB_ADUTUX=m
CONFIG_USB_SEVSEG=m
CONFIG_USB_LEGOTOWER=m
CONFIG_USB_LCD=m
# CONFIG_USB_CYPRESS_CY7C63 is not set
# CONFIG_USB_CYTHERM is not set
CONFIG_USB_IDMOUSE=m
CONFIG_USB_FTDI_ELAN=m
CONFIG_USB_APPLEDISPLAY=m
# CONFIG_APPLE_MFI_FASTCHARGE is not set
CONFIG_USB_SISUSBVGA=m
CONFIG_USB_SISUSBVGA_CON=y
CONFIG_USB_LD=m
# CONFIG_USB_TRANCEVIBRATOR is not set
CONFIG_USB_IOWARRIOR=m
# CONFIG_USB_TEST is not set
# CONFIG_USB_EHSET_TEST_FIXTURE is not set
CONFIG_USB_ISIGHTFW=m
# CONFIG_USB_YUREX is not set
CONFIG_USB_EZUSB_FX2=m
# CONFIG_USB_HUB_USB251XB is not set
CONFIG_USB_HSIC_USB3503=m
# CONFIG_USB_HSIC_USB4604 is not set
# CONFIG_USB_LINK_LAYER_TEST is not set
# CONFIG_USB_CHAOSKEY is not set
CONFIG_USB_ATM=m
CONFIG_USB_SPEEDTOUCH=m
CONFIG_USB_CXACRU=m
CONFIG_USB_UEAGLEATM=m
CONFIG_USB_XUSBATM=m

#
# USB Physical Layer drivers
#
# CONFIG_NOP_USB_XCEIV is not set
# CONFIG_USB_GPIO_VBUS is not set
# CONFIG_USB_ISP1301 is not set
# end of USB Physical Layer drivers

# CONFIG_USB_GADGET is not set
CONFIG_TYPEC=y
# CONFIG_TYPEC_TCPM is not set
CONFIG_TYPEC_UCSI=y
# CONFIG_UCSI_CCG is not set
CONFIG_UCSI_ACPI=y
# CONFIG_TYPEC_TPS6598X is not set

#
# USB Type-C Multiplexer/DeMultiplexer Switch support
#
# CONFIG_TYPEC_MUX_PI3USB30532 is not set
# end of USB Type-C Multiplexer/DeMultiplexer Switch support

#
# USB Type-C Alternate Mode drivers
#
# CONFIG_TYPEC_DP_ALTMODE is not set
# end of USB Type-C Alternate Mode drivers

# CONFIG_USB_ROLE_SWITCH is not set
CONFIG_MMC=m
CONFIG_MMC_BLOCK=m
CONFIG_MMC_BLOCK_MINORS=8
CONFIG_SDIO_UART=m
# CONFIG_MMC_TEST is not set

#
# MMC/SD/SDIO Host Controller Drivers
#
# CONFIG_MMC_DEBUG is not set
CONFIG_MMC_SDHCI=m
CONFIG_MMC_SDHCI_IO_ACCESSORS=y
CONFIG_MMC_SDHCI_PCI=m
CONFIG_MMC_RICOH_MMC=y
CONFIG_MMC_SDHCI_ACPI=m
CONFIG_MMC_SDHCI_PLTFM=m
# CONFIG_MMC_SDHCI_F_SDH30 is not set
# CONFIG_MMC_WBSD is not set
CONFIG_MMC_TIFM_SD=m
# CONFIG_MMC_SPI is not set
CONFIG_MMC_CB710=m
CONFIG_MMC_VIA_SDMMC=m
CONFIG_MMC_VUB300=m
CONFIG_MMC_USHC=m
# CONFIG_MMC_USDHI6ROL0 is not set
CONFIG_MMC_CQHCI=m
# CONFIG_MMC_HSQ is not set
# CONFIG_MMC_TOSHIBA_PCI is not set
# CONFIG_MMC_MTK is not set
# CONFIG_MMC_SDHCI_XENON is not set
CONFIG_MEMSTICK=m
# CONFIG_MEMSTICK_DEBUG is not set

#
# MemoryStick drivers
#
# CONFIG_MEMSTICK_UNSAFE_RESUME is not set
CONFIG_MSPRO_BLOCK=m
# CONFIG_MS_BLOCK is not set

#
# MemoryStick Host Controller Drivers
#
CONFIG_MEMSTICK_TIFM_MS=m
CONFIG_MEMSTICK_JMICRON_38X=m
CONFIG_MEMSTICK_R592=m
CONFIG_NEW_LEDS=y
CONFIG_LEDS_CLASS=y
# CONFIG_LEDS_CLASS_FLASH is not set
# CONFIG_LEDS_BRIGHTNESS_HW_CHANGED is not set

#
# LED drivers
#
# CONFIG_LEDS_APU is not set
CONFIG_LEDS_LM3530=m
# CONFIG_LEDS_LM3532 is not set
# CONFIG_LEDS_LM3642 is not set
# CONFIG_LEDS_PCA9532 is not set
# CONFIG_LEDS_GPIO is not set
CONFIG_LEDS_LP3944=m
# CONFIG_LEDS_LP3952 is not set
CONFIG_LEDS_LP55XX_COMMON=m
CONFIG_LEDS_LP5521=m
CONFIG_LEDS_LP5523=m
CONFIG_LEDS_LP5562=m
# CONFIG_LEDS_LP8501 is not set
CONFIG_LEDS_CLEVO_MAIL=m
# CONFIG_LEDS_PCA955X is not set
# CONFIG_LEDS_PCA963X is not set
# CONFIG_LEDS_DAC124S085 is not set
# CONFIG_LEDS_PWM is not set
# CONFIG_LEDS_BD2802 is not set
CONFIG_LEDS_INTEL_SS4200=m
# CONFIG_LEDS_TCA6507 is not set
# CONFIG_LEDS_TLC591XX is not set
# CONFIG_LEDS_LM355x is not set

#
# LED driver for blink(1) USB RGB LED is under Special HID drivers (HID_THINGM)
#
CONFIG_LEDS_BLINKM=m
# CONFIG_LEDS_MLXCPLD is not set
# CONFIG_LEDS_MLXREG is not set
# CONFIG_LEDS_USER is not set
# CONFIG_LEDS_NIC78BX is not set
# CONFIG_LEDS_TI_LMU_COMMON is not set

#
# LED Triggers
#
CONFIG_LEDS_TRIGGERS=y
CONFIG_LEDS_TRIGGER_TIMER=m
CONFIG_LEDS_TRIGGER_ONESHOT=m
# CONFIG_LEDS_TRIGGER_DISK is not set
# CONFIG_LEDS_TRIGGER_MTD is not set
CONFIG_LEDS_TRIGGER_HEARTBEAT=m
CONFIG_LEDS_TRIGGER_BACKLIGHT=m
# CONFIG_LEDS_TRIGGER_CPU is not set
# CONFIG_LEDS_TRIGGER_ACTIVITY is not set
CONFIG_LEDS_TRIGGER_GPIO=m
CONFIG_LEDS_TRIGGER_DEFAULT_ON=m

#
# iptables trigger is under Netfilter config (LED target)
#
CONFIG_LEDS_TRIGGER_TRANSIENT=m
CONFIG_LEDS_TRIGGER_CAMERA=m
# CONFIG_LEDS_TRIGGER_PANIC is not set
# CONFIG_LEDS_TRIGGER_NETDEV is not set
# CONFIG_LEDS_TRIGGER_PATTERN is not set
CONFIG_LEDS_TRIGGER_AUDIO=m
# CONFIG_ACCESSIBILITY is not set
CONFIG_INFINIBAND=m
CONFIG_INFINIBAND_USER_MAD=m
CONFIG_INFINIBAND_USER_ACCESS=m
# CONFIG_INFINIBAND_EXP_LEGACY_VERBS_NEW_UAPI is not set
CONFIG_INFINIBAND_USER_MEM=y
CONFIG_INFINIBAND_ON_DEMAND_PAGING=y
CONFIG_INFINIBAND_ADDR_TRANS=y
CONFIG_INFINIBAND_ADDR_TRANS_CONFIGFS=y
# CONFIG_INFINIBAND_MTHCA is not set
# CONFIG_INFINIBAND_CXGB4 is not set
# CONFIG_INFINIBAND_EFA is not set
# CONFIG_INFINIBAND_I40IW is not set
# CONFIG_MLX4_INFINIBAND is not set
# CONFIG_INFINIBAND_OCRDMA is not set
# CONFIG_INFINIBAND_VMWARE_PVRDMA is not set
# CONFIG_INFINIBAND_USNIC is not set
# CONFIG_INFINIBAND_BNXT_RE is not set
# CONFIG_INFINIBAND_QEDR is not set
# CONFIG_INFINIBAND_RDMAVT is not set
CONFIG_RDMA_RXE=m
CONFIG_RDMA_SIW=m
CONFIG_INFINIBAND_IPOIB=m
# CONFIG_INFINIBAND_IPOIB_CM is not set
CONFIG_INFINIBAND_IPOIB_DEBUG=y
# CONFIG_INFINIBAND_IPOIB_DEBUG_DATA is not set
CONFIG_INFINIBAND_SRP=m
CONFIG_INFINIBAND_SRPT=m
# CONFIG_INFINIBAND_ISER is not set
# CONFIG_INFINIBAND_ISERT is not set
# CONFIG_INFINIBAND_OPA_VNIC is not set
CONFIG_EDAC_ATOMIC_SCRUB=y
CONFIG_EDAC_SUPPORT=y
CONFIG_EDAC=y
CONFIG_EDAC_LEGACY_SYSFS=y
# CONFIG_EDAC_DEBUG is not set
CONFIG_EDAC_DECODE_MCE=m
CONFIG_EDAC_GHES=y
CONFIG_EDAC_AMD64=m
# CONFIG_EDAC_AMD64_ERROR_INJECTION is not set
CONFIG_EDAC_E752X=m
CONFIG_EDAC_I82975X=m
CONFIG_EDAC_I3000=m
CONFIG_EDAC_I3200=m
CONFIG_EDAC_IE31200=m
CONFIG_EDAC_X38=m
CONFIG_EDAC_I5400=m
CONFIG_EDAC_I7CORE=m
CONFIG_EDAC_I5000=m
CONFIG_EDAC_I5100=m
CONFIG_EDAC_I7300=m
CONFIG_EDAC_SBRIDGE=m
CONFIG_EDAC_SKX=m
# CONFIG_EDAC_I10NM is not set
CONFIG_EDAC_PND2=m
CONFIG_RTC_LIB=y
CONFIG_RTC_MC146818_LIB=y
CONFIG_RTC_CLASS=y
CONFIG_RTC_HCTOSYS=y
CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
# CONFIG_RTC_SYSTOHC is not set
# CONFIG_RTC_DEBUG is not set
CONFIG_RTC_NVMEM=y

#
# RTC interfaces
#
CONFIG_RTC_INTF_SYSFS=y
CONFIG_RTC_INTF_PROC=y
CONFIG_RTC_INTF_DEV=y
# CONFIG_RTC_INTF_DEV_UIE_EMUL is not set
# CONFIG_RTC_DRV_TEST is not set

#
# I2C RTC drivers
#
# CONFIG_RTC_DRV_ABB5ZES3 is not set
# CONFIG_RTC_DRV_ABEOZ9 is not set
# CONFIG_RTC_DRV_ABX80X is not set
CONFIG_RTC_DRV_DS1307=m
# CONFIG_RTC_DRV_DS1307_CENTURY is not set
CONFIG_RTC_DRV_DS1374=m
# CONFIG_RTC_DRV_DS1374_WDT is not set
CONFIG_RTC_DRV_DS1672=m
CONFIG_RTC_DRV_MAX6900=m
CONFIG_RTC_DRV_RS5C372=m
CONFIG_RTC_DRV_ISL1208=m
CONFIG_RTC_DRV_ISL12022=m
CONFIG_RTC_DRV_X1205=m
CONFIG_RTC_DRV_PCF8523=m
# CONFIG_RTC_DRV_PCF85063 is not set
# CONFIG_RTC_DRV_PCF85363 is not set
CONFIG_RTC_DRV_PCF8563=m
CONFIG_RTC_DRV_PCF8583=m
CONFIG_RTC_DRV_M41T80=m
CONFIG_RTC_DRV_M41T80_WDT=y
CONFIG_RTC_DRV_BQ32K=m
# CONFIG_RTC_DRV_S35390A is not set
CONFIG_RTC_DRV_FM3130=m
# CONFIG_RTC_DRV_RX8010 is not set
CONFIG_RTC_DRV_RX8581=m
CONFIG_RTC_DRV_RX8025=m
CONFIG_RTC_DRV_EM3027=m
# CONFIG_RTC_DRV_RV3028 is not set
# CONFIG_RTC_DRV_RV8803 is not set
# CONFIG_RTC_DRV_SD3078 is not set

#
# SPI RTC drivers
#
# CONFIG_RTC_DRV_M41T93 is not set
# CONFIG_RTC_DRV_M41T94 is not set
# CONFIG_RTC_DRV_DS1302 is not set
# CONFIG_RTC_DRV_DS1305 is not set
# CONFIG_RTC_DRV_DS1343 is not set
# CONFIG_RTC_DRV_DS1347 is not set
# CONFIG_RTC_DRV_DS1390 is not set
# CONFIG_RTC_DRV_MAX6916 is not set
# CONFIG_RTC_DRV_R9701 is not set
CONFIG_RTC_DRV_RX4581=m
# CONFIG_RTC_DRV_RX6110 is not set
# CONFIG_RTC_DRV_RS5C348 is not set
# CONFIG_RTC_DRV_MAX6902 is not set
# CONFIG_RTC_DRV_PCF2123 is not set
# CONFIG_RTC_DRV_MCP795 is not set
CONFIG_RTC_I2C_AND_SPI=y

#
# SPI and I2C RTC drivers
#
CONFIG_RTC_DRV_DS3232=m
CONFIG_RTC_DRV_DS3232_HWMON=y
# CONFIG_RTC_DRV_PCF2127 is not set
CONFIG_RTC_DRV_RV3029C2=m
CONFIG_RTC_DRV_RV3029_HWMON=y

#
# Platform RTC drivers
#
CONFIG_RTC_DRV_CMOS=y
CONFIG_RTC_DRV_DS1286=m
CONFIG_RTC_DRV_DS1511=m
CONFIG_RTC_DRV_DS1553=m
# CONFIG_RTC_DRV_DS1685_FAMILY is not set
CONFIG_RTC_DRV_DS1742=m
CONFIG_RTC_DRV_DS2404=m
CONFIG_RTC_DRV_STK17TA8=m
# CONFIG_RTC_DRV_M48T86 is not set
CONFIG_RTC_DRV_M48T35=m
CONFIG_RTC_DRV_M48T59=m
CONFIG_RTC_DRV_MSM6242=m
CONFIG_RTC_DRV_BQ4802=m
CONFIG_RTC_DRV_RP5C01=m
CONFIG_RTC_DRV_V3020=m

#
# on-CPU RTC drivers
#
# CONFIG_RTC_DRV_FTRTC010 is not set

#
# HID Sensor RTC drivers
#
# CONFIG_RTC_DRV_HID_SENSOR_TIME is not set
CONFIG_DMADEVICES=y
# CONFIG_DMADEVICES_DEBUG is not set

#
# DMA Devices
#
CONFIG_DMA_ENGINE=y
CONFIG_DMA_VIRTUAL_CHANNELS=y
CONFIG_DMA_ACPI=y
# CONFIG_ALTERA_MSGDMA is not set
# CONFIG_INTEL_IDMA64 is not set
# CONFIG_INTEL_IDXD is not set
CONFIG_INTEL_IOATDMA=m
# CONFIG_PLX_DMA is not set
# CONFIG_QCOM_HIDMA_MGMT is not set
# CONFIG_QCOM_HIDMA is not set
CONFIG_DW_DMAC_CORE=y
CONFIG_DW_DMAC=m
CONFIG_DW_DMAC_PCI=y
# CONFIG_DW_EDMA is not set
# CONFIG_DW_EDMA_PCIE is not set
CONFIG_HSU_DMA=y
# CONFIG_SF_PDMA is not set

#
# DMA Clients
#
CONFIG_ASYNC_TX_DMA=y
# CONFIG_DMATEST is not set
CONFIG_DMA_ENGINE_RAID=y

#
# DMABUF options
#
CONFIG_SYNC_FILE=y
# CONFIG_SW_SYNC is not set
# CONFIG_UDMABUF is not set
# CONFIG_DMABUF_MOVE_NOTIFY is not set
# CONFIG_DMABUF_SELFTESTS is not set
# CONFIG_DMABUF_HEAPS is not set
# end of DMABUF options

CONFIG_DCA=m
CONFIG_AUXDISPLAY=y
# CONFIG_HD44780 is not set
CONFIG_KS0108=m
CONFIG_KS0108_PORT=0x378
CONFIG_KS0108_DELAY=2
CONFIG_CFAG12864B=m
CONFIG_CFAG12864B_RATE=20
# CONFIG_IMG_ASCII_LCD is not set
# CONFIG_PARPORT_PANEL is not set
# CONFIG_CHARLCD_BL_OFF is not set
# CONFIG_CHARLCD_BL_ON is not set
CONFIG_CHARLCD_BL_FLASH=y
# CONFIG_PANEL is not set
CONFIG_UIO=m
CONFIG_UIO_CIF=m
CONFIG_UIO_PDRV_GENIRQ=m
# CONFIG_UIO_DMEM_GENIRQ is not set
CONFIG_UIO_AEC=m
CONFIG_UIO_SERCOS3=m
CONFIG_UIO_PCI_GENERIC=m
# CONFIG_UIO_NETX is not set
# CONFIG_UIO_PRUSS is not set
# CONFIG_UIO_MF624 is not set
CONFIG_UIO_HV_GENERIC=m
CONFIG_VFIO_IOMMU_TYPE1=m
CONFIG_VFIO_VIRQFD=m
CONFIG_VFIO=m
CONFIG_VFIO_NOIOMMU=y
CONFIG_VFIO_PCI=m
# CONFIG_VFIO_PCI_VGA is not set
CONFIG_VFIO_PCI_MMAP=y
CONFIG_VFIO_PCI_INTX=y
# CONFIG_VFIO_PCI_IGD is not set
CONFIG_VFIO_MDEV=m
CONFIG_VFIO_MDEV_DEVICE=m
CONFIG_IRQ_BYPASS_MANAGER=m
# CONFIG_VIRT_DRIVERS is not set
CONFIG_VIRTIO=y
CONFIG_VIRTIO_MENU=y
CONFIG_VIRTIO_PCI=y
CONFIG_VIRTIO_PCI_LEGACY=y
# CONFIG_VIRTIO_PMEM is not set
CONFIG_VIRTIO_BALLOON=y
CONFIG_VIRTIO_INPUT=m
# CONFIG_VIRTIO_MMIO is not set
# CONFIG_VDPA is not set
CONFIG_VHOST_IOTLB=m
CONFIG_VHOST_DPN=y
CONFIG_VHOST=m
CONFIG_VHOST_MENU=y
CONFIG_VHOST_NET=m
# CONFIG_VHOST_SCSI is not set
CONFIG_VHOST_VSOCK=m
# CONFIG_VHOST_CROSS_ENDIAN_LEGACY is not set

#
# Microsoft Hyper-V guest support
#
CONFIG_HYPERV=m
CONFIG_HYPERV_TIMER=y
CONFIG_HYPERV_UTILS=m
CONFIG_HYPERV_BALLOON=m
# end of Microsoft Hyper-V guest support

#
# Xen driver support
#
CONFIG_XEN_BALLOON=y
# CONFIG_XEN_BALLOON_MEMORY_HOTPLUG is not set
CONFIG_XEN_SCRUB_PAGES_DEFAULT=y
CONFIG_XEN_DEV_EVTCHN=m
# CONFIG_XEN_BACKEND is not set
CONFIG_XENFS=m
CONFIG_XEN_COMPAT_XENFS=y
CONFIG_XEN_SYS_HYPERVISOR=y
CONFIG_XEN_XENBUS_FRONTEND=y
# CONFIG_XEN_GNTDEV is not set
# CONFIG_XEN_GRANT_DEV_ALLOC is not set
# CONFIG_XEN_GRANT_DMA_ALLOC is not set
CONFIG_SWIOTLB_XEN=y
# CONFIG_XEN_PVCALLS_FRONTEND is not set
CONFIG_XEN_PRIVCMD=m
CONFIG_XEN_HAVE_PVMMU=y
CONFIG_XEN_EFI=y
CONFIG_XEN_AUTO_XLATE=y
CONFIG_XEN_ACPI=y
CONFIG_XEN_HAVE_VPMU=y
# end of Xen driver support

# CONFIG_GREYBUS is not set
CONFIG_STAGING=y
# CONFIG_PRISM2_USB is not set
# CONFIG_COMEDI is not set
# CONFIG_RTL8192U is not set
CONFIG_RTLLIB=m
CONFIG_RTLLIB_CRYPTO_CCMP=m
CONFIG_RTLLIB_CRYPTO_TKIP=m
CONFIG_RTLLIB_CRYPTO_WEP=m
CONFIG_RTL8192E=m
# CONFIG_RTL8723BS is not set
CONFIG_R8712U=m
# CONFIG_R8188EU is not set
# CONFIG_RTS5208 is not set
# CONFIG_VT6655 is not set
# CONFIG_VT6656 is not set

#
# IIO staging drivers
#

#
# Accelerometers
#
# CONFIG_ADIS16203 is not set
# CONFIG_ADIS16240 is not set
# end of Accelerometers

#
# Analog to digital converters
#
# CONFIG_AD7816 is not set
# CONFIG_AD7280 is not set
# end of Analog to digital converters

#
# Analog digital bi-direction converters
#
# CONFIG_ADT7316 is not set
# end of Analog digital bi-direction converters

#
# Capacitance to digital converters
#
# CONFIG_AD7150 is not set
# CONFIG_AD7746 is not set
# end of Capacitance to digital converters

#
# Direct Digital Synthesis
#
# CONFIG_AD9832 is not set
# CONFIG_AD9834 is not set
# end of Direct Digital Synthesis

#
# Network Analyzer, Impedance Converters
#
# CONFIG_AD5933 is not set
# end of Network Analyzer, Impedance Converters

#
# Active energy metering IC
#
# CONFIG_ADE7854 is not set
# end of Active energy metering IC

#
# Resolver to digital converters
#
# CONFIG_AD2S1210 is not set
# end of Resolver to digital converters
# end of IIO staging drivers

# CONFIG_FB_SM750 is not set

#
# Speakup console speech
#
# CONFIG_SPEAKUP is not set
# end of Speakup console speech

# CONFIG_STAGING_MEDIA is not set

#
# Android
#
# end of Android

# CONFIG_LTE_GDM724X is not set
CONFIG_FIREWIRE_SERIAL=m
CONFIG_FWTTY_MAX_TOTAL_PORTS=64
CONFIG_FWTTY_MAX_CARD_PORTS=32
# CONFIG_GS_FPGABOOT is not set
# CONFIG_UNISYSSPAR is not set
# CONFIG_FB_TFT is not set
# CONFIG_WILC1000_SDIO is not set
# CONFIG_WILC1000_SPI is not set
# CONFIG_KS7010 is not set
# CONFIG_PI433 is not set

#
# Gasket devices
#
# CONFIG_STAGING_GASKET_FRAMEWORK is not set
# end of Gasket devices

# CONFIG_FIELDBUS_DEV is not set
# CONFIG_KPC2000 is not set
CONFIG_QLGE=m
# CONFIG_WFX is not set
CONFIG_X86_PLATFORM_DEVICES=y
CONFIG_ACPI_WMI=m
CONFIG_WMI_BMOF=m
# CONFIG_ALIENWARE_WMI is not set
# CONFIG_HUAWEI_WMI is not set
# CONFIG_INTEL_WMI_SBL_FW_UPDATE is not set
CONFIG_INTEL_WMI_THUNDERBOLT=m
CONFIG_MXM_WMI=m
# CONFIG_PEAQ_WMI is not set
# CONFIG_XIAOMI_WMI is not set
CONFIG_ACERHDF=m
# CONFIG_ACER_WIRELESS is not set
CONFIG_ACER_WMI=m
CONFIG_APPLE_GMUX=m
CONFIG_ASUS_LAPTOP=m
# CONFIG_ASUS_WIRELESS is not set
CONFIG_ASUS_WMI=m
CONFIG_ASUS_NB_WMI=m
CONFIG_EEEPC_LAPTOP=m
CONFIG_EEEPC_WMI=m
CONFIG_DCDBAS=m
CONFIG_DELL_SMBIOS=m
CONFIG_DELL_SMBIOS_WMI=y
CONFIG_DELL_SMBIOS_SMM=y
CONFIG_DELL_LAPTOP=m
CONFIG_DELL_RBTN=m
CONFIG_DELL_RBU=m
CONFIG_DELL_SMO8800=m
CONFIG_DELL_WMI=m
CONFIG_DELL_WMI_DESCRIPTOR=m
CONFIG_DELL_WMI_AIO=m
# CONFIG_DELL_WMI_LED is not set
CONFIG_AMILO_RFKILL=m
CONFIG_FUJITSU_LAPTOP=m
CONFIG_FUJITSU_TABLET=m
# CONFIG_GPD_POCKET_FAN is not set
CONFIG_HP_ACCEL=m
CONFIG_HP_WIRELESS=m
CONFIG_HP_WMI=m
# CONFIG_IBM_RTL is not set
CONFIG_IDEAPAD_LAPTOP=m
CONFIG_SENSORS_HDAPS=m
CONFIG_THINKPAD_ACPI=m
CONFIG_THINKPAD_ACPI_ALSA_SUPPORT=y
# CONFIG_THINKPAD_ACPI_DEBUGFACILITIES is not set
# CONFIG_THINKPAD_ACPI_DEBUG is not set
# CONFIG_THINKPAD_ACPI_UNSAFE_LEDS is not set
CONFIG_THINKPAD_ACPI_VIDEO=y
CONFIG_THINKPAD_ACPI_HOTKEY_POLL=y
# CONFIG_INTEL_ATOMISP2_PM is not set
CONFIG_INTEL_HID_EVENT=m
# CONFIG_INTEL_INT0002_VGPIO is not set
# CONFIG_INTEL_MENLOW is not set
CONFIG_INTEL_OAKTRAIL=m
CONFIG_INTEL_VBTN=m
# CONFIG_SURFACE3_WMI is not set
# CONFIG_SURFACE_3_POWER_OPREGION is not set
# CONFIG_SURFACE_PRO3_BUTTON is not set
CONFIG_MSI_LAPTOP=m
CONFIG_MSI_WMI=m
# CONFIG_PCENGINES_APU2 is not set
CONFIG_SAMSUNG_LAPTOP=m
CONFIG_SAMSUNG_Q10=m
CONFIG_ACPI_TOSHIBA=m
CONFIG_TOSHIBA_BT_RFKILL=m
# CONFIG_TOSHIBA_HAPS is not set
# CONFIG_TOSHIBA_WMI is not set
CONFIG_ACPI_CMPC=m
CONFIG_COMPAL_LAPTOP=m
# CONFIG_LG_LAPTOP is not set
CONFIG_PANASONIC_LAPTOP=m
CONFIG_SONY_LAPTOP=m
CONFIG_SONYPI_COMPAT=y
# CONFIG_SYSTEM76_ACPI is not set
CONFIG_TOPSTAR_LAPTOP=m
# CONFIG_I2C_MULTI_INSTANTIATE is not set
# CONFIG_MLX_PLATFORM is not set
CONFIG_INTEL_IPS=m
# CONFIG_INTEL_RST is not set
# CONFIG_INTEL_SMARTCONNECT is not set

#
# Intel Speed Select Technology interface support
#
# CONFIG_INTEL_SPEED_SELECT_INTERFACE is not set
# end of Intel Speed Select Technology interface support

# CONFIG_INTEL_TURBO_MAX_3 is not set
# CONFIG_INTEL_UNCORE_FREQ_CONTROL is not set
CONFIG_INTEL_PMC_CORE=m
# CONFIG_INTEL_PUNIT_IPC is not set
# CONFIG_INTEL_SCU_PCI is not set
# CONFIG_INTEL_SCU_PLATFORM is not set
CONFIG_PMC_ATOM=y
# CONFIG_MFD_CROS_EC is not set
# CONFIG_CHROME_PLATFORMS is not set
# CONFIG_MELLANOX_PLATFORM is not set
CONFIG_CLKDEV_LOOKUP=y
CONFIG_HAVE_CLK_PREPARE=y
CONFIG_COMMON_CLK=y

#
# Common Clock Framework
#
# CONFIG_COMMON_CLK_MAX9485 is not set
# CONFIG_COMMON_CLK_SI5341 is not set
# CONFIG_COMMON_CLK_SI5351 is not set
# CONFIG_COMMON_CLK_SI544 is not set
# CONFIG_COMMON_CLK_CDCE706 is not set
# CONFIG_COMMON_CLK_CS2000_CP is not set
# CONFIG_COMMON_CLK_PWM is not set
# end of Common Clock Framework

# CONFIG_HWSPINLOCK is not set

#
# Clock Source drivers
#
CONFIG_CLKEVT_I8253=y
CONFIG_I8253_LOCK=y
CONFIG_CLKBLD_I8253=y
# end of Clock Source drivers

CONFIG_MAILBOX=y
CONFIG_PCC=y
# CONFIG_ALTERA_MBOX is not set
CONFIG_IOMMU_IOVA=y
CONFIG_IOASID=y
CONFIG_IOMMU_API=y
CONFIG_IOMMU_SUPPORT=y

#
# Generic IOMMU Pagetable Support
#
# end of Generic IOMMU Pagetable Support

# CONFIG_IOMMU_DEBUGFS is not set
# CONFIG_IOMMU_DEFAULT_PASSTHROUGH is not set
CONFIG_IOMMU_DMA=y
CONFIG_AMD_IOMMU=y
CONFIG_AMD_IOMMU_V2=m
CONFIG_DMAR_TABLE=y
CONFIG_INTEL_IOMMU=y
# CONFIG_INTEL_IOMMU_SVM is not set
# CONFIG_INTEL_IOMMU_DEFAULT_ON is not set
CONFIG_INTEL_IOMMU_FLOPPY_WA=y
# CONFIG_INTEL_IOMMU_SCALABLE_MODE_DEFAULT_ON is not set
CONFIG_IRQ_REMAP=y
CONFIG_HYPERV_IOMMU=y

#
# Remoteproc drivers
#
# CONFIG_REMOTEPROC is not set
# end of Remoteproc drivers

#
# Rpmsg drivers
#
# CONFIG_RPMSG_QCOM_GLINK_RPM is not set
# CONFIG_RPMSG_VIRTIO is not set
# end of Rpmsg drivers

# CONFIG_SOUNDWIRE is not set

#
# SOC (System On Chip) specific Drivers
#

#
# Amlogic SoC drivers
#
# end of Amlogic SoC drivers

#
# Aspeed SoC drivers
#
# end of Aspeed SoC drivers

#
# Broadcom SoC drivers
#
# end of Broadcom SoC drivers

#
# NXP/Freescale QorIQ SoC drivers
#
# end of NXP/Freescale QorIQ SoC drivers

#
# i.MX SoC drivers
#
# end of i.MX SoC drivers

#
# Qualcomm SoC drivers
#
# end of Qualcomm SoC drivers

# CONFIG_SOC_TI is not set

#
# Xilinx SoC drivers
#
# CONFIG_XILINX_VCU is not set
# end of Xilinx SoC drivers
# end of SOC (System On Chip) specific Drivers

CONFIG_PM_DEVFREQ=y

#
# DEVFREQ Governors
#
CONFIG_DEVFREQ_GOV_SIMPLE_ONDEMAND=m
# CONFIG_DEVFREQ_GOV_PERFORMANCE is not set
# CONFIG_DEVFREQ_GOV_POWERSAVE is not set
# CONFIG_DEVFREQ_GOV_USERSPACE is not set
# CONFIG_DEVFREQ_GOV_PASSIVE is not set

#
# DEVFREQ Drivers
#
# CONFIG_PM_DEVFREQ_EVENT is not set
# CONFIG_EXTCON is not set
# CONFIG_MEMORY is not set
CONFIG_IIO=y
CONFIG_IIO_BUFFER=y
CONFIG_IIO_BUFFER_CB=y
# CONFIG_IIO_BUFFER_HW_CONSUMER is not set
CONFIG_IIO_KFIFO_BUF=y
CONFIG_IIO_TRIGGERED_BUFFER=m
# CONFIG_IIO_CONFIGFS is not set
CONFIG_IIO_TRIGGER=y
CONFIG_IIO_CONSUMERS_PER_TRIGGER=2
# CONFIG_IIO_SW_DEVICE is not set
# CONFIG_IIO_SW_TRIGGER is not set

#
# Accelerometers
#
# CONFIG_ADIS16201 is not set
# CONFIG_ADIS16209 is not set
# CONFIG_ADXL345_I2C is not set
# CONFIG_ADXL345_SPI is not set
# CONFIG_ADXL372_SPI is not set
# CONFIG_ADXL372_I2C is not set
# CONFIG_BMA180 is not set
# CONFIG_BMA220 is not set
# CONFIG_BMA400 is not set
# CONFIG_BMC150_ACCEL is not set
# CONFIG_DA280 is not set
# CONFIG_DA311 is not set
# CONFIG_DMARD09 is not set
# CONFIG_DMARD10 is not set
CONFIG_HID_SENSOR_ACCEL_3D=m
# CONFIG_IIO_ST_ACCEL_3AXIS is not set
# CONFIG_KXSD9 is not set
# CONFIG_KXCJK1013 is not set
# CONFIG_MC3230 is not set
# CONFIG_MMA7455_I2C is not set
# CONFIG_MMA7455_SPI is not set
# CONFIG_MMA7660 is not set
# CONFIG_MMA8452 is not set
# CONFIG_MMA9551 is not set
# CONFIG_MMA9553 is not set
# CONFIG_MXC4005 is not set
# CONFIG_MXC6255 is not set
# CONFIG_SCA3000 is not set
# CONFIG_STK8312 is not set
# CONFIG_STK8BA50 is not set
# end of Accelerometers

#
# Analog to digital converters
#
# CONFIG_AD7091R5 is not set
# CONFIG_AD7124 is not set
# CONFIG_AD7192 is not set
# CONFIG_AD7266 is not set
# CONFIG_AD7291 is not set
# CONFIG_AD7292 is not set
# CONFIG_AD7298 is not set
# CONFIG_AD7476 is not set
# CONFIG_AD7606_IFACE_PARALLEL is not set
# CONFIG_AD7606_IFACE_SPI is not set
# CONFIG_AD7766 is not set
# CONFIG_AD7768_1 is not set
# CONFIG_AD7780 is not set
# CONFIG_AD7791 is not set
# CONFIG_AD7793 is not set
# CONFIG_AD7887 is not set
# CONFIG_AD7923 is not set
# CONFIG_AD7949 is not set
# CONFIG_AD799X is not set
# CONFIG_HI8435 is not set
# CONFIG_HX711 is not set
# CONFIG_INA2XX_ADC is not set
# CONFIG_LTC2471 is not set
# CONFIG_LTC2485 is not set
# CONFIG_LTC2496 is not set
# CONFIG_LTC2497 is not set
# CONFIG_MAX1027 is not set
# CONFIG_MAX11100 is not set
# CONFIG_MAX1118 is not set
# CONFIG_MAX1363 is not set
# CONFIG_MAX9611 is not set
# CONFIG_MCP320X is not set
# CONFIG_MCP3422 is not set
# CONFIG_MCP3911 is not set
# CONFIG_NAU7802 is not set
# CONFIG_TI_ADC081C is not set
# CONFIG_TI_ADC0832 is not set
# CONFIG_TI_ADC084S021 is not set
# CONFIG_TI_ADC12138 is not set
# CONFIG_TI_ADC108S102 is not set
# CONFIG_TI_ADC128S052 is not set
# CONFIG_TI_ADC161S626 is not set
# CONFIG_TI_ADS1015 is not set
# CONFIG_TI_ADS7950 is not set
# CONFIG_TI_TLC4541 is not set
# CONFIG_VIPERBOARD_ADC is not set
# CONFIG_XILINX_XADC is not set
# end of Analog to digital converters

#
# Analog Front Ends
#
# end of Analog Front Ends

#
# Amplifiers
#
# CONFIG_AD8366 is not set
# CONFIG_HMC425 is not set
# end of Amplifiers

#
# Chemical Sensors
#
# CONFIG_ATLAS_PH_SENSOR is not set
# CONFIG_BME680 is not set
# CONFIG_CCS811 is not set
# CONFIG_IAQCORE is not set
# CONFIG_SENSIRION_SGP30 is not set
# CONFIG_SPS30 is not set
# CONFIG_VZ89X is not set
# end of Chemical Sensors

#
# Hid Sensor IIO Common
#
CONFIG_HID_SENSOR_IIO_COMMON=m
CONFIG_HID_SENSOR_IIO_TRIGGER=m
# end of Hid Sensor IIO Common

#
# SSP Sensor Common
#
# CONFIG_IIO_SSP_SENSORHUB is not set
# end of SSP Sensor Common

#
# Digital to analog converters
#
# CONFIG_AD5064 is not set
# CONFIG_AD5360 is not set
# CONFIG_AD5380 is not set
# CONFIG_AD5421 is not set
# CONFIG_AD5446 is not set
# CONFIG_AD5449 is not set
# CONFIG_AD5592R is not set
# CONFIG_AD5593R is not set
# CONFIG_AD5504 is not set
# CONFIG_AD5624R_SPI is not set
# CONFIG_AD5686_SPI is not set
# CONFIG_AD5696_I2C is not set
# CONFIG_AD5755 is not set
# CONFIG_AD5758 is not set
# CONFIG_AD5761 is not set
# CONFIG_AD5764 is not set
# CONFIG_AD5770R is not set
# CONFIG_AD5791 is not set
# CONFIG_AD7303 is not set
# CONFIG_AD8801 is not set
# CONFIG_DS4424 is not set
# CONFIG_LTC1660 is not set
# CONFIG_LTC2632 is not set
# CONFIG_M62332 is not set
# CONFIG_MAX517 is not set
# CONFIG_MCP4725 is not set
# CONFIG_MCP4922 is not set
# CONFIG_TI_DAC082S085 is not set
# CONFIG_TI_DAC5571 is not set
# CONFIG_TI_DAC7311 is not set
# CONFIG_TI_DAC7612 is not set
# end of Digital to analog converters

#
# IIO dummy driver
#
# end of IIO dummy driver

#
# Frequency Synthesizers DDS/PLL
#

#
# Clock Generator/Distribution
#
# CONFIG_AD9523 is not set
# end of Clock Generator/Distribution

#
# Phase-Locked Loop (PLL) frequency synthesizers
#
# CONFIG_ADF4350 is not set
# CONFIG_ADF4371 is not set
# end of Phase-Locked Loop (PLL) frequency synthesizers
# end of Frequency Synthesizers DDS/PLL

#
# Digital gyroscope sensors
#
# CONFIG_ADIS16080 is not set
# CONFIG_ADIS16130 is not set
# CONFIG_ADIS16136 is not set
# CONFIG_ADIS16260 is not set
# CONFIG_ADXRS450 is not set
# CONFIG_BMG160 is not set
# CONFIG_FXAS21002C is not set
CONFIG_HID_SENSOR_GYRO_3D=m
# CONFIG_MPU3050_I2C is not set
# CONFIG_IIO_ST_GYRO_3AXIS is not set
# CONFIG_ITG3200 is not set
# end of Digital gyroscope sensors

#
# Health Sensors
#

#
# Heart Rate Monitors
#
# CONFIG_AFE4403 is not set
# CONFIG_AFE4404 is not set
# CONFIG_MAX30100 is not set
# CONFIG_MAX30102 is not set
# end of Heart Rate Monitors
# end of Health Sensors

#
# Humidity sensors
#
# CONFIG_AM2315 is not set
# CONFIG_DHT11 is not set
# CONFIG_HDC100X is not set
# CONFIG_HID_SENSOR_HUMIDITY is not set
# CONFIG_HTS221 is not set
# CONFIG_HTU21 is not set
# CONFIG_SI7005 is not set
# CONFIG_SI7020 is not set
# end of Humidity sensors

#
# Inertial measurement units
#
# CONFIG_ADIS16400 is not set
# CONFIG_ADIS16460 is not set
# CONFIG_ADIS16480 is not set
# CONFIG_BMI160_I2C is not set
# CONFIG_BMI160_SPI is not set
# CONFIG_FXOS8700_I2C is not set
# CONFIG_FXOS8700_SPI is not set
# CONFIG_KMX61 is not set
# CONFIG_INV_MPU6050_I2C is not set
# CONFIG_INV_MPU6050_SPI is not set
# CONFIG_IIO_ST_LSM6DSX is not set
# end of Inertial measurement units

#
# Light sensors
#
# CONFIG_ACPI_ALS is not set
# CONFIG_ADJD_S311 is not set
# CONFIG_ADUX1020 is not set
# CONFIG_AL3010 is not set
# CONFIG_AL3320A is not set
# CONFIG_APDS9300 is not set
# CONFIG_APDS9960 is not set
# CONFIG_BH1750 is not set
# CONFIG_BH1780 is not set
# CONFIG_CM32181 is not set
# CONFIG_CM3232 is not set
# CONFIG_CM3323 is not set
# CONFIG_CM36651 is not set
# CONFIG_GP2AP002 is not set
# CONFIG_GP2AP020A00F is not set
# CONFIG_SENSORS_ISL29018 is not set
# CONFIG_SENSORS_ISL29028 is not set
# CONFIG_ISL29125 is not set
CONFIG_HID_SENSOR_ALS=m
CONFIG_HID_SENSOR_PROX=m
# CONFIG_JSA1212 is not set
# CONFIG_RPR0521 is not set
# CONFIG_LTR501 is not set
# CONFIG_LV0104CS is not set
# CONFIG_MAX44000 is not set
# CONFIG_MAX44009 is not set
# CONFIG_NOA1305 is not set
# CONFIG_OPT3001 is not set
# CONFIG_PA12203001 is not set
# CONFIG_SI1133 is not set
# CONFIG_SI1145 is not set
# CONFIG_STK3310 is not set
# CONFIG_ST_UVIS25 is not set
# CONFIG_TCS3414 is not set
# CONFIG_TCS3472 is not set
# CONFIG_SENSORS_TSL2563 is not set
# CONFIG_TSL2583 is not set
# CONFIG_TSL2772 is not set
# CONFIG_TSL4531 is not set
# CONFIG_US5182D is not set
# CONFIG_VCNL4000 is not set
# CONFIG_VCNL4035 is not set
# CONFIG_VEML6030 is not set
# CONFIG_VEML6070 is not set
# CONFIG_VL6180 is not set
# CONFIG_ZOPT2201 is not set
# end of Light sensors

#
# Magnetometer sensors
#
# CONFIG_AK8975 is not set
# CONFIG_AK09911 is not set
# CONFIG_BMC150_MAGN_I2C is not set
# CONFIG_BMC150_MAGN_SPI is not set
# CONFIG_MAG3110 is not set
CONFIG_HID_SENSOR_MAGNETOMETER_3D=m
# CONFIG_MMC35240 is not set
# CONFIG_IIO_ST_MAGN_3AXIS is not set
# CONFIG_SENSORS_HMC5843_I2C is not set
# CONFIG_SENSORS_HMC5843_SPI is not set
# CONFIG_SENSORS_RM3100_I2C is not set
# CONFIG_SENSORS_RM3100_SPI is not set
# end of Magnetometer sensors

#
# Multiplexers
#
# end of Multiplexers

#
# Inclinometer sensors
#
CONFIG_HID_SENSOR_INCLINOMETER_3D=m
CONFIG_HID_SENSOR_DEVICE_ROTATION=m
# end of Inclinometer sensors

#
# Triggers - standalone
#
# CONFIG_IIO_INTERRUPT_TRIGGER is not set
# CONFIG_IIO_SYSFS_TRIGGER is not set
# end of Triggers - standalone

#
# Linear and angular position sensors
#
# end of Linear and angular position sensors

#
# Digital potentiometers
#
# CONFIG_AD5272 is not set
# CONFIG_DS1803 is not set
# CONFIG_MAX5432 is not set
# CONFIG_MAX5481 is not set
# CONFIG_MAX5487 is not set
# CONFIG_MCP4018 is not set
# CONFIG_MCP4131 is not set
# CONFIG_MCP4531 is not set
# CONFIG_MCP41010 is not set
# CONFIG_TPL0102 is not set
# end of Digital potentiometers

#
# Digital potentiostats
#
# CONFIG_LMP91000 is not set
# end of Digital potentiostats

#
# Pressure sensors
#
# CONFIG_ABP060MG is not set
# CONFIG_BMP280 is not set
# CONFIG_DLHL60D is not set
# CONFIG_DPS310 is not set
CONFIG_HID_SENSOR_PRESS=m
# CONFIG_HP03 is not set
# CONFIG_ICP10100 is not set
# CONFIG_MPL115_I2C is not set
# CONFIG_MPL115_SPI is not set
# CONFIG_MPL3115 is not set
# CONFIG_MS5611 is not set
# CONFIG_MS5637 is not set
# CONFIG_IIO_ST_PRESS is not set
# CONFIG_T5403 is not set
# CONFIG_HP206C is not set
# CONFIG_ZPA2326 is not set
# end of Pressure sensors

#
# Lightning sensors
#
# CONFIG_AS3935 is not set
# end of Lightning sensors

#
# Proximity and distance sensors
#
# CONFIG_ISL29501 is not set
# CONFIG_LIDAR_LITE_V2 is not set
# CONFIG_MB1232 is not set
# CONFIG_PING is not set
# CONFIG_RFD77402 is not set
# CONFIG_SRF04 is not set
# CONFIG_SX9500 is not set
# CONFIG_SRF08 is not set
# CONFIG_VL53L0X_I2C is not set
# end of Proximity and distance sensors

#
# Resolver to digital converters
#
# CONFIG_AD2S90 is not set
# CONFIG_AD2S1200 is not set
# end of Resolver to digital converters

#
# Temperature sensors
#
# CONFIG_LTC2983 is not set
# CONFIG_MAXIM_THERMOCOUPLE is not set
# CONFIG_HID_SENSOR_TEMP is not set
# CONFIG_MLX90614 is not set
# CONFIG_MLX90632 is not set
# CONFIG_TMP006 is not set
# CONFIG_TMP007 is not set
# CONFIG_TSYS01 is not set
# CONFIG_TSYS02D is not set
# CONFIG_MAX31856 is not set
# end of Temperature sensors

CONFIG_NTB=m
# CONFIG_NTB_MSI is not set
CONFIG_NTB_AMD=m
# CONFIG_NTB_IDT is not set
# CONFIG_NTB_INTEL is not set
# CONFIG_NTB_SWITCHTEC is not set
# CONFIG_NTB_PINGPONG is not set
# CONFIG_NTB_TOOL is not set
CONFIG_NTB_PERF=m
CONFIG_NTB_TRANSPORT=m
# CONFIG_VME_BUS is not set
CONFIG_PWM=y
CONFIG_PWM_SYSFS=y
# CONFIG_PWM_DEBUG is not set
# CONFIG_PWM_LPSS_PCI is not set
# CONFIG_PWM_LPSS_PLATFORM is not set
# CONFIG_PWM_PCA9685 is not set

#
# IRQ chip support
#
# end of IRQ chip support

# CONFIG_IPACK_BUS is not set
# CONFIG_RESET_CONTROLLER is not set

#
# PHY Subsystem
#
CONFIG_GENERIC_PHY=y
# CONFIG_BCM_KONA_USB2_PHY is not set
# CONFIG_PHY_PXA_28NM_HSIC is not set
# CONFIG_PHY_PXA_28NM_USB2 is not set
# CONFIG_PHY_CPCAP_USB is not set
# CONFIG_PHY_INTEL_EMMC is not set
# end of PHY Subsystem

CONFIG_POWERCAP=y
CONFIG_INTEL_RAPL_CORE=m
CONFIG_INTEL_RAPL=m
# CONFIG_IDLE_INJECT is not set
# CONFIG_MCB is not set

#
# Performance monitor support
#
# end of Performance monitor support

CONFIG_RAS=y
# CONFIG_RAS_CEC is not set
# CONFIG_USB4 is not set

#
# Android
#
# CONFIG_ANDROID is not set
# end of Android

CONFIG_LIBNVDIMM=m
CONFIG_BLK_DEV_PMEM=m
CONFIG_ND_BLK=m
CONFIG_ND_CLAIM=y
CONFIG_ND_BTT=m
CONFIG_BTT=y
CONFIG_ND_PFN=m
CONFIG_NVDIMM_PFN=y
CONFIG_NVDIMM_DAX=y
CONFIG_NVDIMM_KEYS=y
CONFIG_DAX_DRIVER=y
CONFIG_DAX=y
CONFIG_DEV_DAX=m
CONFIG_DEV_DAX_PMEM=m
CONFIG_DEV_DAX_KMEM=m
CONFIG_DEV_DAX_PMEM_COMPAT=m
CONFIG_NVMEM=y
CONFIG_NVMEM_SYSFS=y

#
# HW tracing support
#
# CONFIG_STM is not set
# CONFIG_INTEL_TH is not set
# end of HW tracing support

# CONFIG_FPGA is not set
# CONFIG_TEE is not set
CONFIG_PM_OPP=y
# CONFIG_UNISYS_VISORBUS is not set
# CONFIG_SIOX is not set
# CONFIG_SLIMBUS is not set
# CONFIG_INTERCONNECT is not set
# CONFIG_COUNTER is not set
# CONFIG_MOST is not set
# end of Device Drivers

#
# File systems
#
CONFIG_DCACHE_WORD_ACCESS=y
# CONFIG_VALIDATE_FS_PARSER is not set
CONFIG_FS_IOMAP=y
# CONFIG_EXT2_FS is not set
# CONFIG_EXT3_FS is not set
CONFIG_EXT4_FS=m
CONFIG_EXT4_USE_FOR_EXT2=y
CONFIG_EXT4_FS_POSIX_ACL=y
CONFIG_EXT4_FS_SECURITY=y
# CONFIG_EXT4_DEBUG is not set
CONFIG_EXT4_KUNIT_TESTS=m
CONFIG_JBD2=m
# CONFIG_JBD2_DEBUG is not set
CONFIG_FS_MBCACHE=m
# CONFIG_REISERFS_FS is not set
# CONFIG_JFS_FS is not set
CONFIG_XFS_FS=m
CONFIG_XFS_QUOTA=y
CONFIG_XFS_POSIX_ACL=y
CONFIG_XFS_RT=y
CONFIG_XFS_ONLINE_SCRUB=y
CONFIG_XFS_ONLINE_REPAIR=y
CONFIG_XFS_DEBUG=y
CONFIG_XFS_ASSERT_FATAL=y
CONFIG_GFS2_FS=m
CONFIG_GFS2_FS_LOCKING_DLM=y
CONFIG_OCFS2_FS=m
CONFIG_OCFS2_FS_O2CB=m
CONFIG_OCFS2_FS_USERSPACE_CLUSTER=m
CONFIG_OCFS2_FS_STATS=y
CONFIG_OCFS2_DEBUG_MASKLOG=y
# CONFIG_OCFS2_DEBUG_FS is not set
CONFIG_BTRFS_FS=m
CONFIG_BTRFS_FS_POSIX_ACL=y
# CONFIG_BTRFS_FS_CHECK_INTEGRITY is not set
# CONFIG_BTRFS_FS_RUN_SANITY_TESTS is not set
# CONFIG_BTRFS_DEBUG is not set
# CONFIG_BTRFS_ASSERT is not set
# CONFIG_BTRFS_FS_REF_VERIFY is not set
# CONFIG_NILFS2_FS is not set
CONFIG_F2FS_FS=m
CONFIG_F2FS_STAT_FS=y
CONFIG_F2FS_FS_XATTR=y
CONFIG_F2FS_FS_POSIX_ACL=y
CONFIG_F2FS_FS_SECURITY=y
# CONFIG_F2FS_CHECK_FS is not set
# CONFIG_F2FS_IO_TRACE is not set
# CONFIG_F2FS_FAULT_INJECTION is not set
# CONFIG_F2FS_FS_COMPRESSION is not set
# CONFIG_ZONEFS_FS is not set
CONFIG_FS_DAX=y
CONFIG_FS_DAX_PMD=y
CONFIG_FS_POSIX_ACL=y
CONFIG_EXPORTFS=y
CONFIG_EXPORTFS_BLOCK_OPS=y
CONFIG_FILE_LOCKING=y
CONFIG_MANDATORY_FILE_LOCKING=y
CONFIG_FS_ENCRYPTION=y
CONFIG_FS_ENCRYPTION_ALGS=m
# CONFIG_FS_VERITY is not set
CONFIG_FSNOTIFY=y
CONFIG_DNOTIFY=y
CONFIG_INOTIFY_USER=y
CONFIG_FANOTIFY=y
CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
CONFIG_QUOTA=y
CONFIG_QUOTA_NETLINK_INTERFACE=y
CONFIG_PRINT_QUOTA_WARNING=y
# CONFIG_QUOTA_DEBUG is not set
CONFIG_QUOTA_TREE=y
# CONFIG_QFMT_V1 is not set
CONFIG_QFMT_V2=y
CONFIG_QUOTACTL=y
CONFIG_QUOTACTL_COMPAT=y
CONFIG_AUTOFS4_FS=y
CONFIG_AUTOFS_FS=y
CONFIG_FUSE_FS=m
CONFIG_CUSE=m
# CONFIG_VIRTIO_FS is not set
CONFIG_OVERLAY_FS=m
# CONFIG_OVERLAY_FS_REDIRECT_DIR is not set
# CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set
# CONFIG_OVERLAY_FS_INDEX is not set
# CONFIG_OVERLAY_FS_XINO_AUTO is not set
# CONFIG_OVERLAY_FS_METACOPY is not set

#
# Caches
#
CONFIG_FSCACHE=m
CONFIG_FSCACHE_STATS=y
# CONFIG_FSCACHE_HISTOGRAM is not set
# CONFIG_FSCACHE_DEBUG is not set
# CONFIG_FSCACHE_OBJECT_LIST is not set
CONFIG_CACHEFILES=m
# CONFIG_CACHEFILES_DEBUG is not set
# CONFIG_CACHEFILES_HISTOGRAM is not set
# end of Caches

#
# CD-ROM/DVD Filesystems
#
CONFIG_ISO9660_FS=m
CONFIG_JOLIET=y
CONFIG_ZISOFS=y
CONFIG_UDF_FS=m
# end of CD-ROM/DVD Filesystems

#
# DOS/FAT/EXFAT/NT Filesystems
#
CONFIG_FAT_FS=m
CONFIG_MSDOS_FS=m
CONFIG_VFAT_FS=m
CONFIG_FAT_DEFAULT_CODEPAGE=437
CONFIG_FAT_DEFAULT_IOCHARSET="ascii"
# CONFIG_FAT_DEFAULT_UTF8 is not set
# CONFIG_EXFAT_FS is not set
# CONFIG_NTFS_FS is not set
# end of DOS/FAT/EXFAT/NT Filesystems

#
# Pseudo filesystems
#
CONFIG_PROC_FS=y
CONFIG_PROC_KCORE=y
CONFIG_PROC_VMCORE=y
# CONFIG_PROC_VMCORE_DEVICE_DUMP is not set
CONFIG_PROC_SYSCTL=y
CONFIG_PROC_PAGE_MONITOR=y
CONFIG_PROC_CHILDREN=y
CONFIG_PROC_PID_ARCH_STATUS=y
CONFIG_PROC_CPU_RESCTRL=y
CONFIG_KERNFS=y
CONFIG_SYSFS=y
CONFIG_TMPFS=y
CONFIG_TMPFS_POSIX_ACL=y
CONFIG_TMPFS_XATTR=y
CONFIG_HUGETLBFS=y
CONFIG_HUGETLB_PAGE=y
CONFIG_MEMFD_CREATE=y
CONFIG_ARCH_HAS_GIGANTIC_PAGE=y
CONFIG_CONFIGFS_FS=y
CONFIG_EFIVAR_FS=y
# end of Pseudo filesystems

CONFIG_MISC_FILESYSTEMS=y
# CONFIG_ORANGEFS_FS is not set
# CONFIG_ADFS_FS is not set
# CONFIG_AFFS_FS is not set
# CONFIG_ECRYPT_FS is not set
# CONFIG_HFS_FS is not set
# CONFIG_HFSPLUS_FS is not set
# CONFIG_BEFS_FS is not set
# CONFIG_BFS_FS is not set
# CONFIG_EFS_FS is not set
# CONFIG_JFFS2_FS is not set
# CONFIG_UBIFS_FS is not set
CONFIG_CRAMFS=m
CONFIG_CRAMFS_BLOCKDEV=y
# CONFIG_CRAMFS_MTD is not set
CONFIG_SQUASHFS=m
CONFIG_SQUASHFS_FILE_CACHE=y
# CONFIG_SQUASHFS_FILE_DIRECT is not set
CONFIG_SQUASHFS_DECOMP_SINGLE=y
# CONFIG_SQUASHFS_DECOMP_MULTI is not set
# CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU is not set
CONFIG_SQUASHFS_XATTR=y
CONFIG_SQUASHFS_ZLIB=y
# CONFIG_SQUASHFS_LZ4 is not set
CONFIG_SQUASHFS_LZO=y
CONFIG_SQUASHFS_XZ=y
# CONFIG_SQUASHFS_ZSTD is not set
# CONFIG_SQUASHFS_4K_DEVBLK_SIZE is not set
# CONFIG_SQUASHFS_EMBEDDED is not set
CONFIG_SQUASHFS_FRAGMENT_CACHE_SIZE=3
# CONFIG_VXFS_FS is not set
CONFIG_MINIX_FS=m
# CONFIG_OMFS_FS is not set
# CONFIG_HPFS_FS is not set
# CONFIG_QNX4FS_FS is not set
# CONFIG_QNX6FS_FS is not set
# CONFIG_ROMFS_FS is not set
CONFIG_PSTORE=y
CONFIG_PSTORE_DEFLATE_COMPRESS=y
# CONFIG_PSTORE_LZO_COMPRESS is not set
# CONFIG_PSTORE_LZ4_COMPRESS is not set
# CONFIG_PSTORE_LZ4HC_COMPRESS is not set
# CONFIG_PSTORE_842_COMPRESS is not set
# CONFIG_PSTORE_ZSTD_COMPRESS is not set
CONFIG_PSTORE_COMPRESS=y
CONFIG_PSTORE_DEFLATE_COMPRESS_DEFAULT=y
CONFIG_PSTORE_COMPRESS_DEFAULT="deflate"
# CONFIG_PSTORE_CONSOLE is not set
# CONFIG_PSTORE_PMSG is not set
# CONFIG_PSTORE_FTRACE is not set
CONFIG_PSTORE_RAM=m
# CONFIG_PSTORE_BLK is not set
# CONFIG_SYSV_FS is not set
# CONFIG_UFS_FS is not set
# CONFIG_EROFS_FS is not set
CONFIG_NETWORK_FILESYSTEMS=y
CONFIG_NFS_FS=y
# CONFIG_NFS_V2 is not set
CONFIG_NFS_V3=y
CONFIG_NFS_V3_ACL=y
CONFIG_NFS_V4=m
# CONFIG_NFS_SWAP is not set
CONFIG_NFS_V4_1=y
CONFIG_NFS_V4_2=y
CONFIG_PNFS_FILE_LAYOUT=m
CONFIG_PNFS_BLOCK=m
CONFIG_PNFS_FLEXFILE_LAYOUT=m
CONFIG_NFS_V4_1_IMPLEMENTATION_ID_DOMAIN="kernel.org"
# CONFIG_NFS_V4_1_MIGRATION is not set
CONFIG_NFS_V4_SECURITY_LABEL=y
CONFIG_ROOT_NFS=y
# CONFIG_NFS_USE_LEGACY_DNS is not set
CONFIG_NFS_USE_KERNEL_DNS=y
CONFIG_NFS_DEBUG=y
CONFIG_NFS_DISABLE_UDP_SUPPORT=y
CONFIG_NFSD=m
CONFIG_NFSD_V2_ACL=y
CONFIG_NFSD_V3=y
CONFIG_NFSD_V3_ACL=y
CONFIG_NFSD_V4=y
CONFIG_NFSD_PNFS=y
# CONFIG_NFSD_BLOCKLAYOUT is not set
CONFIG_NFSD_SCSILAYOUT=y
# CONFIG_NFSD_FLEXFILELAYOUT is not set
# CONFIG_NFSD_V4_2_INTER_SSC is not set
CONFIG_NFSD_V4_SECURITY_LABEL=y
CONFIG_GRACE_PERIOD=y
CONFIG_LOCKD=y
CONFIG_LOCKD_V4=y
CONFIG_NFS_ACL_SUPPORT=y
CONFIG_NFS_COMMON=y
CONFIG_SUNRPC=y
CONFIG_SUNRPC_GSS=m
CONFIG_SUNRPC_BACKCHANNEL=y
CONFIG_RPCSEC_GSS_KRB5=m
# CONFIG_SUNRPC_DISABLE_INSECURE_ENCTYPES is not set
CONFIG_SUNRPC_DEBUG=y
CONFIG_SUNRPC_XPRT_RDMA=m
CONFIG_CEPH_FS=m
# CONFIG_CEPH_FSCACHE is not set
CONFIG_CEPH_FS_POSIX_ACL=y
# CONFIG_CEPH_FS_SECURITY_LABEL is not set
CONFIG_CIFS=m
# CONFIG_CIFS_STATS2 is not set
CONFIG_CIFS_ALLOW_INSECURE_LEGACY=y
CONFIG_CIFS_WEAK_PW_HASH=y
CONFIG_CIFS_UPCALL=y
CONFIG_CIFS_XATTR=y
CONFIG_CIFS_POSIX=y
CONFIG_CIFS_DEBUG=y
# CONFIG_CIFS_DEBUG2 is not set
# CONFIG_CIFS_DEBUG_DUMP_KEYS is not set
CONFIG_CIFS_DFS_UPCALL=y
# CONFIG_CIFS_SMB_DIRECT is not set
# CONFIG_CIFS_FSCACHE is not set
# CONFIG_CODA_FS is not set
# CONFIG_AFS_FS is not set
CONFIG_9P_FS=y
CONFIG_9P_FS_POSIX_ACL=y
# CONFIG_9P_FS_SECURITY is not set
CONFIG_NLS=y
CONFIG_NLS_DEFAULT="utf8"
CONFIG_NLS_CODEPAGE_437=y
CONFIG_NLS_CODEPAGE_737=m
CONFIG_NLS_CODEPAGE_775=m
CONFIG_NLS_CODEPAGE_850=m
CONFIG_NLS_CODEPAGE_852=m
CONFIG_NLS_CODEPAGE_855=m
CONFIG_NLS_CODEPAGE_857=m
CONFIG_NLS_CODEPAGE_860=m
CONFIG_NLS_CODEPAGE_861=m
CONFIG_NLS_CODEPAGE_862=m
CONFIG_NLS_CODEPAGE_863=m
CONFIG_NLS_CODEPAGE_864=m
CONFIG_NLS_CODEPAGE_865=m
CONFIG_NLS_CODEPAGE_866=m
CONFIG_NLS_CODEPAGE_869=m
CONFIG_NLS_CODEPAGE_936=m
CONFIG_NLS_CODEPAGE_950=m
CONFIG_NLS_CODEPAGE_932=m
CONFIG_NLS_CODEPAGE_949=m
CONFIG_NLS_CODEPAGE_874=m
CONFIG_NLS_ISO8859_8=m
CONFIG_NLS_CODEPAGE_1250=m
CONFIG_NLS_CODEPAGE_1251=m
CONFIG_NLS_ASCII=y
CONFIG_NLS_ISO8859_1=m
CONFIG_NLS_ISO8859_2=m
CONFIG_NLS_ISO8859_3=m
CONFIG_NLS_ISO8859_4=m
CONFIG_NLS_ISO8859_5=m
CONFIG_NLS_ISO8859_6=m
CONFIG_NLS_ISO8859_7=m
CONFIG_NLS_ISO8859_9=m
CONFIG_NLS_ISO8859_13=m
CONFIG_NLS_ISO8859_14=m
CONFIG_NLS_ISO8859_15=m
CONFIG_NLS_KOI8_R=m
CONFIG_NLS_KOI8_U=m
CONFIG_NLS_MAC_ROMAN=m
CONFIG_NLS_MAC_CELTIC=m
CONFIG_NLS_MAC_CENTEURO=m
CONFIG_NLS_MAC_CROATIAN=m
CONFIG_NLS_MAC_CYRILLIC=m
CONFIG_NLS_MAC_GAELIC=m
CONFIG_NLS_MAC_GREEK=m
CONFIG_NLS_MAC_ICELAND=m
CONFIG_NLS_MAC_INUIT=m
CONFIG_NLS_MAC_ROMANIAN=m
CONFIG_NLS_MAC_TURKISH=m
CONFIG_NLS_UTF8=m
CONFIG_DLM=m
CONFIG_DLM_DEBUG=y
# CONFIG_UNICODE is not set
CONFIG_IO_WQ=y
# end of File systems

#
# Security options
#
CONFIG_KEYS=y
# CONFIG_KEYS_REQUEST_CACHE is not set
CONFIG_PERSISTENT_KEYRINGS=y
CONFIG_BIG_KEYS=y
CONFIG_TRUSTED_KEYS=y
CONFIG_ENCRYPTED_KEYS=y
# CONFIG_KEY_DH_OPERATIONS is not set
# CONFIG_SECURITY_DMESG_RESTRICT is not set
CONFIG_SECURITY=y
CONFIG_SECURITYFS=y
CONFIG_SECURITY_NETWORK=y
CONFIG_PAGE_TABLE_ISOLATION=y
# CONFIG_SECURITY_INFINIBAND is not set
CONFIG_SECURITY_NETWORK_XFRM=y
CONFIG_SECURITY_PATH=y
CONFIG_INTEL_TXT=y
CONFIG_LSM_MMAP_MIN_ADDR=65535
CONFIG_HAVE_HARDENED_USERCOPY_ALLOCATOR=y
CONFIG_HARDENED_USERCOPY=y
CONFIG_HARDENED_USERCOPY_FALLBACK=y
# CONFIG_FORTIFY_SOURCE is not set
# CONFIG_STATIC_USERMODEHELPER is not set
CONFIG_SECURITY_SELINUX=y
CONFIG_SECURITY_SELINUX_BOOTPARAM=y
# CONFIG_SECURITY_SELINUX_DISABLE is not set
CONFIG_SECURITY_SELINUX_DEVELOP=y
CONFIG_SECURITY_SELINUX_AVC_STATS=y
CONFIG_SECURITY_SELINUX_CHECKREQPROT_VALUE=1
CONFIG_SECURITY_SELINUX_SIDTAB_HASH_BITS=9
CONFIG_SECURITY_SELINUX_SID2STR_CACHE_SIZE=256
# CONFIG_SECURITY_SMACK is not set
# CONFIG_SECURITY_TOMOYO is not set
CONFIG_SECURITY_APPARMOR=y
CONFIG_SECURITY_APPARMOR_HASH=y
CONFIG_SECURITY_APPARMOR_HASH_DEFAULT=y
# CONFIG_SECURITY_APPARMOR_DEBUG is not set
# CONFIG_SECURITY_APPARMOR_KUNIT_TEST is not set
# CONFIG_SECURITY_LOADPIN is not set
CONFIG_SECURITY_YAMA=y
# CONFIG_SECURITY_SAFESETID is not set
# CONFIG_SECURITY_LOCKDOWN_LSM is not set
CONFIG_INTEGRITY=y
CONFIG_INTEGRITY_SIGNATURE=y
CONFIG_INTEGRITY_ASYMMETRIC_KEYS=y
CONFIG_INTEGRITY_TRUSTED_KEYRING=y
# CONFIG_INTEGRITY_PLATFORM_KEYRING is not set
CONFIG_INTEGRITY_AUDIT=y
CONFIG_IMA=y
CONFIG_IMA_MEASURE_PCR_IDX=10
CONFIG_IMA_LSM_RULES=y
# CONFIG_IMA_TEMPLATE is not set
CONFIG_IMA_NG_TEMPLATE=y
# CONFIG_IMA_SIG_TEMPLATE is not set
CONFIG_IMA_DEFAULT_TEMPLATE="ima-ng"
CONFIG_IMA_DEFAULT_HASH_SHA1=y
# CONFIG_IMA_DEFAULT_HASH_SHA256 is not set
CONFIG_IMA_DEFAULT_HASH="sha1"
# CONFIG_IMA_WRITE_POLICY is not set
# CONFIG_IMA_READ_POLICY is not set
CONFIG_IMA_APPRAISE=y
# CONFIG_IMA_ARCH_POLICY is not set
# CONFIG_IMA_APPRAISE_BUILD_POLICY is not set
CONFIG_IMA_APPRAISE_BOOTPARAM=y
# CONFIG_IMA_APPRAISE_MODSIG is not set
CONFIG_IMA_TRUSTED_KEYRING=y
# CONFIG_IMA_BLACKLIST_KEYRING is not set
# CONFIG_IMA_LOAD_X509 is not set
CONFIG_IMA_MEASURE_ASYMMETRIC_KEYS=y
CONFIG_IMA_QUEUE_EARLY_BOOT_KEYS=y
# CONFIG_IMA_SECURE_AND_OR_TRUSTED_BOOT is not set
CONFIG_EVM=y
CONFIG_EVM_ATTR_FSUUID=y
# CONFIG_EVM_ADD_XATTRS is not set
# CONFIG_EVM_LOAD_X509 is not set
CONFIG_DEFAULT_SECURITY_SELINUX=y
# CONFIG_DEFAULT_SECURITY_APPARMOR is not set
# CONFIG_DEFAULT_SECURITY_DAC is not set
CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,smack,tomoyo,apparmor,bpf"

#
# Kernel hardening options
#

#
# Memory initialization
#
CONFIG_INIT_STACK_NONE=y
# CONFIG_INIT_ON_ALLOC_DEFAULT_ON is not set
# CONFIG_INIT_ON_FREE_DEFAULT_ON is not set
# end of Memory initialization
# end of Kernel hardening options
# end of Security options

CONFIG_XOR_BLOCKS=m
CONFIG_ASYNC_CORE=m
CONFIG_ASYNC_MEMCPY=m
CONFIG_ASYNC_XOR=m
CONFIG_ASYNC_PQ=m
CONFIG_ASYNC_RAID6_RECOV=m
CONFIG_CRYPTO=y

#
# Crypto core or helper
#
CONFIG_CRYPTO_ALGAPI=y
CONFIG_CRYPTO_ALGAPI2=y
CONFIG_CRYPTO_AEAD=y
CONFIG_CRYPTO_AEAD2=y
CONFIG_CRYPTO_SKCIPHER=y
CONFIG_CRYPTO_SKCIPHER2=y
CONFIG_CRYPTO_HASH=y
CONFIG_CRYPTO_HASH2=y
CONFIG_CRYPTO_RNG=y
CONFIG_CRYPTO_RNG2=y
CONFIG_CRYPTO_RNG_DEFAULT=y
CONFIG_CRYPTO_AKCIPHER2=y
CONFIG_CRYPTO_AKCIPHER=y
CONFIG_CRYPTO_KPP2=y
CONFIG_CRYPTO_KPP=m
CONFIG_CRYPTO_ACOMP2=y
CONFIG_CRYPTO_MANAGER=y
CONFIG_CRYPTO_MANAGER2=y
CONFIG_CRYPTO_USER=m
CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y
CONFIG_CRYPTO_GF128MUL=y
CONFIG_CRYPTO_NULL=y
CONFIG_CRYPTO_NULL2=y
CONFIG_CRYPTO_PCRYPT=m
CONFIG_CRYPTO_CRYPTD=m
CONFIG_CRYPTO_AUTHENC=m
CONFIG_CRYPTO_TEST=m
CONFIG_CRYPTO_SIMD=m
CONFIG_CRYPTO_GLUE_HELPER_X86=m
CONFIG_CRYPTO_ENGINE=m

#
# Public-key cryptography
#
CONFIG_CRYPTO_RSA=y
CONFIG_CRYPTO_DH=m
CONFIG_CRYPTO_ECC=m
CONFIG_CRYPTO_ECDH=m
# CONFIG_CRYPTO_ECRDSA is not set
# CONFIG_CRYPTO_CURVE25519 is not set
# CONFIG_CRYPTO_CURVE25519_X86 is not set

#
# Authenticated Encryption with Associated Data
#
CONFIG_CRYPTO_CCM=m
CONFIG_CRYPTO_GCM=y
# CONFIG_CRYPTO_CHACHA20POLY1305 is not set
# CONFIG_CRYPTO_AEGIS128 is not set
# CONFIG_CRYPTO_AEGIS128_AESNI_SSE2 is not set
CONFIG_CRYPTO_SEQIV=y
CONFIG_CRYPTO_ECHAINIV=m

#
# Block modes
#
CONFIG_CRYPTO_CBC=y
# CONFIG_CRYPTO_CFB is not set
CONFIG_CRYPTO_CTR=y
CONFIG_CRYPTO_CTS=m
CONFIG_CRYPTO_ECB=y
CONFIG_CRYPTO_LRW=m
# CONFIG_CRYPTO_OFB is not set
CONFIG_CRYPTO_PCBC=m
CONFIG_CRYPTO_XTS=m
# CONFIG_CRYPTO_KEYWRAP is not set
# CONFIG_CRYPTO_NHPOLY1305_SSE2 is not set
# CONFIG_CRYPTO_NHPOLY1305_AVX2 is not set
# CONFIG_CRYPTO_ADIANTUM is not set
CONFIG_CRYPTO_ESSIV=m

#
# Hash modes
#
CONFIG_CRYPTO_CMAC=m
CONFIG_CRYPTO_HMAC=y
CONFIG_CRYPTO_XCBC=m
CONFIG_CRYPTO_VMAC=m

#
# Digest
#
CONFIG_CRYPTO_CRC32C=y
CONFIG_CRYPTO_CRC32C_INTEL=m
CONFIG_CRYPTO_CRC32=m
CONFIG_CRYPTO_CRC32_PCLMUL=m
CONFIG_CRYPTO_XXHASH=m
CONFIG_CRYPTO_BLAKE2B=m
# CONFIG_CRYPTO_BLAKE2S is not set
# CONFIG_CRYPTO_BLAKE2S_X86 is not set
CONFIG_CRYPTO_CRCT10DIF=y
CONFIG_CRYPTO_CRCT10DIF_PCLMUL=m
CONFIG_CRYPTO_GHASH=y
# CONFIG_CRYPTO_POLY1305 is not set
# CONFIG_CRYPTO_POLY1305_X86_64 is not set
CONFIG_CRYPTO_MD4=m
CONFIG_CRYPTO_MD5=y
CONFIG_CRYPTO_MICHAEL_MIC=m
CONFIG_CRYPTO_RMD128=m
CONFIG_CRYPTO_RMD160=m
CONFIG_CRYPTO_RMD256=m
CONFIG_CRYPTO_RMD320=m
CONFIG_CRYPTO_SHA1=y
CONFIG_CRYPTO_SHA1_SSSE3=y
CONFIG_CRYPTO_SHA256_SSSE3=y
CONFIG_CRYPTO_SHA512_SSSE3=m
CONFIG_CRYPTO_SHA256=y
CONFIG_CRYPTO_SHA512=m
# CONFIG_CRYPTO_SHA3 is not set
# CONFIG_CRYPTO_SM3 is not set
# CONFIG_CRYPTO_STREEBOG is not set
CONFIG_CRYPTO_TGR192=m
CONFIG_CRYPTO_WP512=m
CONFIG_CRYPTO_GHASH_CLMUL_NI_INTEL=m

#
# Ciphers
#
CONFIG_CRYPTO_AES=y
# CONFIG_CRYPTO_AES_TI is not set
CONFIG_CRYPTO_AES_NI_INTEL=m
CONFIG_CRYPTO_ANUBIS=m
CONFIG_CRYPTO_ARC4=m
CONFIG_CRYPTO_BLOWFISH=m
CONFIG_CRYPTO_BLOWFISH_COMMON=m
CONFIG_CRYPTO_BLOWFISH_X86_64=m
CONFIG_CRYPTO_CAMELLIA=m
CONFIG_CRYPTO_CAMELLIA_X86_64=m
CONFIG_CRYPTO_CAMELLIA_AESNI_AVX_X86_64=m
CONFIG_CRYPTO_CAMELLIA_AESNI_AVX2_X86_64=m
CONFIG_CRYPTO_CAST_COMMON=m
CONFIG_CRYPTO_CAST5=m
CONFIG_CRYPTO_CAST5_AVX_X86_64=m
CONFIG_CRYPTO_CAST6=m
CONFIG_CRYPTO_CAST6_AVX_X86_64=m
CONFIG_CRYPTO_DES=m
# CONFIG_CRYPTO_DES3_EDE_X86_64 is not set
CONFIG_CRYPTO_FCRYPT=m
CONFIG_CRYPTO_KHAZAD=m
CONFIG_CRYPTO_SALSA20=m
# CONFIG_CRYPTO_CHACHA20 is not set
# CONFIG_CRYPTO_CHACHA20_X86_64 is not set
CONFIG_CRYPTO_SEED=m
CONFIG_CRYPTO_SERPENT=m
CONFIG_CRYPTO_SERPENT_SSE2_X86_64=m
CONFIG_CRYPTO_SERPENT_AVX_X86_64=m
CONFIG_CRYPTO_SERPENT_AVX2_X86_64=m
# CONFIG_CRYPTO_SM4 is not set
CONFIG_CRYPTO_TEA=m
CONFIG_CRYPTO_TWOFISH=m
CONFIG_CRYPTO_TWOFISH_COMMON=m
CONFIG_CRYPTO_TWOFISH_X86_64=m
CONFIG_CRYPTO_TWOFISH_X86_64_3WAY=m
CONFIG_CRYPTO_TWOFISH_AVX_X86_64=m

#
# Compression
#
CONFIG_CRYPTO_DEFLATE=y
CONFIG_CRYPTO_LZO=y
# CONFIG_CRYPTO_842 is not set
# CONFIG_CRYPTO_LZ4 is not set
# CONFIG_CRYPTO_LZ4HC is not set
# CONFIG_CRYPTO_ZSTD is not set

#
# Random Number Generation
#
CONFIG_CRYPTO_ANSI_CPRNG=m
CONFIG_CRYPTO_DRBG_MENU=y
CONFIG_CRYPTO_DRBG_HMAC=y
CONFIG_CRYPTO_DRBG_HASH=y
CONFIG_CRYPTO_DRBG_CTR=y
CONFIG_CRYPTO_DRBG=y
CONFIG_CRYPTO_JITTERENTROPY=y
CONFIG_CRYPTO_USER_API=y
CONFIG_CRYPTO_USER_API_HASH=y
CONFIG_CRYPTO_USER_API_SKCIPHER=y
CONFIG_CRYPTO_USER_API_RNG=m
# CONFIG_CRYPTO_USER_API_AEAD is not set
# CONFIG_CRYPTO_STATS is not set
CONFIG_CRYPTO_HASH_INFO=y

#
# Crypto library routines
#
CONFIG_CRYPTO_LIB_AES=y
CONFIG_CRYPTO_LIB_ARC4=m
# CONFIG_CRYPTO_LIB_BLAKE2S is not set
# CONFIG_CRYPTO_LIB_CHACHA is not set
# CONFIG_CRYPTO_LIB_CURVE25519 is not set
CONFIG_CRYPTO_LIB_DES=m
CONFIG_CRYPTO_LIB_POLY1305_RSIZE=11
# CONFIG_CRYPTO_LIB_POLY1305 is not set
# CONFIG_CRYPTO_LIB_CHACHA20POLY1305 is not set
CONFIG_CRYPTO_LIB_SHA256=y
CONFIG_CRYPTO_HW=y
CONFIG_CRYPTO_DEV_PADLOCK=m
CONFIG_CRYPTO_DEV_PADLOCK_AES=m
CONFIG_CRYPTO_DEV_PADLOCK_SHA=m
# CONFIG_CRYPTO_DEV_ATMEL_ECC is not set
# CONFIG_CRYPTO_DEV_ATMEL_SHA204A is not set
CONFIG_CRYPTO_DEV_CCP=y
CONFIG_CRYPTO_DEV_CCP_DD=y
CONFIG_CRYPTO_DEV_SP_CCP=y
CONFIG_CRYPTO_DEV_CCP_CRYPTO=m
CONFIG_CRYPTO_DEV_SP_PSP=y
# CONFIG_CRYPTO_DEV_CCP_DEBUGFS is not set
CONFIG_CRYPTO_DEV_QAT=m
CONFIG_CRYPTO_DEV_QAT_DH895xCC=m
CONFIG_CRYPTO_DEV_QAT_C3XXX=m
CONFIG_CRYPTO_DEV_QAT_C62X=m
CONFIG_CRYPTO_DEV_QAT_DH895xCCVF=m
CONFIG_CRYPTO_DEV_QAT_C3XXXVF=m
CONFIG_CRYPTO_DEV_QAT_C62XVF=m
# CONFIG_CRYPTO_DEV_NITROX_CNN55XX is not set
CONFIG_CRYPTO_DEV_CHELSIO=m
CONFIG_CRYPTO_DEV_VIRTIO=m
# CONFIG_CRYPTO_DEV_SAFEXCEL is not set
# CONFIG_CRYPTO_DEV_AMLOGIC_GXL is not set
CONFIG_ASYMMETRIC_KEY_TYPE=y
CONFIG_ASYMMETRIC_PUBLIC_KEY_SUBTYPE=y
# CONFIG_ASYMMETRIC_TPM_KEY_SUBTYPE is not set
CONFIG_X509_CERTIFICATE_PARSER=y
# CONFIG_PKCS8_PRIVATE_KEY_PARSER is not set
CONFIG_PKCS7_MESSAGE_PARSER=y
# CONFIG_PKCS7_TEST_KEY is not set
CONFIG_SIGNED_PE_FILE_VERIFICATION=y

#
# Certificates for signature checking
#
CONFIG_MODULE_SIG_KEY="certs/signing_key.pem"
CONFIG_SYSTEM_TRUSTED_KEYRING=y
CONFIG_SYSTEM_TRUSTED_KEYS=""
# CONFIG_SYSTEM_EXTRA_CERTIFICATE is not set
# CONFIG_SECONDARY_TRUSTED_KEYRING is not set
CONFIG_SYSTEM_BLACKLIST_KEYRING=y
CONFIG_SYSTEM_BLACKLIST_HASH_LIST=""
# end of Certificates for signature checking

CONFIG_BINARY_PRINTF=y

#
# Library routines
#
CONFIG_RAID6_PQ=m
CONFIG_RAID6_PQ_BENCHMARK=y
# CONFIG_PACKING is not set
CONFIG_BITREVERSE=y
CONFIG_GENERIC_STRNCPY_FROM_USER=y
CONFIG_GENERIC_STRNLEN_USER=y
CONFIG_GENERIC_NET_UTILS=y
CONFIG_GENERIC_FIND_FIRST_BIT=y
CONFIG_CORDIC=m
CONFIG_RATIONAL=y
CONFIG_GENERIC_PCI_IOMAP=y
CONFIG_GENERIC_IOMAP=y
CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y
CONFIG_ARCH_HAS_FAST_MULTIPLIER=y
CONFIG_ARCH_USE_SYM_ANNOTATIONS=y
CONFIG_CRC_CCITT=y
CONFIG_CRC16=y
CONFIG_CRC_T10DIF=y
CONFIG_CRC_ITU_T=m
CONFIG_CRC32=y
# CONFIG_CRC32_SELFTEST is not set
CONFIG_CRC32_SLICEBY8=y
# CONFIG_CRC32_SLICEBY4 is not set
# CONFIG_CRC32_SARWATE is not set
# CONFIG_CRC32_BIT is not set
# CONFIG_CRC64 is not set
# CONFIG_CRC4 is not set
# CONFIG_CRC7 is not set
CONFIG_LIBCRC32C=m
CONFIG_CRC8=m
CONFIG_XXHASH=y
# CONFIG_RANDOM32_SELFTEST is not set
CONFIG_ZLIB_INFLATE=y
CONFIG_ZLIB_DEFLATE=y
CONFIG_LZO_COMPRESS=y
CONFIG_LZO_DECOMPRESS=y
CONFIG_LZ4_DECOMPRESS=y
CONFIG_ZSTD_COMPRESS=m
CONFIG_ZSTD_DECOMPRESS=m
CONFIG_XZ_DEC=y
CONFIG_XZ_DEC_X86=y
CONFIG_XZ_DEC_POWERPC=y
CONFIG_XZ_DEC_IA64=y
CONFIG_XZ_DEC_ARM=y
CONFIG_XZ_DEC_ARMTHUMB=y
CONFIG_XZ_DEC_SPARC=y
CONFIG_XZ_DEC_BCJ=y
# CONFIG_XZ_DEC_TEST is not set
CONFIG_DECOMPRESS_GZIP=y
CONFIG_DECOMPRESS_BZIP2=y
CONFIG_DECOMPRESS_LZMA=y
CONFIG_DECOMPRESS_XZ=y
CONFIG_DECOMPRESS_LZO=y
CONFIG_DECOMPRESS_LZ4=y
CONFIG_GENERIC_ALLOCATOR=y
CONFIG_REED_SOLOMON=m
CONFIG_REED_SOLOMON_ENC8=y
CONFIG_REED_SOLOMON_DEC8=y
CONFIG_TEXTSEARCH=y
CONFIG_TEXTSEARCH_KMP=m
CONFIG_TEXTSEARCH_BM=m
CONFIG_TEXTSEARCH_FSM=m
CONFIG_BTREE=y
CONFIG_INTERVAL_TREE=y
CONFIG_XARRAY_MULTI=y
CONFIG_ASSOCIATIVE_ARRAY=y
CONFIG_HAS_IOMEM=y
CONFIG_HAS_IOPORT_MAP=y
CONFIG_HAS_DMA=y
CONFIG_NEED_SG_DMA_LENGTH=y
CONFIG_NEED_DMA_MAP_STATE=y
CONFIG_ARCH_DMA_ADDR_T_64BIT=y
CONFIG_ARCH_HAS_FORCE_DMA_UNENCRYPTED=y
CONFIG_DMA_VIRT_OPS=y
CONFIG_SWIOTLB=y
CONFIG_DMA_CMA=y

#
# Default contiguous memory area size:
#
CONFIG_CMA_SIZE_MBYTES=200
CONFIG_CMA_SIZE_SEL_MBYTES=y
# CONFIG_CMA_SIZE_SEL_PERCENTAGE is not set
# CONFIG_CMA_SIZE_SEL_MIN is not set
# CONFIG_CMA_SIZE_SEL_MAX is not set
CONFIG_CMA_ALIGNMENT=8
# CONFIG_DMA_API_DEBUG is not set
CONFIG_SGL_ALLOC=y
CONFIG_IOMMU_HELPER=y
CONFIG_CHECK_SIGNATURE=y
CONFIG_CPUMASK_OFFSTACK=y
CONFIG_CPU_RMAP=y
CONFIG_DQL=y
CONFIG_GLOB=y
# CONFIG_GLOB_SELFTEST is not set
CONFIG_NLATTR=y
CONFIG_CLZ_TAB=y
CONFIG_IRQ_POLL=y
CONFIG_MPILIB=y
CONFIG_SIGNATURE=y
CONFIG_DIMLIB=y
CONFIG_OID_REGISTRY=y
CONFIG_UCS2_STRING=y
CONFIG_HAVE_GENERIC_VDSO=y
CONFIG_GENERIC_GETTIMEOFDAY=y
CONFIG_GENERIC_VDSO_TIME_NS=y
CONFIG_FONT_SUPPORT=y
# CONFIG_FONTS is not set
CONFIG_FONT_8x8=y
CONFIG_FONT_8x16=y
CONFIG_SG_POOL=y
CONFIG_ARCH_HAS_PMEM_API=y
CONFIG_MEMREGION=y
CONFIG_ARCH_HAS_UACCESS_FLUSHCACHE=y
CONFIG_ARCH_HAS_UACCESS_MCSAFE=y
CONFIG_ARCH_STACKWALK=y
CONFIG_SBITMAP=y
# CONFIG_STRING_SELFTEST is not set
# end of Library routines

#
# Kernel hacking
#

#
# printk and dmesg options
#
CONFIG_PRINTK_TIME=y
# CONFIG_PRINTK_CALLER is not set
CONFIG_CONSOLE_LOGLEVEL_DEFAULT=7
CONFIG_CONSOLE_LOGLEVEL_QUIET=4
CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
CONFIG_BOOT_PRINTK_DELAY=y
CONFIG_DYNAMIC_DEBUG=y
CONFIG_SYMBOLIC_ERRNAME=y
CONFIG_DEBUG_BUGVERBOSE=y
# end of printk and dmesg options

#
# Compile-time checks and compiler options
#
CONFIG_DEBUG_INFO=y
CONFIG_DEBUG_INFO_REDUCED=y
# CONFIG_DEBUG_INFO_SPLIT is not set
# CONFIG_DEBUG_INFO_DWARF4 is not set
# CONFIG_GDB_SCRIPTS is not set
CONFIG_ENABLE_MUST_CHECK=y
CONFIG_FRAME_WARN=2048
CONFIG_STRIP_ASM_SYMS=y
# CONFIG_READABLE_ASM is not set
# CONFIG_HEADERS_INSTALL is not set
CONFIG_DEBUG_SECTION_MISMATCH=y
CONFIG_SECTION_MISMATCH_WARN_ONLY=y
CONFIG_STACK_VALIDATION=y
# CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set
# end of Compile-time checks and compiler options

#
# Generic Kernel Debugging Instruments
#
CONFIG_MAGIC_SYSRQ=y
CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x1
CONFIG_MAGIC_SYSRQ_SERIAL=y
CONFIG_MAGIC_SYSRQ_SERIAL_SEQUENCE=""
CONFIG_DEBUG_FS=y
CONFIG_HAVE_ARCH_KGDB=y
# CONFIG_KGDB is not set
CONFIG_ARCH_HAS_UBSAN_SANITIZE_ALL=y
# CONFIG_UBSAN is not set
# end of Generic Kernel Debugging Instruments

CONFIG_DEBUG_KERNEL=y
CONFIG_DEBUG_MISC=y

#
# Memory Debugging
#
# CONFIG_PAGE_EXTENSION is not set
# CONFIG_DEBUG_PAGEALLOC is not set
# CONFIG_PAGE_OWNER is not set
# CONFIG_PAGE_POISONING is not set
# CONFIG_DEBUG_PAGE_REF is not set
CONFIG_DEBUG_RODATA_TEST=y
CONFIG_GENERIC_PTDUMP=y
# CONFIG_PTDUMP_DEBUGFS is not set
# CONFIG_DEBUG_OBJECTS is not set
# CONFIG_SLUB_DEBUG_ON is not set
# CONFIG_SLUB_STATS is not set
CONFIG_HAVE_DEBUG_KMEMLEAK=y
# CONFIG_DEBUG_KMEMLEAK is not set
# CONFIG_DEBUG_STACK_USAGE is not set
# CONFIG_SCHED_STACK_END_CHECK is not set
# CONFIG_DEBUG_VM is not set
CONFIG_ARCH_HAS_DEBUG_VIRTUAL=y
# CONFIG_DEBUG_VIRTUAL is not set
CONFIG_DEBUG_MEMORY_INIT=y
# CONFIG_DEBUG_PER_CPU_MAPS is not set
CONFIG_HAVE_ARCH_KASAN=y
CONFIG_HAVE_ARCH_KASAN_VMALLOC=y
CONFIG_CC_HAS_KASAN_GENERIC=y
# CONFIG_KASAN is not set
CONFIG_KASAN_STACK=1
# end of Memory Debugging

CONFIG_DEBUG_SHIRQ=y

#
# Debug Oops, Lockups and Hangs
#
CONFIG_PANIC_ON_OOPS=y
CONFIG_PANIC_ON_OOPS_VALUE=1
CONFIG_PANIC_TIMEOUT=0
CONFIG_LOCKUP_DETECTOR=y
CONFIG_SOFTLOCKUP_DETECTOR=y
# CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC is not set
CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC_VALUE=0
CONFIG_HARDLOCKUP_DETECTOR_PERF=y
CONFIG_HARDLOCKUP_CHECK_TIMESTAMP=y
CONFIG_HARDLOCKUP_DETECTOR=y
CONFIG_BOOTPARAM_HARDLOCKUP_PANIC=y
CONFIG_BOOTPARAM_HARDLOCKUP_PANIC_VALUE=1
# CONFIG_DETECT_HUNG_TASK is not set
# CONFIG_WQ_WATCHDOG is not set
# CONFIG_TEST_LOCKUP is not set
# end of Debug Oops, Lockups and Hangs

#
# Scheduler Debugging
#
CONFIG_SCHED_DEBUG=y
CONFIG_SCHED_INFO=y
CONFIG_SCHEDSTATS=y
# end of Scheduler Debugging

# CONFIG_DEBUG_TIMEKEEPING is not set

#
# Lock Debugging (spinlocks, mutexes, etc...)
#
CONFIG_LOCK_DEBUGGING_SUPPORT=y
# CONFIG_PROVE_LOCKING is not set
# CONFIG_LOCK_STAT is not set
# CONFIG_DEBUG_RT_MUTEXES is not set
# CONFIG_DEBUG_SPINLOCK is not set
# CONFIG_DEBUG_MUTEXES is not set
# CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set
# CONFIG_DEBUG_RWSEMS is not set
# CONFIG_DEBUG_LOCK_ALLOC is not set
CONFIG_DEBUG_ATOMIC_SLEEP=y
# CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set
CONFIG_LOCK_TORTURE_TEST=m
# CONFIG_WW_MUTEX_SELFTEST is not set
# end of Lock Debugging (spinlocks, mutexes, etc...)

CONFIG_STACKTRACE=y
# CONFIG_WARN_ALL_UNSEEDED_RANDOM is not set
# CONFIG_DEBUG_KOBJECT is not set

#
# Debug kernel data structures
#
CONFIG_DEBUG_LIST=y
# CONFIG_DEBUG_PLIST is not set
# CONFIG_DEBUG_SG is not set
# CONFIG_DEBUG_NOTIFIERS is not set
# CONFIG_BUG_ON_DATA_CORRUPTION is not set
# end of Debug kernel data structures

# CONFIG_DEBUG_CREDENTIALS is not set

#
# RCU Debugging
#
CONFIG_TORTURE_TEST=m
CONFIG_RCU_PERF_TEST=m
CONFIG_RCU_TORTURE_TEST=m
CONFIG_RCU_CPU_STALL_TIMEOUT=60
# CONFIG_RCU_TRACE is not set
# CONFIG_RCU_EQS_DEBUG is not set
# end of RCU Debugging

# CONFIG_DEBUG_WQ_FORCE_RR_CPU is not set
# CONFIG_DEBUG_BLOCK_EXT_DEVT is not set
# CONFIG_CPU_HOTPLUG_STATE_CONTROL is not set
CONFIG_LATENCYTOP=y
CONFIG_USER_STACKTRACE_SUPPORT=y
CONFIG_NOP_TRACER=y
CONFIG_HAVE_FUNCTION_TRACER=y
CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
CONFIG_HAVE_DYNAMIC_FTRACE=y
CONFIG_HAVE_DYNAMIC_FTRACE_WITH_REGS=y
CONFIG_HAVE_DYNAMIC_FTRACE_WITH_DIRECT_CALLS=y
CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
CONFIG_HAVE_FENTRY=y
CONFIG_HAVE_C_RECORDMCOUNT=y
CONFIG_TRACER_MAX_TRACE=y
CONFIG_TRACE_CLOCK=y
CONFIG_RING_BUFFER=y
CONFIG_EVENT_TRACING=y
CONFIG_CONTEXT_SWITCH_TRACER=y
CONFIG_RING_BUFFER_ALLOW_SWAP=y
CONFIG_TRACING=y
CONFIG_GENERIC_TRACER=y
CONFIG_TRACING_SUPPORT=y
CONFIG_FTRACE=y
# CONFIG_BOOTTIME_TRACING is not set
CONFIG_FUNCTION_TRACER=y
CONFIG_FUNCTION_GRAPH_TRACER=y
CONFIG_DYNAMIC_FTRACE=y
CONFIG_DYNAMIC_FTRACE_WITH_REGS=y
CONFIG_DYNAMIC_FTRACE_WITH_DIRECT_CALLS=y
CONFIG_FUNCTION_PROFILER=y
CONFIG_STACK_TRACER=y
# CONFIG_PREEMPTIRQ_EVENTS is not set
# CONFIG_IRQSOFF_TRACER is not set
CONFIG_SCHED_TRACER=y
CONFIG_HWLAT_TRACER=y
# CONFIG_MMIOTRACE is not set
CONFIG_FTRACE_SYSCALLS=y
CONFIG_TRACER_SNAPSHOT=y
# CONFIG_TRACER_SNAPSHOT_PER_CPU_SWAP is not set
CONFIG_BRANCH_PROFILE_NONE=y
# CONFIG_PROFILE_ANNOTATED_BRANCHES is not set
# CONFIG_PROFILE_ALL_BRANCHES is not set
CONFIG_BLK_DEV_IO_TRACE=y
CONFIG_KPROBE_EVENTS=y
# CONFIG_KPROBE_EVENTS_ON_NOTRACE is not set
CONFIG_UPROBE_EVENTS=y
CONFIG_BPF_EVENTS=y
CONFIG_DYNAMIC_EVENTS=y
CONFIG_PROBE_EVENTS=y
# CONFIG_BPF_KPROBE_OVERRIDE is not set
CONFIG_FTRACE_MCOUNT_RECORD=y
CONFIG_TRACING_MAP=y
CONFIG_HIST_TRIGGERS=y
# CONFIG_TRACE_EVENT_INJECT is not set
# CONFIG_TRACEPOINT_BENCHMARK is not set
CONFIG_RING_BUFFER_BENCHMARK=m
# CONFIG_TRACE_EVAL_MAP_FILE is not set
# CONFIG_FTRACE_STARTUP_TEST is not set
# CONFIG_RING_BUFFER_STARTUP_TEST is not set
# CONFIG_PREEMPTIRQ_DELAY_TEST is not set
# CONFIG_SYNTH_EVENT_GEN_TEST is not set
# CONFIG_KPROBE_EVENT_GEN_TEST is not set
CONFIG_PROVIDE_OHCI1394_DMA_INIT=y
# CONFIG_SAMPLES is not set
CONFIG_ARCH_HAS_DEVMEM_IS_ALLOWED=y
CONFIG_STRICT_DEVMEM=y
# CONFIG_IO_STRICT_DEVMEM is not set

#
# x86 Debugging
#
CONFIG_TRACE_IRQFLAGS_SUPPORT=y
CONFIG_EARLY_PRINTK_USB=y
CONFIG_X86_VERBOSE_BOOTUP=y
CONFIG_EARLY_PRINTK=y
CONFIG_EARLY_PRINTK_DBGP=y
# CONFIG_EARLY_PRINTK_USB_XDBC is not set
# CONFIG_EFI_PGT_DUMP is not set
# CONFIG_DEBUG_WX is not set
# CONFIG_DEBUG_TLBFLUSH is not set
# CONFIG_IOMMU_DEBUG is not set
CONFIG_HAVE_MMIOTRACE_SUPPORT=y
CONFIG_X86_DECODER_SELFTEST=y
CONFIG_IO_DELAY_0X80=y
# CONFIG_IO_DELAY_0XED is not set
# CONFIG_IO_DELAY_UDELAY is not set
# CONFIG_IO_DELAY_NONE is not set
CONFIG_DEBUG_BOOT_PARAMS=y
# CONFIG_CPA_DEBUG is not set
# CONFIG_DEBUG_ENTRY is not set
# CONFIG_DEBUG_NMI_SELFTEST is not set
CONFIG_X86_DEBUG_FPU=y
# CONFIG_PUNIT_ATOM_DEBUG is not set
CONFIG_UNWINDER_ORC=y
# CONFIG_UNWINDER_FRAME_POINTER is not set
# end of x86 Debugging

#
# Kernel Testing and Coverage
#
CONFIG_KUNIT=y
# CONFIG_KUNIT_DEBUGFS is not set
CONFIG_KUNIT_TEST=m
CONFIG_KUNIT_EXAMPLE_TEST=m
# CONFIG_NOTIFIER_ERROR_INJECTION is not set
CONFIG_FUNCTION_ERROR_INJECTION=y
CONFIG_FAULT_INJECTION=y
# CONFIG_FAILSLAB is not set
# CONFIG_FAIL_PAGE_ALLOC is not set
CONFIG_FAIL_MAKE_REQUEST=y
# CONFIG_FAIL_IO_TIMEOUT is not set
# CONFIG_FAIL_FUTEX is not set
CONFIG_FAULT_INJECTION_DEBUG_FS=y
# CONFIG_FAIL_FUNCTION is not set
# CONFIG_FAIL_MMC_REQUEST is not set
CONFIG_ARCH_HAS_KCOV=y
CONFIG_CC_HAS_SANCOV_TRACE_PC=y
# CONFIG_KCOV is not set
CONFIG_RUNTIME_TESTING_MENU=y
# CONFIG_LKDTM is not set
# CONFIG_TEST_LIST_SORT is not set
# CONFIG_TEST_MIN_HEAP is not set
# CONFIG_TEST_SORT is not set
# CONFIG_KPROBES_SANITY_TEST is not set
# CONFIG_BACKTRACE_SELF_TEST is not set
# CONFIG_RBTREE_TEST is not set
# CONFIG_REED_SOLOMON_TEST is not set
# CONFIG_INTERVAL_TREE_TEST is not set
# CONFIG_PERCPU_TEST is not set
CONFIG_ATOMIC64_SELFTEST=y
# CONFIG_ASYNC_RAID6_TEST is not set
# CONFIG_TEST_HEXDUMP is not set
# CONFIG_TEST_STRING_HELPERS is not set
# CONFIG_TEST_STRSCPY is not set
# CONFIG_TEST_KSTRTOX is not set
# CONFIG_TEST_PRINTF is not set
# CONFIG_TEST_BITMAP is not set
# CONFIG_TEST_BITFIELD is not set
# CONFIG_TEST_UUID is not set
# CONFIG_TEST_XARRAY is not set
# CONFIG_TEST_OVERFLOW is not set
# CONFIG_TEST_RHASHTABLE is not set
# CONFIG_TEST_HASH is not set
# CONFIG_TEST_IDA is not set
# CONFIG_TEST_LKM is not set
# CONFIG_TEST_VMALLOC is not set
# CONFIG_TEST_USER_COPY is not set
CONFIG_TEST_BPF=m
# CONFIG_TEST_BLACKHOLE_DEV is not set
# CONFIG_FIND_BIT_BENCHMARK is not set
# CONFIG_TEST_FIRMWARE is not set
# CONFIG_TEST_SYSCTL is not set
CONFIG_SYSCTL_KUNIT_TEST=m
CONFIG_LIST_KUNIT_TEST=m
# CONFIG_LINEAR_RANGES_TEST is not set
# CONFIG_TEST_UDELAY is not set
# CONFIG_TEST_STATIC_KEYS is not set
# CONFIG_TEST_KMOD is not set
# CONFIG_TEST_MEMCAT_P is not set
# CONFIG_TEST_LIVEPATCH is not set
# CONFIG_TEST_STACKINIT is not set
# CONFIG_TEST_MEMINIT is not set
# CONFIG_MEMTEST is not set
# CONFIG_HYPERV_TESTING is not set
# end of Kernel Testing and Coverage
# end of Kernel hacking

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename=job-script

#!/bin/sh

export_top_env()
{
	export suite='kernel-selftests'
	export testcase='kernel-selftests'
	export category='functional'
	export need_memory='2G'
	export need_cpu=2
	export kernel_cmdline='erst_disable'
	export job_origin='/lkp-src/allot/cyclic:p1:linux-devel:devel-hourly/lkp-skl-d01/kernel-selftests-x86.yaml'
	export queue_cmdline_keys='branch
commit
queue_at_least_once'
	export queue='validate'
	export testbox='lkp-skl-d01'
	export tbox_group='lkp-skl-d01'
	export kconfig='x86_64-rhel-7.6'
	export submit_id='5eeeb46181e6c229334fed4d'
	export job_file='/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-10547-1y430f0-2.yaml'
	export id='b1649221e70d5085c54cccad5675b161e67edf6e'
	export queuer_version='/lkp-src'
	export model='Skylake'
	export nr_cpu=8
	export memory='16G'
	export nr_hdd_partitions=1
	export hdd_partitions='/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part1'
	export swap_partitions='/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part3'
	export rootfs_partition='/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part2'
	export brand='Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz'
	export cpu_info='skylake i7-6700'
	export bios_version='1.2.8'
	export commit='d83f959b5e7a6378a4afbff23de2a2d064d95749'
	export need_kconfig_hw='CONFIG_E1000E=y
CONFIG_SATA_AHCI'
	export ucode='0xdc'
	export need_kernel_headers=true
	export need_kernel_selftests=true
	export need_kconfig='CONFIG_POSIX_TIMERS=y ~ ">= v4.10-rc1"'
	export enqueue_time='2020-06-21 09:14:10 +0800'
	export _id='5eeeb46681e6c229334fed4e'
	export _rt='/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749'
	export user='lkp'
	export compiler='gcc-9'
	export head_commit='5738b9d0c91e26c87c93a03972cc1a5a809d4af6'
	export base_commit='b3a9e3b9622ae10064826dccb4f7a52bd88c7407'
	export branch='linux-devel/devel-hourly-2020061608'
	export rootfs='debian-x86_64-20191114.cgz'
	export result_root='/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/3'
	export scheduler_version='/lkp/lkp/.src-20200619-190700'
	export LKP_SERVER='inn'
	export arch='x86_64'
	export max_uptime=3600
	export initrd='/osimage/debian/debian-x86_64-20191114.cgz'
	export bootloader_append='root=/dev/ram0
user=lkp
job=/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-10547-1y430f0-2.yaml
ARCH=x86_64
kconfig=x86_64-rhel-7.6
branch=linux-devel/devel-hourly-2020061608
commit=d83f959b5e7a6378a4afbff23de2a2d064d95749
BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6
erst_disable
max_uptime=3600
RESULT_ROOT=/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/3
LKP_SERVER=inn
nokaslr
selinux=0
debug
apic=debug
sysrq_always_enabled
rcupdate.rcu_cpu_stall_timeout=100
net.ifnames=0
printk.devkmsg=on
panic=-1
softlockup_panic=1
nmi_watchdog=panic
oops=panic
load_ramdisk=2
prompt_ramdisk=0
drbd.minor_count=8
systemd.log_level=err
ignore_loglevel
console=tty0
earlyprintk=ttyS0,115200
console=ttyS0,115200
vga=normal
rw'
	export modules_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/modules.cgz'
	export bm_initrd='/osimage/deps/debian-x86_64-20180403.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/lkp_2019-08-05.cgz,/osimage/deps/debian-x86_64-20180403.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/kernel-selftests_20200428.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/kernel-selftests-x86_64-468f787f-1_20200612.cgz,/osimage/deps/debian-x86_64-20180403.cgz/hw_2020-01-02.cgz'
	export linux_headers_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/linux-headers.cgz'
	export linux_selftests_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/linux-selftests.cgz'
	export ucode_initrd='/osimage/ucode/intel-ucode-20191114.cgz'
	export lkp_initrd='/osimage/user/lkp/lkp-x86_64.cgz'
	export site='inn'
	export LKP_CGI_PORT=80
	export LKP_CIFS_PORT=139
	export last_kernel='4.20.0'
	export repeat_to=4
	export schedule_notify_address=
	export queue_at_least_once=1
	export kernel='/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6'
	export dequeue_time='2020-06-21 09:33:06 +0800'
	export job_initrd='/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-10547-1y430f0-2.cgz'

	[ -n "$LKP_SRC" ] ||
	export LKP_SRC=/lkp/${user:-lkp}/src
}

run_job()
{
	echo $$ > $TMP/run-job.pid

	. $LKP_SRC/lib/http.sh
	. $LKP_SRC/lib/job.sh
	. $LKP_SRC/lib/env.sh

	export_top_env

	run_monitor $LKP_SRC/monitors/wrapper kmsg
	run_monitor $LKP_SRC/monitors/wrapper heartbeat
	run_monitor $LKP_SRC/monitors/wrapper meminfo
	run_monitor $LKP_SRC/monitors/wrapper oom-killer
	run_monitor $LKP_SRC/monitors/plain/watchdog

	run_test group='kselftests-x86' $LKP_SRC/tests/wrapper kernel-selftests
}

extract_stats()
{
	export stats_part_begin=
	export stats_part_end=

	$LKP_SRC/stats/wrapper kernel-selftests
	$LKP_SRC/stats/wrapper kmsg
	$LKP_SRC/stats/wrapper meminfo

	$LKP_SRC/stats/wrapper time kernel-selftests.time
	$LKP_SRC/stats/wrapper dmesg
	$LKP_SRC/stats/wrapper kmsg
	$LKP_SRC/stats/wrapper last_state
	$LKP_SRC/stats/wrapper stderr
	$LKP_SRC/stats/wrapper time
}

"$@"

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=utf-8
Content-Disposition: attachment; filename=dmesg
Content-Transfer-Encoding: quoted-printable

Decompressing Linux... Parsing ELF... No relocation needed... done.
Booting the kernel.
[    0.000000] Linux version 5.7.0-01787-gd83f959b5e7a6 (kbuild@8b19c35be28=
d) (gcc version 9.3.0 (Debian 9.3.0-13), GNU ld (GNU Binutils for Ubuntu) 2=
=2E34) #1 SMP Tue Jun 16 08:07:49 CST 2020
[    0.000000] Command line:  ip=3D::::lkp-skl-d01::dhcp root=3D/dev/ram0 u=
ser=3Dlkp job=3D/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests=
-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2=
d064d95749-20200621-10547-1y430f0-2.yaml ARCH=3Dx86_64 kconfig=3Dx86_64-rhe=
l-7.6 branch=3Dlinux-devel/devel-hourly-2020061608 commit=3Dd83f959b5e7a637=
8a4afbff23de2a2d064d95749 BOOT_IMAGE=3D/pkg/linux/x86_64-rhel-7.6/gcc-9/d83=
f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6 er=
st_disable max_uptime=3D3600 RESULT_ROOT=3D/result/kernel-selftests/kselfte=
sts-x86-ucode=3D0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6=
/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/3 LKP_SERVER=3Dinn nokaslr =
selinux=3D0 debug apic=3Ddebug sysrq_always_enabled rcupdate.rcu_cpu_stall_=
timeout=3D100 net.ifnames=3D0 printk.devkmsg=3Don panic=3D-1 softlockup_pan=
ic=3D1 nmi_watchdog=3Dpanic oops=3Dpanic load_ramdisk=3D2 prompt_ramdisk=3D=
0 drbd.minor_count=3D8 systemd.log_level=3Derr ignore_loglevel console=3Dtt=
y0 earlypr
[    0.000000] x86/fpu: Supporting XSAVE feature 0x001: 'x87 floating point=
 registers'
[    0.000000] x86/fpu: Supporting XSAVE feature 0x002: 'SSE registers'
[    0.000000] x86/fpu: Supporting XSAVE feature 0x004: 'AVX registers'
[    0.000000] x86/fpu: Supporting XSAVE feature 0x008: 'MPX bounds registe=
rs'
[    0.000000] x86/fpu: Supporting XSAVE feature 0x010: 'MPX CSR'
[    0.000000] x86/fpu: xstate_offset[2]:  576, xstate_sizes[2]:  256
[    0.000000] x86/fpu: xstate_offset[3]:  832, xstate_sizes[3]:   64
[    0.000000] x86/fpu: xstate_offset[4]:  896, xstate_sizes[4]:   64
[    0.000000] x86/fpu: Enabled xstate features 0x1f, context size is 960 b=
ytes, using 'compacted' format.
[    0.000000] BIOS-provided physical RAM map:
[    0.000000] BIOS-e820: [mem 0x0000000000000100-0x000000000009c7ff] usable
[    0.000000] BIOS-e820: [mem 0x000000000009c800-0x000000000009ffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000000e0000-0x00000000000fffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x0000000000100000-0x000000009916bfff] usable
[    0.000000] BIOS-e820: [mem 0x000000009916c000-0x000000009916cfff] ACPI =
NVS
[    0.000000] BIOS-e820: [mem 0x000000009916d000-0x00000000991b6fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000991b7000-0x000000009920afff] usable
[    0.000000] BIOS-e820: [mem 0x000000009920b000-0x0000000099a0bfff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x0000000099a0c000-0x000000009f19efff] usable
[    0.000000] BIOS-e820: [mem 0x000000009f19f000-0x000000009f3f6fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x000000009f3f7000-0x000000009f444fff] ACPI =
data
[    0.000000] BIOS-e820: [mem 0x000000009f445000-0x000000009fabefff] ACPI =
NVS
[    0.000000] BIOS-e820: [mem 0x000000009fabf000-0x000000009fffefff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x000000009ffff000-0x000000009fffffff] usable
[    0.000000] BIOS-e820: [mem 0x00000000a0000000-0x00000000a00fffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000f8000000-0x00000000fbffffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000fe000000-0x00000000fe010fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000fec00000-0x00000000fec00fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000fee00000-0x00000000fee00fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000ff000000-0x00000000ffffffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x0000000100000000-0x0000000459ffffff] usable
[    0.000000] printk: debug: ignoring loglevel setting.
[    0.000000] printk: bootconsole [earlyser0] enabled
[    0.000000] NX (Execute Disable) protection: active
[    0.000000] SMBIOS 2.8 present.
[    0.000000] DMI: Dell Inc. OptiPlex 7040/0Y7WYT, BIOS 1.2.8 01/26/2016
[    0.000000] tsc: Detected 3400.000 MHz processor
[    0.001322] tsc: Detected 3399.906 MHz TSC
[    0.001322] e820: update [mem 0x00000000-0x00000fff] usable =3D=3D> rese=
rved
[    0.011860] e820: remove [mem 0x000a0000-0x000fffff] usable
[    0.017383] last_pfn =3D 0x45a000 max_arch_pfn =3D 0x400000000
[    0.022815] MTRR default type: write-back
[    0.026778] MTRR fixed ranges enabled:
[    0.030488]   00000-9FFFF write-back
[    0.034022]   A0000-BFFFF uncachable
[    0.037558]   C0000-FFFFF write-protect
[    0.041352] MTRR variable ranges enabled:
[    0.045323]   0 base 00C0000000 mask 7FC0000000 uncachable
[    0.050763]   1 base 00B0000000 mask 7FF0000000 uncachable
[    0.056202]   2 base 00A8000000 mask 7FF8000000 uncachable
[    0.061646]   3 base 00A4000000 mask 7FFC000000 uncachable
[    0.067086]   4 base 00A2000000 mask 7FFE000000 uncachable
[    0.072527]   5 base 00A1800000 mask 7FFF800000 uncachable
[    0.077961]   6 disabled
[    0.080461]   7 disabled
[    0.082962]   8 disabled
[    0.085464]   9 disabled
[    0.088211] x86/PAT: Configuration [0-7]: WB  WC  UC- UC  WB  WP  UC- WT=
 =20
[    0.095205] last_pfn =3D 0xa0000 max_arch_pfn =3D 0x400000000
[    0.100483] Scan for SMP in [mem 0x00000000-0x000003ff]
[    0.105669] Scan for SMP in [mem 0x0009fc00-0x0009ffff]
[    0.110843] Scan for SMP in [mem 0x000f0000-0x000fffff]
[    0.121293] found SMP MP-table at [mem 0x000fcdd0-0x000fcddf]
[    0.126831]   mpc: fcba0-fcd54
[    0.129897] Using GB pages for direct mapping
[    0.134675] RAMDISK: [mem 0x43cd97000-0x456ffffff]
[    0.139264] ACPI: Early table checksum verification disabled
[    0.144870] ACPI: RSDP 0x00000000000F05B0 000024 (v02 DELL  )
[    0.150559] ACPI: XSDT 0x000000009F4170A0 0000C4 (v01 DELL   CBX3     01=
072009 AMI  00010013)
[    0.159011] ACPI: FACP 0x000000009F439770 00010C (v05 DELL   CBX3     01=
072009 AMI  00010013)
[    0.167463] ACPI: DSDT 0x000000009F4171F8 022574 (v02 DELL   CBX3     01=
072009 INTL 20120913)
[    0.175912] ACPI: FACS 0x000000009FABEF80 000040
[    0.180482] ACPI: APIC 0x000000009F439880 0000BC (v03 DELL   CBX3     01=
072009 AMI  00010013)
[    0.188933] ACPI: FPDT 0x000000009F439940 000044 (v01 DELL   CBX3     01=
072009 AMI  00010013)
[    0.197385] ACPI: FIDT 0x000000009F439988 00009C (v01 DELL   CBX3     01=
072009 AMI  00010013)
[    0.205836] ACPI: MCFG 0x000000009F439A28 00003C (v01 DELL   CBX3     01=
072009 MSFT 00000097)
[    0.214286] ACPI: HPET 0x000000009F439A68 000038 (v01 DELL   CBX3     01=
072009 AMI. 0005000B)
[    0.222738] ACPI: SSDT 0x000000009F439AA0 00036D (v01 SataRe SataTabl 00=
001000 INTL 20120913)
[    0.231189] ACPI: SSDT 0x000000009F439E10 0053B2 (v02 SaSsdt SaSsdt   00=
003000 INTL 20120913)
[    0.239640] ACPI: UEFI 0x000000009F43F1C8 000042 (v01                 00=
000000      00000000)
[    0.248090] ACPI: LPIT 0x000000009F43F210 000094 (v01 INTEL  SKL      00=
000000 MSFT 0000005F)
[    0.256541] ACPI: SSDT 0x000000009F43F2A8 000248 (v02 INTEL  sensrhub 00=
000000 INTL 20120913)
[    0.264991] ACPI: SSDT 0x000000009F43F4F0 002BAE (v02 INTEL  PtidDevc 00=
001000 INTL 20120913)
[    0.273442] ACPI: SSDT 0x000000009F4420A0 000BE3 (v02 INTEL  Ther_Rvp 00=
001000 INTL 20120913)
[    0.281892] ACPI: DBGP 0x000000009F442C88 000034 (v01 INTEL           00=
000000 MSFT 0000005F)
[    0.290356] ACPI: DBG2 0x000000009F442CC0 000054 (v00 INTEL           00=
000000 MSFT 0000005F)
[    0.298820] ACPI: SSDT 0x000000009F442D18 000613 (v02 INTEL  DELL__MT 00=
000000 INTL 20120913)
[    0.307285] ACPI: SSDT 0x000000009F443330 000E73 (v02 CpuRef CpuSsdt  00=
003000 INTL 20120913)
[    0.315745] ACPI: SLIC 0x000000009F4441A8 000176 (v03 DELL   CBX3     01=
072009 MSFT 00010013)
[    0.324198] ACPI: DMAR 0x000000009F444320 0000A8 (v01 INTEL  SKL      00=
000001 INTL 00000001)
[    0.332647] ACPI: ASF! 0x000000009F4443C8 0000A5 (v32 INTEL   HCG     00=
000001 TFSM 000F4240)
[    0.341102] ACPI: Local APIC address 0xfee00000
[    0.345587] mapped APIC to ffffffffff5fc000 (        fee00000)
[    0.351493] No NUMA configuration found
[    0.355158] Faking a node at [mem 0x0000000000000000-0x0000000459ffffff]
[    0.361806] NODE_DATA(0) allocated [mem 0x459fd5000-0x459ffffff]
[    0.367957] cma: Reserved 200 MiB at 0x0000000430400000
[    0.372995] Zone ranges:
[    0.375478]   DMA      [mem 0x0000000000001000-0x0000000000ffffff]
[    0.381601]   DMA32    [mem 0x0000000001000000-0x00000000ffffffff]
[    0.387723]   Normal   [mem 0x0000000100000000-0x0000000459ffffff]
[    0.393848]   Device   empty
[    0.396695] Movable zone start for each node
[    0.400922] Early memory node ranges
[    0.404458]   node   0: [mem 0x0000000000001000-0x000000000009bfff]
[    0.410667]   node   0: [mem 0x0000000000100000-0x000000009916bfff]
[    0.416878]   node   0: [mem 0x00000000991b7000-0x000000009920afff]
[    0.423088]   node   0: [mem 0x0000000099a0c000-0x000000009f19efff]
[    0.429297]   node   0: [mem 0x000000009ffff000-0x000000009fffffff]
[    0.435507]   node   0: [mem 0x0000000100000000-0x0000000459ffffff]
[    0.441950] Zeroed struct page in unavailable ranges: 30481 pages
[    0.441951] Initmem setup node 0 [mem 0x0000000000001000-0x0000000459fff=
fff]
[    0.454822] On node 0 totalpages: 4163823
[    0.458788]   DMA zone: 64 pages used for memmap
[    0.463359]   DMA zone: 21 pages reserved
[    0.467325]   DMA zone: 3995 pages, LIFO batch:0
[    0.471946]   DMA32 zone: 10086 pages used for memmap
[    0.476900]   DMA32 zone: 645460 pages, LIFO batch:63
[    0.489709]   Normal zone: 54912 pages used for memmap
[    0.494644]   Normal zone: 3514368 pages, LIFO batch:63
[    0.500237] Reserving Intel graphics memory at [mem 0xa2000000-0xa3fffff=
f]
[    0.507074] ACPI: PM-Timer IO Port: 0x1808
[    0.510973] ACPI: Local APIC address 0xfee00000
[    0.515461] ACPI: LAPIC_NMI (acpi_id[0x01] high edge lint[0x1])
[    0.521322] ACPI: LAPIC_NMI (acpi_id[0x02] high edge lint[0x1])
[    0.527197] ACPI: LAPIC_NMI (acpi_id[0x03] high edge lint[0x1])
[    0.533071] ACPI: LAPIC_NMI (acpi_id[0x04] high edge lint[0x1])
[    0.538949] ACPI: LAPIC_NMI (acpi_id[0x05] high edge lint[0x1])
[    0.544822] ACPI: LAPIC_NMI (acpi_id[0x06] high edge lint[0x1])
[    0.550699] ACPI: LAPIC_NMI (acpi_id[0x07] high edge lint[0x1])
[    0.556563] ACPI: LAPIC_NMI (acpi_id[0x08] high edge lint[0x1])
[    0.562455] IOAPIC[0]: apic_id 2, version 32, address 0xfec00000, GSI 0-=
119
[    0.569329] ACPI: INT_SRC_OVR (bus 0 bus_irq 0 global_irq 2 dfl dfl)
[    0.575627] Int: type 0, pol 0, trig 0, bus 00, IRQ 00, APIC ID 2, APIC =
INT 02
[    0.582785] ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 9 high level)
[    0.589338] Int: type 0, pol 1, trig 3, bus 00, IRQ 09, APIC ID 2, APIC =
INT 09
[    0.596500] ACPI: IRQ0 used by override.
[    0.600379] Int: type 0, pol 0, trig 0, bus 00, IRQ 01, APIC ID 2, APIC =
INT 01
[    0.607537] Int: type 0, pol 0, trig 0, bus 00, IRQ 03, APIC ID 2, APIC =
INT 03
[    0.614695] Int: type 0, pol 0, trig 0, bus 00, IRQ 04, APIC ID 2, APIC =
INT 04
[    0.621853] Int: type 0, pol 0, trig 0, bus 00, IRQ 05, APIC ID 2, APIC =
INT 05
[    0.629012] Int: type 0, pol 0, trig 0, bus 00, IRQ 06, APIC ID 2, APIC =
INT 06
[    0.636170] Int: type 0, pol 0, trig 0, bus 00, IRQ 07, APIC ID 2, APIC =
INT 07
[    0.643329] Int: type 0, pol 0, trig 0, bus 00, IRQ 08, APIC ID 2, APIC =
INT 08
[    0.650487] ACPI: IRQ9 used by override.
[    0.654368] Int: type 0, pol 0, trig 0, bus 00, IRQ 0a, APIC ID 2, APIC =
INT 0a
[    0.661529] Int: type 0, pol 0, trig 0, bus 00, IRQ 0b, APIC ID 2, APIC =
INT 0b
[    0.668687] Int: type 0, pol 0, trig 0, bus 00, IRQ 0c, APIC ID 2, APIC =
INT 0c
[    0.675846] Int: type 0, pol 0, trig 0, bus 00, IRQ 0d, APIC ID 2, APIC =
INT 0d
[    0.683004] Int: type 0, pol 0, trig 0, bus 00, IRQ 0e, APIC ID 2, APIC =
INT 0e
[    0.690162] Int: type 0, pol 0, trig 0, bus 00, IRQ 0f, APIC ID 2, APIC =
INT 0f
[    0.697321] Using ACPI (MADT) for SMP configuration information
[    0.703187] ACPI: HPET id: 0x8086a701 base: 0xfed00000
[    0.708279] smpboot: Allowing 8 CPUs, 0 hotplug CPUs
[    0.713195] mapped IOAPIC to ffffffffff5fb000 (fec00000)
[    0.718466] PM: hibernation: Registered nosave memory: [mem 0x00000000-0=
x00000fff]
[    0.725962] PM: hibernation: Registered nosave memory: [mem 0x0009c000-0=
x0009cfff]
[    0.733466] PM: hibernation: Registered nosave memory: [mem 0x0009d000-0=
x0009ffff]
[    0.740971] PM: hibernation: Registered nosave memory: [mem 0x000a0000-0=
x000dffff]
[    0.748475] PM: hibernation: Registered nosave memory: [mem 0x000e0000-0=
x000fffff]
[    0.755981] PM: hibernation: Registered nosave memory: [mem 0x9916c000-0=
x9916cfff]
[    0.763492] PM: hibernation: Registered nosave memory: [mem 0x9916d000-0=
x991b6fff]
[    0.771010] PM: hibernation: Registered nosave memory: [mem 0x9920b000-0=
x99a0bfff]
[    0.778530] PM: hibernation: Registered nosave memory: [mem 0x9f19f000-0=
x9f3f6fff]
[    0.786048] PM: hibernation: Registered nosave memory: [mem 0x9f3f7000-0=
x9f444fff]
[    0.793560] PM: hibernation: Registered nosave memory: [mem 0x9f445000-0=
x9fabefff]
[    0.801066] PM: hibernation: Registered nosave memory: [mem 0x9fabf000-0=
x9fffefff]
[    0.808572] PM: hibernation: Registered nosave memory: [mem 0xa0000000-0=
xa00fffff]
[    0.816078] PM: hibernation: Registered nosave memory: [mem 0xa0100000-0=
xa1ffffff]
[    0.823582] PM: hibernation: Registered nosave memory: [mem 0xa2000000-0=
xa3ffffff]
[    0.831089] PM: hibernation: Registered nosave memory: [mem 0xa4000000-0=
xf7ffffff]
[    0.838593] PM: hibernation: Registered nosave memory: [mem 0xf8000000-0=
xfbffffff]
[    0.846100] PM: hibernation: Registered nosave memory: [mem 0xfc000000-0=
xfdffffff]
[    0.853603] PM: hibernation: Registered nosave memory: [mem 0xfe000000-0=
xfe010fff]
[    0.861109] PM: hibernation: Registered nosave memory: [mem 0xfe011000-0=
xfebfffff]
[    0.868614] PM: hibernation: Registered nosave memory: [mem 0xfec00000-0=
xfec00fff]
[    0.876121] PM: hibernation: Registered nosave memory: [mem 0xfec01000-0=
xfedfffff]
[    0.883626] PM: hibernation: Registered nosave memory: [mem 0xfee00000-0=
xfee00fff]
[    0.891131] PM: hibernation: Registered nosave memory: [mem 0xfee01000-0=
xfeffffff]
[    0.898636] PM: hibernation: Registered nosave memory: [mem 0xff000000-0=
xffffffff]
[    0.906142] [mem 0xa4000000-0xf7ffffff] available for PCI devices
[    0.912179] Booting paravirtualized kernel on bare hardware
[    0.917702] clocksource: refined-jiffies: mask: 0xffffffff max_cycles: 0=
xffffffff, max_idle_ns: 1910969940391419 ns
[    0.931664] setup_percpu: NR_CPUS:8192 nr_cpumask_bits:8 nr_cpu_ids:8 nr=
_node_ids:1
[    0.939210] percpu: Embedded 56 pages/cpu s192512 r8192 d28672 u262144
[    0.945570] pcpu-alloc: s192512 r8192 d28672 u262144 alloc=3D1*2097152
[    0.951863] pcpu-alloc: [0] 0 1 2 3 4 5 6 7=20
[    0.956102] Built 1 zonelists, mobility grouping on.  Total pages: 40987=
40
[    0.962903] Policy zone: Normal
[    0.966009] Kernel command line:  ip=3D::::lkp-skl-d01::dhcp root=3D/dev=
/ram0 user=3Dlkp job=3D/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kse=
lftests-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff=
23de2a2d064d95749-20200621-10547-1y430f0-2.yaml ARCH=3Dx86_64 kconfig=3Dx86=
_64-rhel-7.6 branch=3Dlinux-devel/devel-hourly-2020061608 commit=3Dd83f959b=
5e7a6378a4afbff23de2a2d064d95749 BOOT_IMAGE=3D/pkg/linux/x86_64-rhel-7.6/gc=
c-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5=
e7a6 erst_disable max_uptime=3D3600 RESULT_ROOT=3D/result/kernel-selftests/=
kselftests-x86-ucode=3D0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-r=
hel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/3 LKP_SERVER=3Dinn n=
okaslr selinux=3D0 debug apic=3Ddebug sysrq_always_enabled rcupdate.rcu_cpu=
_stall_timeout=3D100 net.ifnames=3D0 printk.devkmsg=3Don panic=3D-1 softloc=
kup_panic=3D1 nmi_watchdog=3Dpanic oops=3Dpanic load_ramdisk=3D2 prompt_ram=
disk=3D0 drbd.minor_count=3D8 systemd.log_level=3Derr ignore_loglevel conso=
le=3Dtty0=20
[    0.966223] sysrq: sysrq always enabled.
[    1.057487] Dentry cache hash table entries: 2097152 (order: 12, 1677721=
6 bytes, linear)
[    1.065615] Inode-cache hash table entries: 1048576 (order: 11, 8388608 =
bytes, linear)
[    1.073362] mem auto-init: stack:off, heap alloc:off, heap free:off
[    1.094739] Memory: 2663272K/16655292K available (14339K kernel code, 24=
78K rwdata, 4840K rodata, 2580K init, 4920K bss, 820116K reserved, 204800K =
cma-reserved)
[    1.108855] SLUB: HWalign=3D64, Order=3D0-3, MinObjects=3D0, CPUs=3D8, N=
odes=3D1
[    1.115293] Kernel/User page tables isolation: enabled
[    1.120385] ftrace: allocating 44514 entries in 174 pages
[    1.137332] ftrace: allocated 174 pages with 5 groups
[    1.142263] rcu: Hierarchical RCU implementation.
[    1.146836] rcu: 	RCU restricting CPUs from NR_CPUS=3D8192 to nr_cpu_ids=
=3D8.
[    1.153566] 	RCU CPU stall warnings timeout set to 100 (rcu_cpu_stall_ti=
meout).
[    1.160810] 	Trampoline variant of Tasks RCU enabled.
[    1.165811] 	Rude variant of Tasks RCU enabled.
[    1.170297] 	Tracing variant of Tasks RCU enabled.
[    1.175040] rcu: RCU calculated value of scheduler-enlistment delay is 1=
00 jiffies.
[    1.182632] rcu: Adjusting geometry for rcu_fanout_leaf=3D16, nr_cpu_ids=
=3D8
[    1.191393] NR_IRQS: 524544, nr_irqs: 2048, preallocated irqs: 16
[    1.197668] random: get_random_bytes called from start_kernel+0x46a/0x64=
8 with crng_init=3D0
[    1.199581] Console: colour VGA+ 80x25
[    1.244195] printk: console [tty0] enabled
[    1.248245] printk: console [ttyS0] enabled
[    1.248245] printk: console [ttyS0] enabled
[    1.256533] printk: bootconsole [earlyser0] disabled
[    1.256533] printk: bootconsole [earlyser0] disabled
[    1.266397] ACPI: Core revision 20200528
[    1.270632] clocksource: hpet: mask: 0xffffffff max_cycles: 0xffffffff, =
max_idle_ns: 79635855245 ns
[    1.279851] APIC: Switch to symmetric I/O mode setup
[    1.284936] DMAR: Host address width 39
[    1.288898] DMAR: DRHD base: 0x000000fed90000 flags: 0x0
[    1.294331] DMAR: dmar0: reg_base_addr fed90000 ver 1:0 cap 1c0000c40660=
462 ecap 7e3ff0505e
[    1.302819] DMAR: DRHD base: 0x000000fed91000 flags: 0x1
[    1.308250] DMAR: dmar1: reg_base_addr fed91000 ver 1:0 cap d2008c406604=
62 ecap f050da
[    1.316306] DMAR: RMRR base: 0x0000009f271000 end: 0x0000009f290fff
[    1.322688] DMAR: RMRR base: 0x000000a1800000 end: 0x000000a3ffffff
[    1.329071] DMAR: [Firmware Bug]: No firmware reserved region can cover =
this RMRR [0x00000000a1800000-0x00000000a3ffffff], contact BIOS vendor for =
fixes
[    1.342830] DMAR: [Firmware Bug]: Your BIOS is broken; bad RMRR [0x00000=
000a1800000-0x00000000a3ffffff]
[    1.342830] BIOS vendor: Dell Inc.; Ver: 1.2.8; Product Version:=20
[    1.358441] DMAR-IR: IOAPIC id 2 under DRHD base  0xfed91000 IOMMU 1
[    1.364909] DMAR-IR: HPET id 0 under DRHD base 0xfed91000
[    1.370427] DMAR-IR: x2apic is disabled because BIOS sets x2apic opt out=
 bit.
[    1.370427] DMAR-IR: Use 'intremap=3Dno_x2apic_optout' to override the B=
IOS setting.
[    1.385519] DMAR-IR: IRQ remapping was enabled on dmar0 but we are not i=
n kdump mode
[    1.393538] DMAR-IR: IRQ remapping was enabled on dmar1 but we are not i=
n kdump mode
[    1.402652] DMAR-IR: Enabled IRQ remapping in xapic mode
[    1.408058] x2apic: IRQ remapping doesn't support X2APIC mode
[    1.413932] masked ExtINT on CPU#0
[    1.421210] ENABLING IO-APIC IRQs
[    1.424629] init IO_APIC IRQs
[    1.427701]  apic 2 pin 0 not connected
[    1.431639] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.445206] IOAPIC[0]: Set routing entry (2-1 -> 0xef -> IRQ 1 Mode:0 Ac=
tive:0 Dest:1)
[    1.453240] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:30 Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.466806] IOAPIC[0]: Set routing entry (2-2 -> 0x30 -> IRQ 0 Mode:0 Ac=
tive:0 Dest:1)
[    1.474840] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.488423] IOAPIC[0]: Set routing entry (2-3 -> 0xef -> IRQ 3 Mode:0 Ac=
tive:0 Dest:1)
[    1.496470] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.510667] IOAPIC[0]: Set routing entry (2-4 -> 0xef -> IRQ 4 Mode:0 Ac=
tive:0 Dest:1)
[    1.518703] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.532269] IOAPIC[0]: Set routing entry (2-5 -> 0xef -> IRQ 5 Mode:0 Ac=
tive:0 Dest:1)
[    1.540302] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.553868] IOAPIC[0]: Set routing entry (2-6 -> 0xef -> IRQ 6 Mode:0 Ac=
tive:0 Dest:1)
[    1.561901] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.575469] IOAPIC[0]: Set routing entry (2-7 -> 0xef -> IRQ 7 Mode:0 Ac=
tive:0 Dest:1)
[    1.583501] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.597068] IOAPIC[0]: Set routing entry (2-8 -> 0xef -> IRQ 8 Mode:0 Ac=
tive:0 Dest:1)
[    1.605099] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.618664] IOAPIC[0]: Set routing entry (2-9 -> 0xef -> IRQ 9 Mode:1 Ac=
tive:0 Dest:1)
[    1.626698] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.640263] IOAPIC[0]: Set routing entry (2-10 -> 0xef -> IRQ 10 Mode:0 =
Active:0 Dest:1)
[    1.648468] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.662032] IOAPIC[0]: Set routing entry (2-11 -> 0xef -> IRQ 11 Mode:0 =
Active:0 Dest:1)
[    1.670237] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.683801] IOAPIC[0]: Set routing entry (2-12 -> 0xef -> IRQ 12 Mode:0 =
Active:0 Dest:1)
[    1.692006] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.705573] IOAPIC[0]: Set routing entry (2-13 -> 0xef -> IRQ 13 Mode:0 =
Active:0 Dest:1)
[    1.713778] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.727366] IOAPIC[0]: Set routing entry (2-14 -> 0xef -> IRQ 14 Mode:0 =
Active:0 Dest:1)
[    1.735585] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.749171] IOAPIC[0]: Set routing entry (2-15 -> 0xef -> IRQ 15 Mode:0 =
Active:0 Dest:1)
[    1.757374]  apic 2 pin 16 not connected
[    1.761395]  apic 2 pin 17 not connected
[    1.765416]  apic 2 pin 18 not connected
[    1.769438]  apic 2 pin 19 not connected
[    1.773460]  apic 2 pin 20 not connected
[    1.777481]  apic 2 pin 21 not connected
[    1.781502]  apic 2 pin 22 not connected
[    1.785524]  apic 2 pin 23 not connected
[    1.789546]  apic 2 pin 24 not connected
[    1.793568]  apic 2 pin 25 not connected
[    1.797588]  apic 2 pin 26 not connected
[    1.801609]  apic 2 pin 27 not connected
[    1.805629]  apic 2 pin 28 not connected
[    1.809654]  apic 2 pin 29 not connected
[    1.813677]  apic 2 pin 30 not connected
[    1.817697]  apic 2 pin 31 not connected
[    1.821718]  apic 2 pin 32 not connected
[    1.825738]  apic 2 pin 33 not connected
[    1.829759]  apic 2 pin 34 not connected
[    1.833781]  apic 2 pin 35 not connected
[    1.837804]  apic 2 pin 36 not connected
[    1.841827]  apic 2 pin 37 not connected
[    1.845848]  apic 2 pin 38 not connected
[    1.849869]  apic 2 pin 39 not connected
[    1.853891]  apic 2 pin 40 not connected
[    1.857913]  apic 2 pin 41 not connected
[    1.861935]  apic 2 pin 42 not connected
[    1.865957]  apic 2 pin 43 not connected
[    1.869979]  apic 2 pin 44 not connected
[    1.874000]  apic 2 pin 45 not connected
[    1.878022]  apic 2 pin 46 not connected
[    1.882043]  apic 2 pin 47 not connected
[    1.886064]  apic 2 pin 48 not connected
[    1.890086]  apic 2 pin 49 not connected
[    1.894108]  apic 2 pin 50 not connected
[    1.898130]  apic 2 pin 51 not connected
[    1.902153]  apic 2 pin 52 not connected
[    1.906177]  apic 2 pin 53 not connected
[    1.910197]  apic 2 pin 54 not connected
[    1.914218]  apic 2 pin 55 not connected
[    1.918239]  apic 2 pin 56 not connected
[    1.922259]  apic 2 pin 57 not connected
[    1.926282]  apic 2 pin 58 not connected
[    1.930304]  apic 2 pin 59 not connected
[    1.934326]  apic 2 pin 60 not connected
[    1.938348]  apic 2 pin 61 not connected
[    1.942371]  apic 2 pin 62 not connected
[    1.946392]  apic 2 pin 63 not connected
[    1.950413]  apic 2 pin 64 not connected
[    1.954435]  apic 2 pin 65 not connected
[    1.958463]  apic 2 pin 66 not connected
[    1.962490]  apic 2 pin 67 not connected
[    1.966518]  apic 2 pin 68 not connected
[    1.970549]  apic 2 pin 69 not connected
[    1.974577]  apic 2 pin 70 not connected
[    1.978607]  apic 2 pin 71 not connected
[    1.982636]  apic 2 pin 72 not connected
[    1.986661]  apic 2 pin 73 not connected
[    1.990683]  apic 2 pin 74 not connected
[    1.994704]  apic 2 pin 75 not connected
[    1.998729]  apic 2 pin 76 not connected
[    2.002750]  apic 2 pin 77 not connected
[    2.006772]  apic 2 pin 78 not connected
[    2.010795]  apic 2 pin 79 not connected
[    2.014818]  apic 2 pin 80 not connected
[    2.018839]  apic 2 pin 81 not connected
[    2.022859]  apic 2 pin 82 not connected
[    2.026881]  apic 2 pin 83 not connected
[    2.030903]  apic 2 pin 84 not connected
[    2.034925]  apic 2 pin 85 not connected
[    2.038947]  apic 2 pin 86 not connected
[    2.042968]  apic 2 pin 87 not connected
[    2.046991]  apic 2 pin 88 not connected
[    2.051014]  apic 2 pin 89 not connected
[    2.055036]  apic 2 pin 90 not connected
[    2.059057]  apic 2 pin 91 not connected
[    2.063079]  apic 2 pin 92 not connected
[    2.067102]  apic 2 pin 93 not connected
[    2.071122]  apic 2 pin 94 not connected
[    2.075144]  apic 2 pin 95 not connected
[    2.079166]  apic 2 pin 96 not connected
[    2.083187]  apic 2 pin 97 not connected
[    2.087211]  apic 2 pin 98 not connected
[    2.091233]  apic 2 pin 99 not connected
[    2.095256]  apic 2 pin 100 not connected
[    2.099365]  apic 2 pin 101 not connected
[    2.103472]  apic 2 pin 102 not connected
[    2.107582]  apic 2 pin 103 not connected
[    2.111690]  apic 2 pin 104 not connected
[    2.115798]  apic 2 pin 105 not connected
[    2.119905]  apic 2 pin 106 not connected
[    2.124014]  apic 2 pin 107 not connected
[    2.128124]  apic 2 pin 108 not connected
[    2.132233]  apic 2 pin 109 not connected
[    2.136341]  apic 2 pin 110 not connected
[    2.140450]  apic 2 pin 111 not connected
[    2.144559]  apic 2 pin 112 not connected
[    2.148666]  apic 2 pin 113 not connected
[    2.152775]  apic 2 pin 114 not connected
[    2.156883]  apic 2 pin 115 not connected
[    2.160990]  apic 2 pin 116 not connected
[    2.165098]  apic 2 pin 117 not connected
[    2.169206]  apic 2 pin 118 not connected
[    2.173314]  apic 2 pin 119 not connected
[    2.177572] ..TIMER: vector=3D0x30 apic1=3D0 pin1=3D2 apic2=3D-1 pin2=3D=
-1
[    2.187945] clocksource: tsc-early: mask: 0xffffffffffffffff max_cycles:=
 0x3101f59f5e6, max_idle_ns: 440795259996 ns
[    2.198578] Calibrating delay loop (skipped), value calculated using tim=
er frequency.. 6799.81 BogoMIPS (lpj=3D3399906)
[    2.199577] pid_max: default: 32768 minimum: 301
[    2.200589] LSM: Security Framework initializing
[    2.201581] Yama: becoming mindful.
[    2.202588] AppArmor: AppArmor initialized
[    2.203604] Mount-cache hash table entries: 32768 (order: 6, 262144 byte=
s, linear)
[    2.204598] Mountpoint-cache hash table entries: 32768 (order: 6, 262144=
 bytes, linear)
Poking KASLR using RDRAND RDTSC...
[    2.209066] mce: CPU0: Thermal monitoring enabled (TM1)
[    2.209588] process: using mwait in idle threads
[    2.210579] Last level iTLB entries: 4KB 64, 2MB 8, 4MB 8
[    2.211577] Last level dTLB entries: 4KB 64, 2MB 0, 4MB 0, 1GB 4
[    2.212579] Spectre V1 : Mitigation: usercopy/swapgs barriers and __user=
 pointer sanitization
[    2.213580] Spectre V2 : Mitigation: Full generic retpoline
[    2.214577] Spectre V2 : Spectre v2 / SpectreRSB mitigation: Filling RSB=
 on context switch
[    2.215577] Spectre V2 : Enabling Restricted Speculation for firmware ca=
lls
[    2.216579] Spectre V2 : mitigation: Enabling conditional Indirect Branc=
h Prediction Barrier
[    2.217577] Spectre V2 : User space: Mitigation: STIBP via seccomp and p=
rctl
[    2.218579] Speculative Store Bypass: Mitigation: Speculative Store Bypa=
ss disabled via prctl and seccomp
[    2.219579] TAA: Mitigation: Clear CPU buffers
[    2.220577] MDS: Mitigation: Clear CPU buffers
[    2.222612] Freeing SMP alternatives memory: 40K
[    2.225691] smpboot: CPU0: Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz (fami=
ly: 0x6, model: 0x5e, stepping: 0x3)
[    2.226634] Performance Events: PEBS fmt3+, Skylake events, 32-deep LBR,=
 full-width counters, Intel PMU driver.
[    2.227578] ... version:                4
[    2.228577] ... bit width:              48
[    2.229577] ... generic registers:      4
[    2.230577] ... value mask:             0000ffffffffffff
[    2.231577] ... max period:             00007fffffffffff
[    2.232577] ... fixed-purpose events:   3
[    2.233577] ... event mask:             000000070000000f
[    2.234607] rcu: Hierarchical SRCU implementation.
[    2.236407] NMI watchdog: Enabled. Permanently consumes one hw-PMU count=
er.
[    2.236631] smp: Bringing up secondary CPUs ...
[    2.237628] x86: Booting SMP configuration:
[    2.238579] .... node  #0, CPUs:      #1
[    0.977036] masked ExtINT on CPU#1
[    2.246308]  #2
[    0.977036] masked ExtINT on CPU#2
[    2.251882]  #3
[    0.977036] masked ExtINT on CPU#3
[    2.257458]  #4
[    0.977036] masked ExtINT on CPU#4
[    2.263109] MDS CPU bug present and SMT on, data leak possible. See http=
s://www.kernel.org/doc/html/latest/admin-guide/hw-vuln/mds.html for more de=
tails.
[    2.263578] TAA CPU bug present and SMT on, data leak possible. See http=
s://www.kernel.org/doc/html/latest/admin-guide/hw-vuln/tsx_async_abort.html=
 for more details.
[    2.264650]  #5
[    0.977036] masked ExtINT on CPU#5
[    2.270112]  #6
[    0.977036] masked ExtINT on CPU#6
[    2.275680]  #7
[    0.977036] masked ExtINT on CPU#7
[    2.281254] smp: Brought up 1 node, 8 CPUs
[    2.281578] smpboot: Max logical packages: 1
[    2.282578] smpboot: Total of 8 processors activated (54398.49 BogoMIPS)
[    2.315580] node 0 initialised, 3241776 pages in 31ms
[    2.321950] devtmpfs: initialized
[    2.322609] x86/mm: Memory block size: 128MB
[    2.324714] PM: Registering ACPI NVS region [mem 0x9916c000-0x9916cfff] =
(4096 bytes)
[    2.325579] PM: Registering ACPI NVS region [mem 0x9f445000-0x9fabefff] =
(6791168 bytes)
[    2.326680] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xfffffff=
f, max_idle_ns: 1911260446275000 ns
[    2.327581] futex hash table entries: 2048 (order: 5, 131072 bytes, line=
ar)
[    2.329040] pinctrl core: initialized pinctrl subsystem
[    2.329685] PM: RTC time: 01:31:44, date: 2020-06-21
[    2.330579] thermal_sys: Registered thermal governor 'fair_share'
[    2.330579] thermal_sys: Registered thermal governor 'bang_bang'
[    2.331577] thermal_sys: Registered thermal governor 'step_wise'
[    2.332577] thermal_sys: Registered thermal governor 'user_space'
[    2.333665] NET: Registered protocol family 16
[    2.335745] audit: initializing netlink subsys (disabled)
[    2.336584] audit: type=3D2000 audit(1592703102.163:1): state=3Dinitiali=
zed audit_enabled=3D0 res=3D1
[    2.344579] cpuidle: using governor menu
[    2.345696] ACPI FADT declares the system doesn't support PCIe ASPM, so =
disable it
[    2.346578] ACPI: bus type PCI registered
[    2.347578] acpiphp: ACPI Hot Plug PCI Controller Driver version: 0.5
[    2.348622] PCI: MMCONFIG for domain 0000 [bus 00-3f] at [mem 0xf8000000=
-0xfbffffff] (base 0xf8000000)
[    2.349579] PCI: MMCONFIG at [mem 0xf8000000-0xfbffffff] reserved in E820
[    2.350583] PCI: Using configuration type 1 for base access
[    2.353420] HugeTLB registered 1.00 GiB page size, pre-allocated 0 pages
[    2.353578] HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages
[    2.354615] ACPI: Added _OSI(Module Device)
[    2.355579] ACPI: Added _OSI(Processor Device)
[    2.356580] ACPI: Added _OSI(3.0 _SCP Extensions)
[    2.357578] ACPI: Added _OSI(Processor Aggregator Device)
[    2.358578] ACPI: Added _OSI(Linux-Dell-Video)
[    2.359578] ACPI: Added _OSI(Linux-Lenovo-NV-HDMI-Audio)
[    2.360578] ACPI: Added _OSI(Linux-HPI-Hybrid-Graphics)
[    2.381072] ACPI: 8 ACPI AML tables successfully acquired and loaded
[    2.383225] ACPI: [Firmware Bug]: BIOS _OSI(Linux) query ignored
[    2.385634] ACPI: Dynamic OEM Table Load:
[    2.386581] ACPI: SSDT 0xFFFF8881071C6000 0006E4 (v02 PmRef  Cpu0Ist  00=
003000 INTL 20120913)
[    2.388386] ACPI: \_PR_.CPU0: _OSC native thermal LVT Acked
[    2.389646] ACPI: Dynamic OEM Table Load:
[    2.390580] ACPI: SSDT 0xFFFF88810719F400 00037F (v02 PmRef  Cpu0Cst  00=
003001 INTL 20120913)
[    2.392342] ACPI: Dynamic OEM Table Load:
[    2.392579] ACPI: SSDT 0xFFFF888107275000 00008E (v02 PmRef  Cpu0Hwp  00=
003000 INTL 20120913)
[    2.394282] ACPI: Dynamic OEM Table Load:
[    2.394579] ACPI: SSDT 0xFFFF88845951A000 000130 (v02 PmRef  HwpLvt   00=
003000 INTL 20120913)
[    2.396730] ACPI: Dynamic OEM Table Load:
[    2.397581] ACPI: SSDT 0xFFFF8881071C7000 0005AA (v02 PmRef  ApIst    00=
003000 INTL 20120913)
[    2.399474] ACPI: Dynamic OEM Table Load:
[    2.399579] ACPI: SSDT 0xFFFF88810736C000 000119 (v02 PmRef  ApHwp    00=
003000 INTL 20120913)
[    2.401330] ACPI: Dynamic OEM Table Load:
[    2.401579] ACPI: SSDT 0xFFFF88810736C200 000119 (v02 PmRef  ApCst    00=
003000 INTL 20120913)
[    2.407215] ACPI: Interpreter enabled
[    2.407599] ACPI: (supports S0 S3 S4 S5)
[    2.408578] ACPI: Using IOAPIC for interrupt routing
[    2.409598] PCI: Using host bridge windows from ACPI; if necessary, use =
"pci=3Dnocrs" and report a bug
[    2.411112] ACPI: Enabled 7 GPEs in block 00 to 7F
[    2.412985] ACPI: Power Resource [PG00] (on)
[    2.413812] ACPI: Power Resource [PG01] (on)
[    2.414791] ACPI: Power Resource [PG02] (on)
[    2.417103] ACPI: Power Resource [WRST] (off)
[    2.417766] ACPI: Power Resource [WRST] (off)
[    2.418770] ACPI: Power Resource [WRST] (off)
[    2.419764] ACPI: Power Resource [WRST] (off)
[    2.420764] ACPI: Power Resource [WRST] (off)
[    2.421772] ACPI: Power Resource [WRST] (off)
[    2.422768] ACPI: Power Resource [WRST] (off)
[    2.423770] ACPI: Power Resource [WRST] (off)
[    2.424764] ACPI: Power Resource [WRST] (off)
[    2.425765] ACPI: Power Resource [WRST] (off)
[    2.426766] ACPI: Power Resource [WRST] (off)
[    2.427764] ACPI: Power Resource [WRST] (off)
[    2.428768] ACPI: Power Resource [WRST] (off)
[    2.429765] ACPI: Power Resource [WRST] (off)
[    2.430765] ACPI: Power Resource [WRST] (off)
[    2.431763] ACPI: Power Resource [WRST] (off)
[    2.432764] ACPI: Power Resource [WRST] (off)
[    2.433770] ACPI: Power Resource [WRST] (off)
[    2.434770] ACPI: Power Resource [WRST] (off)
[    2.435766] ACPI: Power Resource [WRST] (off)
[    2.444405] ACPI: Power Resource [FN00] (off)
[    2.444634] ACPI: Power Resource [FN01] (off)
[    2.445631] ACPI: Power Resource [FN02] (off)
[    2.446631] ACPI: Power Resource [FN03] (off)
[    2.447633] ACPI: Power Resource [FN04] (off)
[    2.449290] ACPI: PCI Root Bridge [PCI0] (domain 0000 [bus 00-3e])
[    2.449581] acpi PNP0A08:00: _OSC: OS supports [ExtendedConfig ASPM Cloc=
kPM Segments MSI HPX-Type3]
[    2.451730] acpi PNP0A08:00: _OSC: OS now controls [PCIeHotplug SHPCHotp=
lug PME AER PCIeCapability LTR]
[    2.452578] acpi PNP0A08:00: FADT indicates ASPM is unsupported, using B=
IOS configuration
[    2.454010] PCI host bridge to bus 0000:00
[    2.454579] pci_bus 0000:00: root bus resource [io  0x0000-0x0cf7 window]
[    2.455578] pci_bus 0000:00: root bus resource [io  0x0d00-0xffff window]
[    2.456579] pci_bus 0000:00: root bus resource [mem 0x000a0000-0x000bfff=
f window]
[    2.457578] pci_bus 0000:00: root bus resource [mem 0xa4000000-0xf7fffff=
f window]
[    2.458578] pci_bus 0000:00: root bus resource [mem 0xfd000000-0xfe7ffff=
f window]
[    2.459578] pci_bus 0000:00: root bus resource [bus 00-3e]
[    2.460584] pci 0000:00:00.0: [8086:191f] type 00 class 0x060000
[    2.461778] pci 0000:00:01.0: [8086:1901] type 01 class 0x060400
[    2.462611] pci 0000:00:01.0: PME# supported from D0 D3hot D3cold
[    2.463713] pci 0000:00:02.0: [8086:1912] type 00 class 0x030000
[    2.464585] pci 0000:00:02.0: reg 0x10: [mem 0xf6000000-0xf6ffffff 64bit]
[    2.465581] pci 0000:00:02.0: reg 0x18: [mem 0xe0000000-0xefffffff 64bit=
 pref]
[    2.466580] pci 0000:00:02.0: reg 0x20: [io  0xf000-0xf03f]
[    2.467727] pci 0000:00:14.0: [8086:a12f] type 00 class 0x0c0330
[    2.468595] pci 0000:00:14.0: reg 0x10: [mem 0xf7030000-0xf703ffff 64bit]
[    2.469631] pci 0000:00:14.0: PME# supported from D3hot D3cold
[    2.470678] pci 0000:00:14.2: [8086:a131] type 00 class 0x118000
[    2.471594] pci 0000:00:14.2: reg 0x10: [mem 0xf704e000-0xf704efff 64bit]
[    2.472710] pci 0000:00:16.0: [8086:a13a] type 00 class 0x078000
[    2.473599] pci 0000:00:16.0: reg 0x10: [mem 0xf704d000-0xf704dfff 64bit]
[    2.474639] pci 0000:00:16.0: PME# supported from D3hot
[    2.475701] pci 0000:00:17.0: [8086:a102] type 00 class 0x010601
[    2.476591] pci 0000:00:17.0: reg 0x10: [mem 0xf7048000-0xf7049fff]
[    2.477583] pci 0000:00:17.0: reg 0x14: [mem 0xf704c000-0xf704c0ff]
[    2.478583] pci 0000:00:17.0: reg 0x18: [io  0xf090-0xf097]
[    2.479583] pci 0000:00:17.0: reg 0x1c: [io  0xf080-0xf083]
[    2.480583] pci 0000:00:17.0: reg 0x20: [io  0xf060-0xf07f]
[    2.481583] pci 0000:00:17.0: reg 0x24: [mem 0xf704b000-0xf704b7ff]
[    2.482609] pci 0000:00:17.0: PME# supported from D3hot
[    2.483680] pci 0000:00:1c.0: [8086:a110] type 01 class 0x060400
[    2.484636] pci 0000:00:1c.0: PME# supported from D0 D3hot D3cold
[    2.485728] pci 0000:00:1f.0: [8086:a146] type 00 class 0x060100
[    2.486761] pci 0000:00:1f.2: [8086:a121] type 00 class 0x058000
[    2.487591] pci 0000:00:1f.2: reg 0x10: [mem 0xf7044000-0xf7047fff]
[    2.488709] pci 0000:00:1f.3: [8086:a170] type 00 class 0x040300
[    2.489601] pci 0000:00:1f.3: reg 0x10: [mem 0xf7040000-0xf7043fff 64bit]
[    2.490605] pci 0000:00:1f.3: reg 0x20: [mem 0xf7020000-0xf702ffff 64bit]
[    2.491619] pci 0000:00:1f.3: PME# supported from D3hot D3cold
[    2.492709] pci 0000:00:1f.4: [8086:a123] type 00 class 0x0c0500
[    2.493636] pci 0000:00:1f.4: reg 0x10: [mem 0xf704a000-0xf704a0ff 64bit]
[    2.494646] pci 0000:00:1f.4: reg 0x20: [io  0xf040-0xf05f]
[    2.495742] pci 0000:00:1f.6: [8086:15b7] type 00 class 0x020000
[    2.496602] pci 0000:00:1f.6: reg 0x10: [mem 0xf7000000-0xf701ffff]
[    2.497676] pci 0000:00:1f.6: PME# supported from D0 D3hot D3cold
[    2.498693] pci 0000:00:01.0: PCI bridge to [bus 01]
[    2.499629] pci 0000:02:00.0: [104c:8240] type 01 class 0x060400
[    2.500713] pci 0000:02:00.0: supports D1 D2
[    2.501680] pci 0000:00:1c.0: PCI bridge to [bus 02-03]
[    2.502627] pci_bus 0000:03: extended config space not accessible
[    2.503642] pci 0000:02:00.0: PCI bridge to [bus 03]
[    2.505702] ACPI: PCI Interrupt Link [LNKA] (IRQs *7 12), disabled.
[    2.506610] ACPI: PCI Interrupt Link [LNKB] (IRQs 3 *10), disabled.
[    2.507608] ACPI: PCI Interrupt Link [LNKC] (IRQs 4 *5), disabled.
[    2.508608] ACPI: PCI Interrupt Link [LNKD] (IRQs 6 *11), disabled.
[    2.509608] ACPI: PCI Interrupt Link [LNKE] (IRQs *7 11), disabled.
[    2.510608] ACPI: PCI Interrupt Link [LNKF] (IRQs *3 10), disabled.
[    2.511609] ACPI: PCI Interrupt Link [LNKG] (IRQs *4 5), disabled.
[    2.512608] ACPI: PCI Interrupt Link [LNKH] (IRQs 6 12) *11, disabled.
[    2.513948] iommu: Default domain type: Translated=20
[    2.514589] pci 0000:00:02.0: vgaarb: setting as boot VGA device
[    2.515577] pci 0000:00:02.0: vgaarb: VGA device added: decodes=3Dio+mem=
,owns=3Dio+mem,locks=3Dnone
[    2.515579] pci 0000:00:02.0: vgaarb: bridge control possible
[    2.516577] vgaarb: loaded
[    2.517628] SCSI subsystem initialized
[    2.518587] ACPI: bus type USB registered
[    2.519586] usbcore: registered new interface driver usbfs
[    2.520581] usbcore: registered new interface driver hub
[    2.521589] usbcore: registered new device driver usb
[    2.522590] pps_core: LinuxPPS API ver. 1 registered
[    2.523577] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo =
Giometti <giometti@linux.it>
[    2.524578] PTP clock support registered
[    2.525588] EDAC MC: Ver: 3.0.0
[    2.526628] PCI: Using ACPI for IRQ routing
[    2.534223] PCI: pci_cache_line_size set to 64 bytes
[    2.534608] e820: reserve RAM buffer [mem 0x0009c800-0x0009ffff]
[    2.535578] e820: reserve RAM buffer [mem 0x9916c000-0x9bffffff]
[    2.536578] e820: reserve RAM buffer [mem 0x9920b000-0x9bffffff]
[    2.537578] e820: reserve RAM buffer [mem 0x9f19f000-0x9fffffff]
[    2.538578] e820: reserve RAM buffer [mem 0x45a000000-0x45bffffff]
[    2.539645] NetLabel: Initializing
[    2.540578] NetLabel:  domain hash size =3D 128
[    2.541577] NetLabel:  protocols =3D UNLABELED CIPSOv4 CALIPSO
[    2.542587] NetLabel:  unlabeled traffic allowed by default
[    2.543697] hpet0: at MMIO 0xfed00000, IRQs 2, 8, 0, 0, 0, 0, 0, 0
[    2.544578] hpet0: 8 comparators, 64-bit 24.000000 MHz counter
[    2.547587] clocksource: Switched to clocksource tsc-early
[    2.570838] VFS: Disk quotas dquot_6.6.0
[    2.574912] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 byte=
s)
[    2.581994] AppArmor: AppArmor Filesystem Enabled
[    2.586855] pnp: PnP ACPI init
[    2.590193] system 00:00: [io  0x0a00-0x0a3f] has been reserved
[    2.596251] system 00:00: [io  0x0a40-0x0a7f] has been reserved
[    2.602300] system 00:00: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.609646] pnp 00:01: [dma 0 disabled]
[    2.613647] pnp 00:01: Plug and Play ACPI device, IDs PNP0501 (active)
[    2.620397] system 00:02: [io  0x0680-0x069f] has been reserved
[    2.626445] system 00:02: [io  0xffff] has been reserved
[    2.631885] system 00:02: [io  0xffff] has been reserved
[    2.637327] system 00:02: [io  0xffff] has been reserved
[    2.642783] system 00:02: [io  0x1800-0x18fe] has been reserved
[    2.648828] system 00:02: [io  0x164e-0x164f] has been reserved
[    2.654878] system 00:02: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.661839] system 00:03: [io  0x0800-0x087f] has been reserved
[    2.667889] system 00:03: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.674809] pnp 00:04: Plug and Play ACPI device, IDs PNP0b00 (active)
[    2.681482] system 00:05: [io  0x1854-0x1857] has been reserved
[    2.687531] system 00:05: Plug and Play ACPI device, IDs INT3f0d PNP0c02=
 (active)
[    2.695325] system 00:06: [mem 0xfed10000-0xfed17fff] has been reserved
[    2.702066] system 00:06: [mem 0xfed18000-0xfed18fff] has been reserved
[    2.708803] system 00:06: [mem 0xfed19000-0xfed19fff] has been reserved
[    2.715542] system 00:06: [mem 0xf8000000-0xfbffffff] has been reserved
[    2.722280] system 00:06: [mem 0xfed20000-0xfed3ffff] has been reserved
[    2.729020] system 00:06: [mem 0xfed90000-0xfed93fff] could not be reser=
ved
[    2.736106] system 00:06: [mem 0xfed45000-0xfed8ffff] has been reserved
[    2.742844] system 00:06: [mem 0xff000000-0xffffffff] has been reserved
[    2.749581] system 00:06: [mem 0xfee00000-0xfeefffff] could not be reser=
ved
[    2.756668] system 00:06: [mem 0xf7fe0000-0xf7ffffff] has been reserved
[    2.763406] system 00:06: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.770346] system 00:07: [mem 0xfd000000-0xfdabffff] has been reserved
[    2.777089] system 00:07: [mem 0xfdad0000-0xfdadffff] has been reserved
[    2.783827] system 00:07: [mem 0xfdb00000-0xfdffffff] has been reserved
[    2.790567] system 00:07: [mem 0xfe000000-0xfe01ffff] could not be reser=
ved
[    2.797653] system 00:07: [mem 0xfe036000-0xfe03bfff] has been reserved
[    2.804392] system 00:07: [mem 0xfe03d000-0xfe3fffff] has been reserved
[    2.811146] system 00:07: [mem 0xfe410000-0xfe7fffff] has been reserved
[    2.817897] system 00:07: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.824975] system 00:08: [io  0xff00-0xfffe] has been reserved
[    2.831037] system 00:08: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.838546] system 00:09: [mem 0xfdaf0000-0xfdafffff] has been reserved
[    2.845287] system 00:09: [mem 0xfdae0000-0xfdaeffff] has been reserved
[    2.852027] system 00:09: [mem 0xfdac0000-0xfdacffff] has been reserved
[    2.858767] system 00:09: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.866153] pnp: PnP ACPI: found 10 devices
[    2.875768] clocksource: acpi_pm: mask: 0xffffff max_cycles: 0xffffff, m=
ax_idle_ns: 2085701024 ns
[    2.884840] pci 0000:00:01.0: PCI bridge to [bus 01]
[    2.889939] pci 0000:02:00.0: PCI bridge to [bus 03]
[    2.895048] pci 0000:00:1c.0: PCI bridge to [bus 02-03]
[    2.900410] pci_bus 0000:00: resource 4 [io  0x0000-0x0cf7 window]
[    2.906715] pci_bus 0000:00: resource 5 [io  0x0d00-0xffff window]
[    2.913021] pci_bus 0000:00: resource 6 [mem 0x000a0000-0x000bffff windo=
w]
[    2.920018] pci_bus 0000:00: resource 7 [mem 0xa4000000-0xf7ffffff windo=
w]
[    2.927016] pci_bus 0000:00: resource 8 [mem 0xfd000000-0xfe7fffff windo=
w]
[    2.934098] NET: Registered protocol family 2
[    2.938683] tcp_listen_portaddr_hash hash table entries: 8192 (order: 5,=
 131072 bytes, linear)
[    2.947491] TCP established hash table entries: 131072 (order: 8, 104857=
6 bytes, linear)
[    2.955862] TCP bind hash table entries: 65536 (order: 8, 1048576 bytes,=
 linear)
[    2.963531] TCP: Hash tables configured (established 131072 bind 65536)
[    2.970290] UDP hash table entries: 8192 (order: 6, 262144 bytes, linear)
[    2.977228] UDP-Lite hash table entries: 8192 (order: 6, 262144 bytes, l=
inear)
[    2.984692] NET: Registered protocol family 1
[    2.989248] RPC: Registered named UNIX socket transport module.
[    2.995296] RPC: Registered udp transport module.
[    3.000132] RPC: Registered tcp transport module.
[    3.004968] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    3.011539] pci 0000:00:02.0: Video device with shadowed ROM at [mem 0x0=
00c0000-0x000dffff]
[    3.020140] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    3.033776] IOAPIC[0]: Set routing entry (2-16 -> 0xef -> IRQ 16 Mode:1 =
Active:1 Dest:1)
[    3.042124] pci 0000:00:14.0: quirk_usb_early_handoff+0x0/0x645 took 215=
28 usecs
[    3.049746] PCI: CLS 0 bytes, default 64
[    3.053830] Trying to unpack rootfs image as initramfs...
[    7.625855] Freeing initrd memory: 428452K
[    7.630307] PCI-DMA: Using software bounce buffering for IO (SWIOTLB)
[    7.636877] software IO TLB: mapped [mem 0x9b19f000-0x9f19f000] (64MB)
[    7.644639] Initialise system trusted keyrings
[    7.649229] Key type blacklist registered
[    7.653394] workingset: timestamp_bits=3D36 max_order=3D22 bucket_order=
=3D0
[    7.660727] zbud: loaded
[    7.663548] 9p: Installing v9fs 9p2000 file system support
[    7.675291] NET: Registered protocol family 38
[    7.679870] Key type asymmetric registered
[    7.684103] Asymmetric key parser 'x509' registered
[    7.689116] Block layer SCSI generic (bsg) driver version 0.4 loaded (ma=
jor 246)
[    7.696724] io scheduler mq-deadline registered
[    7.701388] io scheduler kyber registered
[    7.705564] atomic64_test: passed for x86-64 platform with CX8 and with =
SSE
[    7.712754] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    7.726390] IOAPIC[0]: Set routing entry (2-16 -> 0xef -> IRQ 16 Mode:1 =
Active:1 Dest:1)
[    7.734702] pcieport 0000:00:01.0: PME: Signaling with IRQ 122
[    7.740780] pcieport 0000:00:1c.0: PME: Signaling with IRQ 123
[    7.746773] pcieport 0000:00:1c.0: AER: enabled with IRQ 123
[    7.752626] shpchp: Standard Hot Plug PCI Controller Driver version: 0.4
[    7.759468] intel_idle: MWAIT substates: 0x142120
[    7.764305] intel_idle: v0.5.1 model 0x5E
[    7.768729] intel_idle: Local APIC timer is reliable in all C-states
[    7.775322] input: Sleep Button as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0=
C0E:00/input/input0
[    7.783870] ACPI: Sleep Button [SLPB]
[    7.787686] input: Power Button as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0=
C0C:00/input/input1
[    7.796227] ACPI: Power Button [PWRB]
[    7.800044] input: Power Button as /devices/LNXSYSTM:00/LNXPWRBN:00/inpu=
t/input2
[    7.807645] ACPI: Power Button [PWRF]
[    7.812572] thermal LNXTHERM:00: registered as thermal_zone0
[    7.818360] ACPI: Thermal Zone [TZ00] (28 C)
[    7.822842] thermal LNXTHERM:01: registered as thermal_zone1
[    7.828639] ACPI: Thermal Zone [TZ01] (30 C)
[    7.833089] ERST: Error Record Serialization Table (ERST) support is dis=
abled.
[    7.840529] ERST DBG: ERST support is disabled.
[    7.845304] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled
[    7.851768] 00:01: ttyS0 at I/O 0x3f8 (irq =3D 4, base_baud =3D 115200) =
is a 16550A
[    7.859811] Non-volatile memory driver v1.3
[    7.864180] Linux agpgart interface v0.103
[    7.869151] rdac: device handler registered
[    7.873535] hp_sw: device handler registered
[    7.877954] emc: device handler registered
[    7.882276] alua: device handler registered
[    7.886649] libphy: Fixed MDIO Bus: probed
[    7.890911] e1000: Intel(R) PRO/1000 Network Driver - version 7.3.21-k8-=
NAPI
[    7.898080] e1000: Copyright (c) 1999-2006 Intel Corporation.
[    7.905934] e1000e: Intel(R) PRO/1000 Network Driver - 3.2.6-k
[    7.911893] e1000e: Copyright(c) 1999 - 2015 Intel Corporation.
[    7.917995] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    7.931655] IOAPIC[0]: Set routing entry (2-19 -> 0xef -> IRQ 19 Mode:1 =
Active:1 Dest:1)
[    7.939973] e1000e 0000:00:1f.6: Interrupt Throttling Rate (ints/sec) se=
t to dynamic conservative mode
[    8.178074] e1000e 0000:00:1f.6 0000:00:1f.6 (uninitialized): registered=
 PHC clock
[    8.250150] e1000e 0000:00:1f.6 eth0: (PCI Express:2.5GT/s:Width x1) f4:=
8e:38:7c:5b:de
[    8.258313] e1000e 0000:00:1f.6 eth0: Intel(R) PRO/1000 Network Connecti=
on
[    8.265390] e1000e 0000:00:1f.6 eth0: MAC: 12, PHY: 12, PBA No: FFFFFF-0=
FF
[    8.272416] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.6.=
0-k
[    8.279506] igb: Copyright (c) 2007-2014 Intel Corporation.
[    8.285224] ixgbe: Intel(R) 10 Gigabit PCI Express Network Driver - vers=
ion 5.1.0-k
[    8.293072] ixgbe: Copyright (c) 1999-2016 Intel Corporation.
[    8.299127] i40e: Intel(R) Ethernet Connection XL710 Network Driver - ve=
rsion 2.8.20-k
[    8.307243] i40e: Copyright (c) 2013 - 2019 Intel Corporation.
[    8.313343] usbcore: registered new interface driver catc
[    8.318888] usbcore: registered new interface driver kaweth
[    8.324601] pegasus: v0.9.3 (2013/04/25), Pegasus/Pegasus II USB Etherne=
t driver
[    8.332192] usbcore: registered new interface driver pegasus
[    8.337983] usbcore: registered new interface driver rtl8150
[    8.343772] usbcore: registered new interface driver asix
[    8.349302] usbcore: registered new interface driver cdc_ether
[    8.355263] usbcore: registered new interface driver cdc_eem
[    8.361050] usbcore: registered new interface driver dm9601
[    8.366754] usbcore: registered new interface driver smsc75xx
[    8.372631] usbcore: registered new interface driver smsc95xx
[    8.378507] usbcore: registered new interface driver gl620a
[    8.384208] usbcore: registered new interface driver net1080
[    8.389997] usbcore: registered new interface driver plusb
[    8.395613] usbcore: registered new interface driver rndis_host
[    8.401660] usbcore: registered new interface driver cdc_subset
[    8.407707] usbcore: registered new interface driver zaurus
[    8.413409] usbcore: registered new interface driver MOSCHIP usb-etherne=
t driver
[    8.420997] usbcore: registered new interface driver int51x1
[    8.426784] usbcore: registered new interface driver ipheth
[    8.432486] usbcore: registered new interface driver sierra_net
[    8.438653] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
[    8.445320] ehci-pci: EHCI PCI platform driver
[    8.449904] ohci_hcd: USB 1.1 'Open' Host Controller (OHCI) Driver
[    8.456209] ohci-pci: OHCI PCI platform driver
[    8.460791] uhci_hcd: USB Universal Host Controller Interface driver
[    8.467378] xhci_hcd 0000:00:14.0: xHCI Host Controller
[    8.472857] xhci_hcd 0000:00:14.0: new USB bus registered, assigned bus =
number 1
[    8.481514] xhci_hcd 0000:00:14.0: hcc params 0x200077c1 hci version 0x1=
00 quirks 0x0000000001109810
[    8.490863] xhci_hcd 0000:00:14.0: cache line size of 64 is not supported
[    8.497890] usb usb1: New USB device found, idVendor=3D1d6b, idProduct=
=3D0002, bcdDevice=3D 5.07
[    8.506338] usb usb1: New USB device strings: Mfr=3D3, Product=3D2, Seri=
alNumber=3D1
[    8.513749] usb usb1: Product: xHCI Host Controller
[    8.518756] usb usb1: Manufacturer: Linux 5.7.0-01787-gd83f959b5e7a6 xhc=
i-hcd
[    8.526011] usb usb1: SerialNumber: 0000:00:14.0
[    8.530946] hub 1-0:1.0: USB hub found
[    8.534846] hub 1-0:1.0: 16 ports detected
[    8.539857] xhci_hcd 0000:00:14.0: xHCI Host Controller
[    8.545364] xhci_hcd 0000:00:14.0: new USB bus registered, assigned bus =
number 2
[    8.552979] xhci_hcd 0000:00:14.0: Host supports USB 3.0 SuperSpeed
[    8.559414] usb usb2: New USB device found, idVendor=3D1d6b, idProduct=
=3D0003, bcdDevice=3D 5.07
[    8.567872] usb usb2: New USB device strings: Mfr=3D3, Product=3D2, Seri=
alNumber=3D1
[    8.575283] usb usb2: Product: xHCI Host Controller
[    8.580294] usb usb2: Manufacturer: Linux 5.7.0-01787-gd83f959b5e7a6 xhc=
i-hcd
[    8.587549] usb usb2: SerialNumber: 0000:00:14.0
[    8.592471] hub 2-0:1.0: USB hub found
[    8.596371] hub 2-0:1.0: 10 ports detected
[    8.600964] usb: port power management may be unreliable
[    8.606559] usbcore: registered new interface driver usbserial_generic
[    8.613211] usbserial: USB Serial support registered for generic
[    8.619362] i8042: PNP: No PS/2 controller found.
[    8.624247] mousedev: PS/2 mouse device common for all mice
[    8.630166] rtc_cmos 00:04: RTC can wake from S4
[    8.635410] rtc_cmos 00:04: registered as rtc0
[    8.640148] rtc_cmos 00:04: setting system clock to 2020-06-21T01:31:51 =
UTC (1592703111)
[    8.648474] rtc_cmos 00:04: alarms up to one month, y3k, 242 bytes nvram=
, hpet irqs
[    8.656392] i801_smbus 0000:00:1f.4: SPD Write Disable is set
[    8.662297] i801_smbus 0000:00:1f.4: SMBus using PCI interrupt
[    8.669624] tsc: Refined TSC clocksource calibration: 3408.000 MHz
[    8.671121] iTCO_wdt: Intel TCO WatchDog Timer Driver v1.11
[    8.675944] clocksource: tsc: mask: 0xffffffffffffffff max_cycles: 0x311=
fd3cd494, max_idle_ns: 440795223879 ns
[    8.681745] iTCO_wdt: Found a Intel PCH TCO device (Version=3D4, TCOBASE=
=3D0x0400)
[    8.699273] clocksource: Switched to clocksource tsc
[    8.699401] iTCO_wdt: initialized. heartbeat=3D30 sec (nowayout=3D0)
[    8.710545] iTCO_vendor_support: vendor-support=3D0
[    8.715369] intel_pstate: Intel P-state driver initializing
[    8.721146] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 0 (-61)
[    8.728900] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 1 (-61)
[    8.736615] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 2 (-61)
[    8.744400] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 3 (-61)
[    8.752222] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 4 (-61)
[    8.760010] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 5 (-61)
[    8.768077] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 6 (-61)
[    8.775891] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 7 (-61)
[    8.783861] hid: raw HID events driver (C) Jiri Kosina
[    8.789211] usbcore: registered new interface driver usbhid
[    8.794908] usbhid: USB HID core driver
[    8.798902] drop_monitor: Initializing network drop monitor service
[    8.805365] Initializing XFRM netlink socket
[    8.809817] NET: Registered protocol family 10
[    8.814586] Segment Routing with IPv6
[    8.818389] NET: Registered protocol family 17
[    8.822969] 9pnet: Installing 9P2000 support
[    8.827367] mpls_gso: MPLS GSO support
[    8.832204] microcode: sig=3D0x506e3, pf=3D0x2, revision=3D0xdc
[    8.837953] microcode: Microcode Update Driver: v2.2.
[    8.837955] IPI shorthand broadcast: enabled
[    8.847612] ... APIC ID:      00000000 (0)
[    8.848610] ... APIC VERSION: 01060015
[    8.848610] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.862620] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.865617] usb 1-4: new low-speed USB device number 2 using xhci_hcd
[    8.862620] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.870017] number of MP IRQ sources: 15.
[    8.870017] number of IO-APIC #2 registers: 120.
[    8.870018] testing the IO APIC.......................
[    8.897877] IO APIC #2......
[    8.900891] .... register #00: 02000000
[    8.904855] .......    : physical APIC id: 02
[    8.909336] .......    : Delivery Type: 0
[    8.913472] .......    : LTS          : 0
[    8.917609] .... register #01: 00770020
[    8.921571] .......     : max redirection entries: 77
[    8.926768] .......     : PRQ implemented: 0
[    8.931161] .......     : IO APIC version: 20
[    8.935641] .... register #02: 00000000
[    8.939603] .......     : arbitration: 00
[    8.943738] .... IRQ redirection table:
[    8.947702] IOAPIC 0:
[    8.950123]  pin00, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.958130]  pin01, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.966138]  pin02, enabled , edge , high, V(02), IRR(0), S(0), remapped=
, I(0001),  Z(0)
[    8.974404]  pin03, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.982411]  pin04, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.990419]  pin05, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.998425]  pin06, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.006463]  pin07, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.009746] usb 1-4: New USB device found, idVendor=3D14dd, idProduct=3D=
1007, bcdDevice=3D 0.00
[    9.014470]  pin08, enabled , edge , high, V(08), IRR(0), S(0), remapped=
, I(0007),  Z(0)
[    9.022849] usb 1-4: New USB device strings: Mfr=3D1, Product=3D2, Seria=
lNumber=3D7
[    9.031129]  pin09, enabled , level, high, V(09), IRR(0), S(0), remapped=
, I(0008),  Z(0)
[    9.038377] usb 1-4: Product: D2CIM-DVUSB
[    9.038378] usb 1-4: Manufacturer: Raritan
[    9.046676]  pin0a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.050812] usb 1-4: SerialNumber: HUX49000810000007
[    9.055044]  pin0b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(80), M(2)
[    9.069885] input: Raritan D2CIM-DVUSB as /devices/pci0000:00/0000:00:14=
=2E0/usb1/1-4/1-4:1.0/0003:14DD:1007.0001/input/input3
[    9.070183]  pin0c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.070193]  pin0d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.105548]  pin0e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.113554]  pin0f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.121558]  pin10, enabled , level, low , V(10), IRR(0), S(0), remapped=
, I(000F),  Z(0)
[    9.129709] hid-generic 0003:14DD:1007.0001: input,hidraw0: USB HID v1.1=
0 Keyboard [Raritan D2CIM-DVUSB] on usb-0000:00:14.0-4/input0
[    9.129850]  pin11, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.146174] input: Raritan D2CIM-DVUSB as /devices/pci0000:00/0000:00:14=
=2E0/usb1/1-4/1-4:1.1/0003:14DD:1007.0002/input/input4
[    9.149994]  pin12, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.161491] hid-generic 0003:14DD:1007.0002: input,hidraw1: USB HID v1.1=
0 Mouse [Raritan D2CIM-DVUSB] on usb-0000:00:14.0-4/input1
[    9.169356]  pin13, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.185863] input: Raritan D2CIM-DVUSB as /devices/pci0000:00/0000:00:14=
=2E0/usb1/1-4/1-4:1.2/0003:14DD:1007.0003/input/input5
[    9.189235]  pin14, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.200802] hid-generic 0003:14DD:1007.0003: input,hidraw2: USB HID v1.1=
0 Mouse [Raritan D2CIM-DVUSB] on usb-0000:00:14.0-4/input2
[    9.208601]  pin15, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.228481]  pin16, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.236486]  pin17, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.244494]  pin18, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.252499]  pin19, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.260516]  pin1a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.268536]  pin1b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.276554]  pin1c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.284567]  pin1d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(2)
[    9.292575]  pin1e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.300579]  pin1f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.308586]  pin20, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.316590]  pin21, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.324596]  pin22, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.332603]  pin23, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.340610]  pin24, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.348618]  pin25, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.356622]  pin26, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.364629]  pin27, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.372638]  pin28, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.380644]  pin29, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.388652]  pin2a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.396658]  pin2b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.404663]  pin2c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.412667]  pin2d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.420673]  pin2e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.428680]  pin2f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.436685]  pin30, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.444691]  pin31, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.452697]  pin32, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.460705]  pin33, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.468712]  pin34, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.476720]  pin35, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.484724]  pin36, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.492736]  pin37, disabled, edge , high, V(02), IRR(0), S(0), physical=
, D(00), M(2)
[    9.500753]  pin38, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.508774]  pin39, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.516795]  pin3a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.524807]  pin3b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(2)
[    9.532817]  pin3c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.540824]  pin3d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.548829]  pin3e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.556836]  pin3f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.564844]  pin40, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.572850]  pin41, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.580856]  pin42, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.588862]  pin43, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.596870]  pin44, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.604878]  pin45, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.612883]  pin46, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.620891]  pin47, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.628896]  pin48, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.636904]  pin49, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.644913]  pin4a, disabled, edge , high, V(01), IRR(0), S(0), logical =
, D(40), M(2)
[    9.652918]  pin4b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.660927]  pin4c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.668934]  pin4d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.676940]  pin4e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.684949]  pin4f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.692957]  pin50, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.700967]  pin51, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.708974]  pin52, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.716983]  pin53, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.724993]  pin54, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.733010]  pin55, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.741029]  pin56, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.749052]  pin57, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.757075]  pin58, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.765084]  pin59, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.773092]  pin5a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.781101]  pin5b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.789108]  pin5c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.797115]  pin5d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.805126]  pin5e, disabled, edge , high, V(00), IRR(0), S(0), remapped=
, I(4144),  Z(2)
[    9.815414]  pin5f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.823423]  pin60, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.831432]  pin61, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.839443]  pin62, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.847449]  pin63, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.855455]  pin64, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.863463]  pin65, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.871469]  pin66, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.879476]  pin67, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.887484]  pin68, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.895488]  pin69, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.903509]  pin6a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.911531]  pin6b, disabled, edge , high, V(08), IRR(0), S(0), physical=
, D(80), M(2)
[    9.919552]  pin6c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.927571]  pin6d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.935593]  pin6e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.943601]  pin6f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.951606]  pin70, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.959626]  pin71, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.967649]  pin72, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.975685]  pin73, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.983720]  pin74, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.991740]  pin75, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.999770]  pin76, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[   10.007794]  pin77, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[   10.015806] IRQ to pin mappings:
[   10.019165] IRQ0 -> 0:2
[   10.021751] IRQ1 -> 0:1
[   10.024334] IRQ3 -> 0:3
[   10.026918] IRQ4 -> 0:4
[   10.029501] IRQ5 -> 0:5
[   10.032087] IRQ6 -> 0:6
[   10.034712] IRQ7 -> 0:7
[   10.037297] IRQ8 -> 0:8
[   10.039881] IRQ9 -> 0:9
[   10.042465] IRQ10 -> 0:10
[   10.045222] IRQ11 -> 0:11
[   10.047980] IRQ12 -> 0:12
[   10.050762] IRQ13 -> 0:13
[   10.053519] IRQ14 -> 0:14
[   10.056274] IRQ15 -> 0:15
[   10.059031] IRQ16 -> 0:16
[   10.061789] IRQ19 -> 0:19
[   10.064546] .................................... done.
[   10.069815] sched_clock: Marking stable (9093769852, 976036464)->(111312=
29948, -1061423632)
[   10.078569] registered taskstats version 1
[   10.082800] Loading compiled-in X.509 certificates
[   10.088652] Loaded X.509 cert 'Build time autogenerated kernel key: 0328=
e247500a04464bd2491a575342f060cc864b'
[   10.098788] zswap: loaded using pool lzo/zbud
[   10.103393] Key type ._fscrypt registered
[   10.107531] Key type .fscrypt registered
[   10.111581] Key type fscrypt-provisioning registered
[   10.119807] Key type big_key registered
[   10.125413] Key type encrypted registered
[   10.129552] AppArmor: AppArmor sha1 policy hashing enabled
[   10.135156] ima: No TPM chip found, activating TPM-bypass!
[   10.140804] ima: Allocated hash algorithm: sha1
[   10.145461] ima: No architecture policies found
[   10.150116] evm: Initialising EVM extended attributes:
[   10.155372] evm: security.selinux
[   10.158829] evm: security.apparmor
[   10.162360] evm: security.ima
[   10.165461] evm: security.capability
[   10.169165] evm: HMAC attrs: 0x1
[   10.173007] PM:   Magic number: 8:159:509
[   15.185109] e1000e 0000:00:1f.6 eth0: NIC Link is Up 1000 Mbps Full Dupl=
ex, Flow Control: None
[   15.196897] IPv6: ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready
[   15.208782] Sending DHCP requests ..
[   19.039932] random: fast init done
[   21.295665] ., OK
[   21.311835] IP-Config: Got DHCP answer from 192.168.3.2, my address is 1=
92.168.3.76
[   21.319664] IP-Config: Complete:
[   21.323025]      device=3Deth0, hwaddr=3Df4:8e:38:7c:5b:de, ipaddr=3D192=
=2E168.3.76, mask=3D255.255.255.0, gw=3D192.168.3.200
[   21.333435]      host=3Dlkp-skl-d01, domain=3Dlkp.intel.com, nis-domain=
=3D(none)
[   21.340414]      bootserver=3D192.168.3.200, rootserver=3D192.168.3.200,=
 rootpath=3D
[   21.340415]      nameserver0=3D192.168.3.200
[   21.353046] Freeing unused decrypted memory: 2040K
[   21.358330] Freeing unused kernel image (initmem) memory: 2580K
[   21.373732] Write protecting the kernel read-only data: 22528k
[   21.380227] Freeing unused kernel image (text/rodata gap) memory: 2044K
[   21.387300] Freeing unused kernel image (rodata/data gap) memory: 1304K
[   21.394085] rodata_test: all tests were successful
[   21.399008] Run /init as init process
[   21.402806]   with arguments:
[   21.405914]     /init
[   21.408330]     erst_disable
[   21.411348]     nokaslr
[   21.413935]   with environment:
[   21.417214]     HOME=3D/
[   21.419743]     TERM=3Dlinux
[   21.422587]     user=3Dlkp
[   21.425277]     job=3D/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-k=
selftests-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afb=
ff23de2a2d064d95749-20200621-10547-1y430f0-2.yaml
[   21.442576]     ARCH=3Dx86_64
[   21.445504]     kconfig=3Dx86_64-rhel-7.6
[   21.449468]     branch=3Dlinux-devel/devel-hourly-2020061608
[   21.455069]     commit=3Dd83f959b5e7a6378a4afbff23de2a2d064d95749
[   21.461099]     BOOT_IMAGE=3D/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e=
7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6
[   21.473402]     max_uptime=3D3600
[   21.476719]     RESULT_ROOT=3D/result/kernel-selftests/kselftests-x86-uc=
ode=3D0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83=
f959b5e7a6378a4afbff23de2a2d064d95749/3
[   21.493147]     LKP_SERVER=3Dinn
[   21.496334]     prompt_ramdisk=3D0
[   21.499721]     vga=3Dnormal
[   21.504342] systemd[1]: RTC configured in localtime, applying delta of 4=
80 minutes to system time.
[   21.515479] random: systemd: uninitialized urandom read (16 bytes read)
[   21.522437] random: systemd: uninitialized urandom read (16 bytes read)
[   21.529174] random: systemd: uninitialized urandom read (16 bytes read)


         Mounting RPC Pipe File System...
         Mounting POSIX Message Queue File System...
         Mounting Debug File System...
         Starting Journal Service...
         Starting Remount Root and Kernel File Systems...
         Starting Load Kern
[   21.694457] wmi_bus wmi_bus-PNP0C14:00: WQBC data block query control me=
thod not found
el Modules...
udev Control Socket.
         Mounting Huge Pages File System...
System.
rted Remount Roo
[   21.758690] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
t and Kernel Fil
[   21.773383] IOAPIC[0]: Set routing entry (2-17 -> 0xef -> IRQ 17 Mode:1 =
Active:1 Dest:1)
e Systems.
arted Load Kerne
[   21.801810] ahci 0000:00:17.0: flags: 64bit ncq sntf pm led clo only pio=
 slum part ems deso sadm sds apst=20
l Modules.
         Starting Apply Kernel Variables...
      =20
[   21.817424] AVX2 version of gcm_enc/dec engaged.
  Mounting Confi
[   21.822741] AES CTR mode by8 optimization enabled
guration File System...
         Starting Create Static Device Nodes in /dev...
[   21.835008] scsi host0: ahci

         Start
[   21.838768] Error: Driver 'pcspkr' is already registered, aborting...
ing udev Coldplu
[   21.843615] scsi host1: ahci
g all Devices...
[   21.850864] scsi host2: ahci

         Start
[   21.855045] scsi host3: ahci
ing Load/Save Ra
[   21.859108] ata1: SATA max UDMA/133 abar m2048@0xf704b000 port 0xf704b10=
0 irq 127
ndom Seed...
] Mounted Config
[   21.885549] ata4: SATA max UDMA/133 abar m2048@0xf704b000 port 0xf704b28=
0 irq 127
uration File System.
         Starting Preprocess NFS configuration...
         Starting Raise network interfaces...
         Starting udev Kernel Device Manager...
         Starting Flush Journal to Persistent Storage...
0m] Reached targ
[   21.998213] i915 0000:00:02.0: vgaarb: deactivate vga console
et Network is Online.
[   22.006724] Console: switching to colour dummy device 80x25
[   22.012795] [drm] Supports vblank timestamp caching Rev 2 (21.10.2013).
[   22.030289] i915 0000:00:02.0: Direct firmware load for i915/skl_dmc_ver=
1_27.bin failed with error -2
[   22.039438] i915 0000:00:02.0: [drm] Failed to load DMC firmware i915/sk=
l_dmc_ver1_27.bin. Disabling runtime power management.
[   22.050722] i915 0000:00:02.0: [drm] DMC firmware homepage: https://git.=
kernel.org/pub/scm/linux/kernel/git/firmware/linux-firmware.git/tree/i915
0m] Started Flus
[   22.064498] [drm] Initialized i915 1.6.0 20200313 for 0000:00:02.0 on mi=
nor 0
h Journal to Persistent Storage.
[   22.073571] ACPI: Video Device [GFX0] (multi-head: yes  rom: no  post: n=
o)

[   22.082063] input: Video Bus as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0A08=
:00/LNXVIDEO:00/input/input7
         Starting Create Volatile Files and Directories...
         Starting Network Time Synchronization...
         Starting RPC bind portmap service...
         Starting Update UTMP about System Boot/
[   22.126002] mei_wdt 0000:00:16.0-05b79a6f-4628-4d7f-899d-a91514cb32ab: C=
ould not reg notif event ret=3D-22
Shutdown...
[   22.136703] fbcon: i915drmfb (fb0) is primary device
[   22.156497] mei_wdt: probe of 0000:00:16.0-05b79a6f-4628-4d7f-899d-a9151=
4cb32ab failed with error -22
[   22.162527] snd_hda_intel 0000:00:1f.3: bound 0000:00:02.0 (ops i915_aud=
io_component_bind_ops [i915])
[   22.162527] Console: switching to colour frame buffer device 160x64
[   22.178608] input: Dell WMI hotkeys as /devices/platform/PNP0C14:00/wmi_=
bus/wmi_bus-PNP0C14:00/9DBB5994-A997-11DA-B012-B622A1EF5492/input/input8
[   22.202735] ata1: SATA link up 6.0 Gbps (SStatus 133 SControl 300)
[   22.204237] i915 0000:00:02.0: fb0: i915drmfb frame buffer device
[   22.210492] ata4: SATA link down (SStatus 4 SControl 300)
[   22.240953] ata3: SATA link down (SStatus 4 SControl 300)
0m] Started RPC=20
[   22.253994] ata1.00: ATA-10: WDC WD10EZEX-75WN4A0, 01.01A01, max UDMA/133
[   22.261966] ata1.00: 1953525168 sectors, multi 16: LBA48 NCQ (depth 32),=
 AA
bind portmap ser
[   22.268924] ata2.00: ATAPI: PLDS DVD+/-RW DU-8A5LH, DD11, max UDMA/133
vice.
[   22.277502] ata1.00: configured for UDMA/133
[   22.281834] scsi 0:0:0:0: Direct-Access     ATA      WDC WD10EZEX-75W 1A=
01 PQ: 0 ANSI: 5
[   22.286279] ata2.00: configured for UDMA/133
et System Time Synchronized.
et RPC Port Mapp
[   22.344072] snd_hda_codec_realtek hdaudioC0D0:    speaker_outs=3D1 (0x14=
/0x0/0x0/0x0/0x0)
er.
[   22.353356] snd_hda_codec_realtek hdaudioC0D0:    hp_outs=3D1 (0x21/0x0/=
0x0/0x0/0x0)
[   22.361293] snd_hda_codec_realtek hdaudioC0D0:    mono: mono_out=3D0x0
[   22.367662] snd_hda_codec_realtek hdaudioC0D0:    inputs:
[   22.367693] snd_hda_codec_realtek hdaudioC0D0:      Headphone Mic=3D0x1a
0m] Started Update UTMP about System Boot/Shutdown.
[   22.391958] scsi 0:0:0:0: Attached scsi generic sg0 type 0
[   22.397986] scsi 1:0:0:0: Attached scsi generic sg1 type 5
[   22.398212] intel_rapl_common: Found RAPL domain package
[   22.408887] intel_rapl_common: Found RAPL domain core
[   22.408898] intel_rapl_common: Found RAPL domain uncore
0m] Reached target System Initialization.
[   22.463137] sd 0:0:0:0: [sda] 1953525168 512-byte logical blocks: (1.00 =
TB/932 GiB)
[   22.470845] sd 0:0:0:0: [sda] 4096-byte physical blocks
[   22.470910] sd 0:0:0:0: [sda] Write Protect is off
[   22.480955] sd 0:0:0:0: [sda] Mode Sense: 00 3a 00 00
        =20
[   22.486147] sd 0:0:0:0: [sda] Write cache: enabled, read cache: enabled,=
 doesn't support DPO or FUA
Starting System Logging Service...
         Starting /etc/rc.local Compatibility...
         Starting Permit User Sessions...
[   21.539711] rc.local[340]: PATH=3D/usr/local/sbin:/usr/local/bin:/usr/sb=
in:/usr/bin:/sbin:/bin:/lkp/lkp/src/bin
         Starting Login Service...
[   22.541294] input: HDA Intel PCH Headphone Mic as /devices/pci0000:00/00=
00:00:1f.3/sound/card0/input9
[   22.550911] input: HDA Intel PCH Line Out as /devices/pci0000:00/0000:00=
:1f.3/sound/card0/input10
0m] Started Dail
[   22.571031] input: HDA Intel PCH HDMI/DP,pcm=3D7 as /devices/pci0000:00/=
0000:00:1f.3/sound/card0/input12
y Cleanup of Tem
[   22.581535] input: HDA Intel PCH HDMI/DP,pcm=3D8 as /devices/pci0000:00/=
0000:00:1f.3/sound/card0/input13
porary Directories.
[   22.595005] input: HDA Intel PCH HDMI/DP,pcm=3D9 as /devices/pci0000:00/=
0000:00:1f.3/sound/card0/input14
LKP: HOSTNAME lkp-skl-d01, MAC f
[   22.606520] input: HDA Intel PCH HDMI/DP,pcm=3D10 as /devices/pci0000:00=
/0000:00:1f.3/sound/card0/input15
4:8e:38:7c:5b:de, kernel 5.7.0-01787-gd83f959b5e7a6 1, serial console /dev/=
ttyS0
         Starting LSB: Execute the kexec -e command to reboot system...
         Starting Load CPU microcode update...
         Starting LSB: Start and stop bmc-watchdog...
         Starting LKP bootstrap...
         Starting OpenBSD Secure Shell server...
         Starting LSB: Load kernel image with kexec...
[   22.980947]  sda: sda1 sda2 sda3
[   22.985274] sd 0:0:0:0: [sda] Attached SCSI disk
[   23.022220] sr 1:0:0:0: [sr0] scsi3-mmc drive: 24x/24x writer dvd-ram cd=
/rw xa/form2 cdda tray
[   23.031525] cdrom: Uniform CD-ROM driver Revision: 3.20
[   23.051840] sr 1:0:0:0: Attached scsi CD-ROM sr0
[   23.270584] raid6: avx2x4   gen() 29613 MB/s
[   23.292581] raid6: avx2x4   xor() 10999 MB/s
[   23.314597] raid6: avx2x2   gen() 36043 MB/s
[   23.335595] raid6: avx2x2   xor() 21456 MB/s
[   23.357581] raid6: avx2x1   gen() 31283 MB/s
[   23.378581] raid6: avx2x1   xor() 17920 MB/s
[   23.399598] raid6: sse2x4   gen() 15500 MB/s
[   23.421581] raid6: sse2x4   xor()  8078 MB/s
[   23.442583] raid6: sse2x2   gen() 15747 MB/s
[   23.463582] raid6: sse2x2   xor()  9574 MB/s
[   23.484581] raid6: sse2x1   gen() 13270 MB/s
[   23.505595] raid6: sse2x1   xor()  6948 MB/s
[   23.510479] raid6: using algorithm avx2x2 gen() 36043 MB/s
[   23.516532] raid6: .... xor() 21456 MB/s, rmw enabled
[   23.522198] raid6: using avx2x2 recovery algorithm
[   23.536232] xor: automatically using best checksumming function   avx   =
   =20
[   23.626467] Btrfs loaded, crc32c=3Dcrc32c-intel
[   23.631821] BTRFS: device label LKP-ROOTFS devid 1 transid 20544 /dev/sd=
a2 scanned by systemd-udevd (251)
[   27.002669] Kernel tests: Boot OK!
[   27.002671]=20
[   27.688167] random: crng init done
[   27.692054] random: 7 urandom warning(s) missed due to ratelimiting
[   30.831995] install debs round one: dpkg -i --force-confdef --force-depe=
nds /opt/deb/ntpdate_1%3a4.2.8p10+dfsg-3+deb9u2_amd64.deb
[   30.831997]=20
[   30.845896] /opt/deb/gcc-10-base_10-20200418-1_amd64.deb
[   30.845897]=20
[   30.853372] /opt/deb/libgcc-s1_10-20200418-1_amd64.deb
[   30.853373]=20
[   30.860775] /opt/deb/libssl1.1_1.1.0l-1~deb9u1_amd64.deb
[   30.860776]=20
[   30.868538] /opt/deb/libpython3.5-minimal_3.5.3-1+deb9u1_amd64.deb
[   30.868539]=20
[   30.877139] /opt/deb/python3.5-minimal_3.5.3-1+deb9u1_amd64.deb
[   30.877140]=20
[   30.885307] /opt/deb/python3-minimal_3.5.3-1_amd64.deb
[   30.885308]=20
[   30.892906] /opt/deb/libpython3.5-stdlib_3.5.3-1+deb9u1_amd64.deb
[   30.892907]=20
[   30.901246] /opt/deb/python3.5_3.5.3-1+deb9u1_amd64.deb
[   30.901247]=20
[   30.908766] /opt/deb/libpython3-stdlib_3.5.3-1_amd64.deb
[   30.908767]=20
[   30.916234] /opt/deb/dh-python_2.20170125_all.deb
[   30.916235]=20
[   30.923057] /opt/deb/python3_3.5.3-1_amd64.deb
[   30.923058]=20
[   30.929856] /opt/deb/uuid-runtime_2.29.2-1+deb9u1_amd64.deb
[   30.929857]=20
[   30.937727] /opt/deb/libatomic1_6.3.0-18+deb9u1_amd64.deb
[   30.937728]=20
[   30.945398] /opt/deb/libquadmath0_6.3.0-18+deb9u1_amd64.deb
[   30.945399]=20
[   30.953322] /opt/deb/libgcc-6-dev_6.3.0-18+deb9u1_amd64.deb
[   30.953324]=20
[   30.961086] /opt/deb/gcc-6_6.3.0-18+deb9u1_amd64.deb
[   30.961087]=20
[   30.968136] /opt/deb/gcc_4%3a6.3.0-4_amd64.deb
[   30.968137]=20
[   30.974731] /opt/deb/g++-6_6.3.0-18+deb9u1_amd64.deb
[   30.974732]=20
[   30.981799] /opt/deb/g++_4%3a6.3.0-4_amd64.deb
[   30.981800]=20
[   30.988512] /opt/deb/lib32gcc1_1%3a6.3.0-18+deb9u1_amd64.deb
[   30.988513]=20
[   30.996464] /opt/deb/libx32gcc1_1%3a6.3.0-18+deb9u1_amd64.deb
[   30.996465]=20
[   31.004568] /opt/deb/lib32atomic1_6.3.0-18+deb9u1_amd64.deb
[   31.004569]=20
[   31.012516] /opt/deb/libx32atomic1_6.3.0-18+deb9u1_amd64.deb
[   31.012517]=20
[   31.020529] /opt/deb/lib32quadmath0_6.3.0-18+deb9u1_amd64.deb
[   31.020530]=20
[   31.028567] /opt/deb/libx32quadmath0_6.3.0-18+deb9u1_amd64.deb
[   31.028568]=20
[   31.036695] /opt/deb/lib32gcc-6-dev_6.3.0-18+deb9u1_amd64.deb
[   31.036696]=20
[   31.044793] /opt/deb/libx32gcc-6-dev_6.3.0-18+deb9u1_amd64.deb
[   31.044794]=20
[   31.052987] /opt/deb/gcc-6-multilib_6.3.0-18+deb9u1_amd64.deb
[   31.052988]=20
[   31.061006] /opt/deb/gcc-multilib_4%3a6.3.0-4_amd64.deb
[   31.061007]=20
[   31.068316] /opt/deb/libdpkg-perl_1.18.25_all.deb
[   31.068317]=20
[   31.076314] /opt/deb/netcat-openbsd_1.130-3_amd64.deb
[   31.076315]=20
[   31.084687] /opt/deb/gawk_1%3a4.1.4+dfsg-1_amd64.deb
[   31.084688]=20
[   31.093114] Selecting previously unselected package ntpdate.
[   31.093116]=20
[   31.102536] (Reading database ... 16205 files and directories currently =
installed.)
[   31.102537]=20
[   31.114002] Preparing to unpack .../ntpdate_1%3a4.2.8p10+dfsg-3+deb9u2_a=
md64.deb ...
[   31.114003]=20
[   31.125171] Unpacking ntpdate (1:4.2.8p10+dfsg-3+deb9u2) ...
[   31.125172]=20
[   31.134408] Selecting previously unselected package gcc-10-base:amd64.
[   31.134409]=20
[   31.144635] Preparing to unpack .../gcc-10-base_10-20200418-1_amd64.deb =
=2E..
[   31.144637]=20
[   31.155035] Unpacking gcc-10-base:amd64 (10-20200418-1) ...
[   31.155036]=20
[   31.164215] Selecting previously unselected package libgcc-s1:amd64.
[   31.164216]=20
[   31.174193] Preparing to unpack .../libgcc-s1_10-20200418-1_amd64.deb ...
[   31.174193]=20
[   31.184329] Unpacking libgcc-s1:amd64 (10-20200418-1) ...
[   31.184330]=20
[   31.193491] Replacing files in old package libgcc1:amd64 (1:6.3.0-18+deb=
9u1) ...
[   31.193492]=20
[   31.204685] Preparing to unpack .../libssl1.1_1.1.0l-1~deb9u1_amd64.deb =
=2E..
[   31.204686]=20
[   31.215542] Unpacking libssl1.1:amd64 (1.1.0l-1~deb9u1) over (1.1.0f-3+d=
eb9u1) ...
[   31.215543]=20
[   31.227083] Selecting previously unselected package libpython3.5-minimal=
:amd64.
[   31.227084]=20
[   31.238443] Preparing to unpack .../libpython3.5-minimal_3.5.3-1+deb9u1_=
amd64.deb ...
[   31.238444]=20
[   31.250096] Unpacking libpython3.5-minimal:amd64 (3.5.3-1+deb9u1) ...
[   31.250097]=20
[   31.260347] Selecting previously unselected package python3.5-minimal.
[   31.260348]=20
[   31.270862] Preparing to unpack .../python3.5-minimal_3.5.3-1+deb9u1_amd=
64.deb ...
[   31.270863]=20
[   31.282007] Unpacking python3.5-minimal (3.5.3-1+deb9u1) ...
[   31.282008]=20
[   31.291371] Selecting previously unselected package python3-minimal.
[   31.291372]=20
[   31.301468] Preparing to unpack .../python3-minimal_3.5.3-1_amd64.deb ...
[   31.301469]=20
[   31.311796] Unpacking python3-minimal (3.5.3-1) ...
[   31.311796]=20
[   31.320700] Selecting previously unselected package libpython3.5-stdlib:=
amd64.
[   31.320701]=20
[   31.331925] Preparing to unpack .../libpython3.5-stdlib_3.5.3-1+deb9u1_a=
md64.deb ...
[   31.331926]=20
[   31.343421] Unpacking libpython3.5-stdlib:amd64 (3.5.3-1+deb9u1) ...
[   31.343422]=20
[   31.353419] Selecting previously unselected package python3.5.
[   31.353420]=20
[   31.363242] Preparing to unpack .../python3.5_3.5.3-1+deb9u1_amd64.deb .=
=2E.
[   31.363243]=20
[   31.373705] Unpacking python3.5 (3.5.3-1+deb9u1) ...
[   31.373706]=20
[   31.382668] Selecting previously unselected package libpython3-stdlib:am=
d64.
[   31.382669]=20
[   31.393596] Preparing to unpack .../libpython3-stdlib_3.5.3-1_amd64.deb =
=2E..
[   31.393597]=20
[   31.404171] Unpacking libpython3-stdlib:amd64 (3.5.3-1) ...
[   31.404172]=20
[   31.413503] Selecting previously unselected package dh-python.
[   31.413504]=20
[   31.423179] Preparing to unpack .../dh-python_2.20170125_all.deb ...
[   31.423180]=20
[   31.433034] Unpacking dh-python (2.20170125) ...
[   31.433035]=20
[   31.441394] Selecting previously unselected package python3.
[   31.441396]=20
[   31.450920] Preparing to unpack .../deb/python3_3.5.3-1_amd64.deb ...
[   31.450921]=20
[   31.460768] Unpacking python3 (3.5.3-1) ...
[   31.460768]=20
[   31.468768] Selecting previously unselected package uuid-runtime.
[   31.468769]=20
[   31.478789] Preparing to unpack .../uuid-runtime_2.29.2-1+deb9u1_amd64.d=
eb ...
[   31.478790]=20
[   31.489534] Unpacking uuid-runtime (2.29.2-1+deb9u1) ...
[   31.489535]=20
[   31.498552] Selecting previously unselected package libatomic1:amd64.
[   31.498553]=20
[   31.508874] Preparing to unpack .../libatomic1_6.3.0-18+deb9u1_amd64.deb=
 ...
[   31.508875]=20
[   31.519485] Unpacking libatomic1:amd64 (6.3.0-18+deb9u1) ...
[   31.519486]=20
[   31.528986] Selecting previously unselected package libquadmath0:amd64.
[   31.528987]=20
[   31.539555] Preparing to unpack .../libquadmath0_6.3.0-18+deb9u1_amd64.d=
eb ...
[   31.539555]=20
[   31.550342] Unpacking libquadmath0:amd64 (6.3.0-18+deb9u1) ...
[   31.550343]=20
[   31.560020] Selecting previously unselected package libgcc-6-dev:amd64.
[   31.560021]=20
[   31.570551] Preparing to unpack .../libgcc-6-dev_6.3.0-18+deb9u1_amd64.d=
eb ...
[   31.570552]=20
[   31.581398] Unpacking libgcc-6-dev:amd64 (6.3.0-18+deb9u1) ...
[   31.581400]=20
[   31.590889] Selecting previously unselected package gcc-6.
[   31.590890]=20
[   31.600214] Preparing to unpack .../gcc-6_6.3.0-18+deb9u1_amd64.deb ...
[   31.600215]=20
[   31.610245] Unpacking gcc-6 (6.3.0-18+deb9u1) ...
[   31.610246]=20
[   31.618454] Selecting previously unselected package gcc.
[   31.618455]=20
[   31.627450] Preparing to unpack .../deb/gcc_4%3a6.3.0-4_amd64.deb ...
[   31.627451]=20
[   31.637155] Unpacking gcc (4:6.3.0-4) ...
[   31.637156]=20
[   31.644838] Selecting previously unselected package g++-6.
[   31.644839]=20
[   31.654202] Preparing to unpack .../g++-6_6.3.0-18+deb9u1_amd64.deb ...
[   31.654203]=20
[   31.664177] Unpacking g++-6 (6.3.0-18+deb9u1) ...
[   31.664178]=20
[   31.672376] Selecting previously unselected package g++.
[   31.672377]=20
[   31.681437] Preparing to unpack .../deb/g++_4%3a6.3.0-4_amd64.deb ...
[   31.681438]=20
[   31.691073] Unpacking g++ (4:6.3.0-4) ...
[   31.691074]=20
[   31.698701] Selecting previously unselected package lib32gcc1.
[   31.698702]=20
[   31.708439] Preparing to unpack .../lib32gcc1_1%3a6.3.0-18+deb9u1_amd64.=
deb ...
[   31.708440]=20
[   31.719268] Unpacking lib32gcc1 (1:6.3.0-18+deb9u1) ...
[   31.719269]=20
[   31.728225] Selecting previously unselected package libx32gcc1.
[   31.728226]=20
[   31.738095] Preparing to unpack .../libx32gcc1_1%3a6.3.0-18+deb9u1_amd64=
=2Edeb ...
[   31.738096]=20
[   31.749014] Unpacking libx32gcc1 (1:6.3.0-18+deb9u1) ...
[   31.749015]=20
[   31.758013] Selecting previously unselected package lib32atomic1.
[   31.758014]=20
[   31.768020] Preparing to unpack .../lib32atomic1_6.3.0-18+deb9u1_amd64.d=
eb ...
[   31.768020]=20
[   31.778916] Unpacking lib32atomic1 (6.3.0-18+deb9u1) ...
[   31.778917]=20
[   31.787998] Selecting previously unselected package libx32atomic1.
[   31.787999]=20
[   31.798102] Preparing to unpack .../libx32atomic1_6.3.0-18+deb9u1_amd64.=
deb ...
[   31.798103]=20
[   31.809080] Unpacking libx32atomic1 (6.3.0-18+deb9u1) ...
[   31.809082]=20
[   31.818254] Selecting previously unselected package lib32quadmath0.
[   31.818255]=20
[   31.828472] Preparing to unpack .../lib32quadmath0_6.3.0-18+deb9u1_amd64=
=2Edeb ...
[   31.828473]=20
[   31.839788] Unpacking lib32quadmath0 (6.3.0-18+deb9u1) ...
[   31.839788]=20
[   31.849050] Selecting previously unselected package libx32quadmath0.
[   31.849051]=20
[   31.859473] Preparing to unpack .../libx32quadmath0_6.3.0-18+deb9u1_amd6=
4.deb ...
[   31.859474]=20
[   31.870450] Unpacking libx32quadmath0 (6.3.0-18+deb9u1) ...
[   31.870451]=20
[   31.879738] Selecting previously unselected package lib32gcc-6-dev.
[   31.879738]=20
[   31.889981] Preparing to unpack .../lib32gcc-6-dev_6.3.0-18+deb9u1_amd64=
=2Edeb ...
[   31.889982]=20
[   31.900957] Unpacking lib32gcc-6-dev (6.3.0-18+deb9u1) ...
[   31.900958]=20
[   31.910285] Selecting previously unselected package libx32gcc-6-dev.
[   31.910286]=20
[   31.920703] Preparing to unpack .../libx32gcc-6-dev_6.3.0-18+deb9u1_amd6=
4.deb ...
[   31.920705]=20
[   31.931837] Unpacking libx32gcc-6-dev (6.3.0-18+deb9u1) ...
[   31.931838]=20
[   31.941198] Selecting previously unselected package gcc-6-multilib.
[   31.941199]=20
[   31.951458] Preparing to unpack .../gcc-6-multilib_6.3.0-18+deb9u1_amd64=
=2Edeb ...
[   31.951459]=20
[   31.962425] Unpacking gcc-6-multilib (6.3.0-18+deb9u1) ...
[   31.962426]=20
[   31.971595] Selecting previously unselected package gcc-multilib.
[   31.971596]=20
[   31.981508] Preparing to unpack .../gcc-multilib_4%3a6.3.0-4_amd64.deb .=
=2E.
[   31.981508]=20
[   31.991870] Unpacking gcc-multilib (4:6.3.0-4) ...
[   31.991871]=20
[   32.000332] Selecting previously unselected package libdpkg-perl.
[   32.000333]=20
[   32.010335] Preparing to unpack .../libdpkg-perl_1.18.25_all.deb ...
[   32.010337]=20
[   32.020173] Unpacking libdpkg-perl (1.18.25) ...
[   32.020174]=20
[   32.028478] Selecting previously unselected package netcat-openbsd.
[   32.028478]=20
[   32.038511] Preparing to unpack .../netcat-openbsd_1.130-3_amd64.deb ...
[   32.038512]=20
[   32.048717] Unpacking netcat-openbsd (1.130-3) ...
[   32.048718]=20
[   32.057166] Selecting previously unselected package gawk.
[   32.057167]=20
[   32.066437] Preparing to unpack .../gawk_1%3a4.1.4+dfsg-1_amd64.deb ...
[   32.066438]=20
[   32.076416] Unpacking gawk (1:4.1.4+dfsg-1) ...
[   32.076417]=20
[   32.084537] Setting up gcc-10-base:amd64 (10-20200418-1) ...
[   32.084538]=20
[   32.093852] Setting up libgcc-s1:amd64 (10-20200418-1) ...
[   32.093853]=20
[   32.103038] Setting up libssl1.1:amd64 (1.1.0l-1~deb9u1) ...
[   32.103039]=20
[   32.112442] Setting up libpython3.5-minimal:amd64 (3.5.3-1+deb9u1) ...
[   32.112443]=20
[   32.122500] Setting up python3.5-minimal (3.5.3-1+deb9u1) ...
[   32.122501]=20
[   32.131779] Setting up python3-minimal (3.5.3-1) ...
[   32.131780]=20
[   32.140299] Setting up uuid-runtime (2.29.2-1+deb9u1) ...
[   32.140300]=20
[   32.149026] Adding group `uuidd' (GID 111) ...
[   32.149027]=20
[   32.156314] Done.
[   32.156315]=20
[   32.162515] Warning: The home dir /run/uuidd you specified can't be acce=
ssed: No such file or directory
[   32.162516]=20
[   32.175243] Adding system user `uuidd' (UID 108) ...
[   32.175244]=20
[   32.183887] Adding new user `uuidd' (UID 108) with group `uuidd' ...
[   32.183888]=20
[   32.193657] Not creating home directory `/run/uuidd'.
[   32.193658]=20
[   32.202195] Setting up libatomic1:amd64 (6.3.0-18+deb9u1) ...
[   32.202196]=20
[   32.211478] Setting up libquadmath0:amd64 (6.3.0-18+deb9u1) ...
[   32.211479]=20
[   32.220808] Setting up libdpkg-perl (1.18.25) ...
[   32.220809]=20
[   32.228894] Setting up netcat-openbsd (1.130-3) ...
[   32.228895]=20
[   32.237820] update-alternatives: using /bin/nc.openbsd to provide /bin/n=
c (nc) in auto mode
[   32.237821]=20
[   32.249516] Setting up gawk (1:4.1.4+dfsg-1) ...
[   32.249517]=20
[   32.257672] Setting up ntpdate (1:4.2.8p10+dfsg-3+deb9u2) ...
[   32.257672]=20
[   32.266794] Setting up dh-python (2.20170125) ...
[   32.266795]=20
[   32.275088] Setting up libgcc-6-dev:amd64 (6.3.0-18+deb9u1) ...
[   32.275089]=20
[   32.284293] Setting up gcc-6 (6.3.0-18+deb9u1) ...
[   32.284294]=20
[   32.292244] Setting up gcc (4:6.3.0-4) ...
[   32.292245]=20
[   32.299649] Setting up g++-6 (6.3.0-18+deb9u1) ...
[   32.299650]=20
[   32.307641] Setting up g++ (4:6.3.0-4) ...
[   32.307641]=20
[   32.315760] update-alternatives: using /usr/bin/g++ to provide /usr/bin/=
c++ (c++) in auto mode
[   32.315761]=20
[   32.327790] Setting up lib32gcc1 (1:6.3.0-18+deb9u1) ...
[   32.327791]=20
[   32.336531] Setting up libx32gcc1 (1:6.3.0-18+deb9u1) ...
[   32.336532]=20
[   32.345308] Setting up lib32atomic1 (6.3.0-18+deb9u1) ...
[   32.345308]=20
[   32.354221] Setting up libx32atomic1 (6.3.0-18+deb9u1) ...
[   32.354222]=20
[   32.363115] Setting up lib32quadmath0 (6.3.0-18+deb9u1) ...
[   32.363115]=20
[   32.372166] Setting up libx32quadmath0 (6.3.0-18+deb9u1) ...
[   32.372167]=20
[   32.381236] Setting up lib32gcc-6-dev (6.3.0-18+deb9u1) ...
[   32.381237]=20
[   32.390236] Setting up libx32gcc-6-dev (6.3.0-18+deb9u1) ...
[   32.390237]=20
[   32.399368] Setting up gcc-6-multilib (6.3.0-18+deb9u1) ...
[   32.399369]=20
[   32.408191] Setting up gcc-multilib (4:6.3.0-4) ...
[   32.408192]=20
[   32.416589] Setting up libpython3.5-stdlib:amd64 (3.5.3-1+deb9u1) ...
[   32.416590]=20
[   32.426359] Setting up python3.5 (3.5.3-1+deb9u1) ...
[   32.426359]=20
[   32.434927] Setting up libpython3-stdlib:amd64 (3.5.3-1) ...
[   32.434927]=20
[   32.443859] Setting up python3 (3.5.3-1) ...
[   32.443860]=20
[   32.451703] running python rtupdate hooks for python3.5...
[   32.451704]=20
[   32.460725] running python post-rtupdate hooks for python3.5...
[   32.460726]=20
[   32.470245] Processing triggers for libc-bin (2.24-11+deb9u3) ...
[   32.470246]=20
[   32.479817] Processing triggers for mime-support (3.60) ...
[   32.479818]=20
[   32.488938] Processing triggers for systemd (232-25+deb9u2) ...
[   32.488939]=20
[   33.009060] 21 Jun 09:33:57 ntpdate[979]: step time server 192.168.1.1 o=
ffset 28901.980917 sec
[   33.009061]=20
[   33.021408] BTRFS info (device sda2): disk space caching is enabled
[   33.028236] BTRFS info (device sda2): has skinny extents
[   33.473054] /lkp/lkp/src/bin/run-lkp
[   33.473060]=20
[   33.989818] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.002357] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.014759] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.027145] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.039694] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.052072] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.064388] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.076867] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.089174] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.101459] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.113975] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.126245] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.138536] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.151026] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.163305] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.175712] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.188120] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.200357] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.212612] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.225062] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.237268] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.249514] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.261888] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.274165] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.286365] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.298767] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.310968] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.323157] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.335523] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.347726] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.360064] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.372415] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.384554] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.396774] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.409086] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.421209] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.433337] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.445660] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.457791] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.469949] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.482258] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.494339] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.506430] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.518723] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.530860] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   35.168713] RESULT_ROOT=3D/result/kernel-selftests/kselftests-x86-ucode=
=3D0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f95=
9b5e7a6378a4afbff23de2a2d064d95749/3
[   35.168716]=20
[   35.516135] job=3D/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kself=
tests-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23=
de2a2d064d95749-20200621-10547-1y430f0-2.yaml
[   35.516137]=20
[   36.909126] result_service=3Dinn:/result, RESULT_MNT=3D/inn/result, RESU=
LT_ROOT=3D/inn/result/kernel-selftests/kselftests-x86-ucode=3D0xdc/lkp-skl-=
d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbf=
f23de2a2d064d95749/3
[   36.909128]=20
[   36.933929] mount.nfs: try 1 time... mount.nfs -o vers=3D3 inn:/result /=
inn/result
[   36.933931]=20
[   36.947581] run-job /lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kse=
lftests-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff=
23de2a2d064d95749-20200621-10547-1y430f0-2.yaml
[   36.947583]=20
[   38.732861] process 'testing/selftests/x86/test_syscall_vdso_32' started=
 with executable stack
[   39.522052] /usr/bin/wget -q --timeout=3D1800 --tries=3D1 --local-encodi=
ng=3DUTF-8 http://inn:80/~lkp/cgi-bin/lkp-jobfile-append-var?job_file=3D/lk=
p/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=3D0xdc-d=
ebian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621=
-10547-1y430f0-2.yaml&job_state=3Drunning -O /dev/null
[   39.522054]=20
[   39.555515] target ucode: 0xdc
[   39.555516]=20
[   39.561917] current_version: dc, target_version: dc
[   39.561918]=20
[   39.571585] KERNEL SELFTESTS: linux_headers_dir is /usr/src/linux-header=
s-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749
[   39.571586]=20
[   39.586587] 2020-06-21 09:33:59 ln -sf /usr/bin/clang
[   39.586588]=20
[   39.595044] 2020-06-21 09:33:59 ln -sf /usr/bin/llc
[   39.595045]=20
[   39.604094] 2020-06-21 09:33:59 sed -i s/default_timeout=3D45/default_ti=
meout=3D300/ kselftest/runner.sh
[   39.604095]=20
[   39.616682] 2020-06-21 09:33:59 make run_tests -C x86
[   39.616684]=20
[   39.627008] make: Entering directory '/usr/src/perf_selftests-x86_64-rhe=
l-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86'
[   39.627009]=20
[   39.648119] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/single_step_sy=
scall_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BU=
ILD_64 single_step_syscall.c -lrt -ldl -lm
[   39.648120]=20
[   39.679877] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_ss_attr=
s_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 sysret_ss_attrs.c -lrt -ldl -lm
[   39.679878]=20
[   39.710862] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_nt_32 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sy=
scall_nt.c -lrt -ldl -lm
[   39.710863]=20
[   39.741312] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_mremap_vd=
so_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD=
_64 test_mremap_vdso.c -lrt -ldl -lm
[   39.741314]=20
[   39.774381] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/check_initial_=
reg_state_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -Wl,-ereal_start -s=
tatic -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl -lm
[   39.774382]=20
[   39.809235] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sigreturn_32 -=
O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sig=
return.c -lrt -ldl -lm
[   39.809236]=20
[   39.839444] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/iopl_32 -O2 -g=
 -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -=
lrt -ldl -lm
[   39.839445]=20
[   39.869159] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ioperm_32 -O2 =
-g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm=
=2Ec -lrt -ldl -lm
[   39.869160]=20
[   39.899716] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/protection_key=
s_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 protection_keys.c -lrt -ldl -lm
[   39.899717]=20
[   39.931711] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vdso_32 -=
O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 tes=
t_vdso.c -lrt -ldl -lm
[   39.931712]=20
[   39.962988] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vsyscall_=
32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64=
 test_vsyscall.c -lrt -ldl -lm
[   39.962989]=20
[   39.994882] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/mov_ss_trap_32=
 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 m=
ov_ss_trap.c -lrt -ldl -lm
[   39.994883]=20
[   40.026854] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_arg_fa=
ult_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUIL=
D_64 syscall_arg_fault.c -lrt -ldl -lm
[   40.026855]=20
[   40.059432] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/entry_from_vm8=
6_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 entry_from_vm86.c -lrt -ldl -lm
[   40.059433]=20
[   40.092302] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_syscall_v=
dso_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUIL=
D_64 test_syscall_vdso.c thunks_32.S -lrt -ldl -lm
[   40.092303]=20
[   40.125880] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/unwind_vdso_32=
 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 u=
nwind_vdso.c -lrt -ldl -lm
[   40.125881]=20
[   40.157453] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FCMOV_32 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 te=
st_FCMOV.c -lrt -ldl -lm
[   40.157454]=20
[   40.189064] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FCOMI_32 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 te=
st_FCOMI.c -lrt -ldl -lm
[   40.189066]=20
[   40.220790] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FISTTP_32=
 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 t=
est_FISTTP.c -lrt -ldl -lm
[   40.220791]=20
[   40.252808] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/vdso_restorer_=
32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64=
 vdso_restorer.c -lrt -ldl -lm
[   40.252809]=20
[   40.285047] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ldt_gdt_32 -O2=
 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_g=
dt.c -lrt -ldl -lm
[   40.285048]=20
[   40.317190] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ptrace_syscall=
_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_6=
4 ptrace_syscall.c raw_syscall_helper_32.S -lrt -ldl -lm
[   40.317191]=20
[   40.352123] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/single_step_sy=
scall_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BU=
ILD_64 single_step_syscall.c -lrt -ldl
[   40.352124]=20
[   40.385645] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_ss_attr=
s_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 sysret_ss_attrs.c thunks.S -lrt -ldl
[   40.385647]=20
[   40.418753] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_nt_64 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sy=
scall_nt.c -lrt -ldl
[   40.418754]=20
[   40.450251] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_mremap_vd=
so_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD=
_64 test_mremap_vdso.c -lrt -ldl
[   40.450252]=20
[   40.483908] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/check_initial_=
reg_state_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -Wl,-ereal_start -s=
tatic -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl
[   40.483909]=20
[   40.519574] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sigreturn_64 -=
O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sig=
return.c -lrt -ldl
[   40.519575]=20
[   40.550595] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/iopl_64 -O2 -g=
 -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -=
lrt -ldl
[   40.550613]=20
[   40.580627] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ioperm_64 -O2 =
-g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm=
=2Ec -lrt -ldl
[   40.580628]=20
[   40.611385] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/protection_key=
s_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 protection_keys.c -lrt -ldl
[   40.611386]=20
[   40.643460] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vdso_64 -=
O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 tes=
t_vdso.c -lrt -ldl
[   40.643461]=20
[   40.674772] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vsyscall_=
64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64=
 test_vsyscall.c -lrt -ldl
[   40.674773]=20
[   40.706710] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/mov_ss_trap_64=
 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 m=
ov_ss_trap.c -lrt -ldl
[   40.706711]=20
[   40.738435] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_arg_fa=
ult_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUIL=
D_64 syscall_arg_fault.c -lrt -ldl
[   40.738436]=20
[   40.770810] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/fsgsbase_64 -O=
2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 fsgs=
base.c -lrt -ldl
[   40.770811]=20
[   40.801767] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_rip_64 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sy=
sret_rip.c -lrt -ldl
[   40.801768]=20
[   40.833191] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_number=
ing_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUIL=
D_64 syscall_numbering.c -lrt -ldl
[   40.833191]=20
[   40.865427] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ldt_gdt_64 -O2=
 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_g=
dt.c -lrt -ldl
[   40.865428]=20
[   40.896641] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ptrace_syscall=
_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_6=
4 ptrace_syscall.c -lrt -ldl
[   40.896655]=20
[   40.924275] TAP version 13
[   40.924275]=20
[   40.931208] 1..40
[   40.931208]=20
[   40.937876] # selftests: x86: single_step_syscall_32
[   40.937877]=20
[   40.947279] # [RUN]	Set TF and check nop
[   40.947279]=20
[   40.955821] # [OK]	Survived with TF set and 14 traps
[   40.955822]=20
[   40.965174] # [RUN]	Set TF and check int80
[   40.965175]=20
[   40.973765] # [OK]	Survived with TF set and 14 traps
[   40.973766]=20
[   40.983198] # [RUN]	Set TF and check a fast syscall
[   40.983199]=20
[   40.992462] # [OK]	Survived with TF set and 43 traps
[   40.992463]=20
[   41.001717] # [RUN]	Fast syscall with TF cleared
[   41.001718]=20
[   41.010452] # [OK]	Nothing unexpected happened
[   41.010453]=20
[   41.019067] # [RUN]	Set TF and check SYSENTER
[   41.019068]=20
[   41.027752] # 	Got SIGSEGV with RIP=3Df7f47569, TF=3D256
[   41.027753]=20
[   41.036965] # [RUN]	Fast syscall with TF cleared
[   41.036966]=20
[   41.045663] # [OK]	Nothing unexpected happened
[   41.045664]=20
[   41.054145] ok 1 selftests: x86: single_step_syscall_32
[   41.054146]=20
[   41.063243] # selftests: x86: sysret_ss_attrs_32
[   41.063244]=20
[   41.071897] # [RUN]	Syscalls followed by SS validation
[   41.071898]=20
[   41.080563] # [OK]	We survived
[   41.080564]=20
[   41.087399] ok 2 selftests: x86: sysret_ss_attrs_32
[   41.087400]=20
[   41.095986] # selftests: x86: syscall_nt_32
[   41.095986]=20
[   41.103822] # [RUN]	Set NT and issue a syscall
[   41.103823]=20
[   41.112165] # [OK]	The syscall worked and flags are still set
[   41.112166]=20
[   41.121382] # [RUN]	Set NT|TF and issue a syscall
[   41.121383]=20
[   41.129916] # [OK]	The syscall worked and flags are still set
[   41.129916]=20
[   41.139053] ok 3 selftests: x86: syscall_nt_32
[   41.139054]=20
[   41.146976] # selftests: x86: test_mremap_vdso_32
[   41.146976]=20
[   41.154964] # 	AT_SYSINFO_EHDR is 0xf7fbb000
[   41.154965]=20
[   41.163309] # [NOTE]	Moving vDSO: [0xf7fbb000, 0xf7fbc000] -> [0xf7fb400=
0, 0xf7fb5000]
[   41.163311]=20
[   41.174869] # [NOTE]	vDSO partial move failed, will try with bigger size
[   41.174870]=20
[   41.185419] # [NOTE]	Moving vDSO: [0xf7fbb000, 0xf7fbd000] -> [0xf7fb300=
0, 0xf7fb5000]
[   41.185420]=20
[   41.195949] # [OK]
[   41.195950]=20
[   41.201180] ok 4 selftests: x86: test_mremap_vdso_32
[   41.201181]=20
[   41.209420] # selftests: x86: check_initial_reg_state_32
[   41.209420]=20
[   41.217807] # [OK]	All GPRs except SP are 0
[   41.217808]=20
[   41.224926] # [OK]	FLAGS is 0x202
[   41.224927]=20
[   41.231639] ok 5 selftests: x86: check_initial_reg_state_32
[   41.231640]=20
[   41.240244] # selftests: x86: sigreturn_32
[   41.240245]=20
[   41.247595] # [OK]	set_thread_area refused 16-bit data
[   41.247596]=20
[   41.256007] # [OK]	set_thread_area refused 16-bit data
[   41.256008]=20
[   41.264869] # [RUN]	Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT)
[   41.264870]=20
[   41.274745] # [OK]	all registers okay
[   41.274746]=20
[   41.282022] # [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
[   41.282023]=20
[   41.291754] # [OK]	all registers okay
[   41.291755]=20
[   41.299166] # [RUN]	Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT)
[   41.299168]=20
[   41.308859] # [OK]	all registers okay
[   41.308860]=20
[   41.316150] # [RUN]	Valid sigreturn: 64-bit CS (33), 16-bit SS (3f)
[   41.316151]=20
[   41.325469] # [OK]	all registers okay
[   41.325470]=20
[   41.332696] # [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
[   41.332697]=20
[   41.341920] # [OK]	all registers okay
[   41.341921]=20
[   41.349125] # [RUN]	Valid sigreturn: 16-bit CS (37), 16-bit SS (3f)
[   41.349126]=20
[   41.358409] # [OK]	all registers okay
[   41.358409]=20
[   41.365247] # [RUN]	64-bit CS (33), bogus SS (47)
[   41.365248]=20
[   41.373307] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   41.373308]=20
[   41.381925] # [RUN]	32-bit CS (23), bogus SS (47)
[   41.381926]=20
[   41.390049] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   41.390050]=20
[   41.398791] # [RUN]	16-bit CS (37), bogus SS (47)
[   41.398791]=20
[   41.406998] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   41.406999]=20
[   41.415702] # [RUN]	64-bit CS (33), bogus SS (23)
[   41.415703]=20
[   41.424132] # [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
[   41.424133]=20
[   41.433967] # [RUN]	32-bit CS (23), bogus SS (23)
[   41.433967]=20
[   41.442327] # [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
[   41.442328]=20
[   41.452188] # [RUN]	16-bit CS (37), bogus SS (23)
[   41.452189]=20
[   41.460438] # [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
[   41.460438]=20
[   41.470273] # [RUN]	32-bit CS (4f), bogus SS (2b)
[   41.470274]=20
[   41.478449] # [OK]	Got #NP(0x4c) (i.e. LDT index 9, Bus error)
[   41.478450]=20
[   41.487492] # [RUN]	32-bit CS (23), bogus SS (57)
[   41.487493]=20
[   41.495570] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   41.495571]=20
[   41.504189] ok 6 selftests: x86: sigreturn_32
[   41.504190]=20
[   41.511761] # selftests: x86: iopl_32
[   41.511762]=20
[   41.518343] # [OK]	CLI faulted
[   41.518344]=20
[   41.524443] # [OK]	STI faulted
[   41.524444]=20
[   41.530502] # [OK]	outb to 0x80 worked
[   41.530503]=20
[   41.537385] # [OK]	outb to 0x80 worked
[   41.537386]=20
[   41.544145] # [OK]	outb to 0xed failed
[   41.544146]=20
[   41.550849] # 	child: set IOPL to 3
[   41.550850]=20
[   41.557353] # [RUN]	child: write to 0x80
[   41.557354]=20
[   41.564149] # [OK]	CLI faulted
[   41.564150]=20
[   41.570042] # [OK]	STI faulted
[   41.570042]=20
[   41.576054] # [OK]	outb to 0x80 worked
[   41.576055]=20
[   41.582785] # [OK]	outb to 0x80 worked
[   41.582786]=20
[   41.589504] # [OK]	outb to 0xed failed
[   41.589505]=20
[   41.596104] # [OK]	Child succeeded
[   41.596105]=20
[   41.602789] # [RUN]	parent: write to 0x80 (should fail)
[   41.602790]=20
[   41.610929] # [OK]	outb to 0x80 failed
[   41.610930]=20
[   41.617422] # [OK]	CLI faulted
[   41.617423]=20
[   41.623276] # [OK]	STI faulted
[   41.623277]=20
[   41.629049] # 	iopl(3)
[   41.629050]=20
[   41.634201] # 	Drop privileges
[   41.634202]=20
[   41.640429] # [RUN]	iopl(3) unprivileged but with IOPL=3D=3D3
[   41.640430]=20
[   41.648694] # [RUN]	iopl(0) unprivileged
[   41.648695]=20
[   41.655479] # [RUN]	iopl(3) unprivileged
[   41.655480]=20
[   41.662188] # [OK]	Failed as expected
[   41.662188]=20
[   41.668713] ok 7 selftests: x86: iopl_32
[   41.668714]=20
[   41.675504] # selftests: x86: ioperm_32
[   41.675505]=20
[   41.682153] # [OK]	outb to 0x80 failed
[   41.682154]=20
[   41.688563] # [OK]	outb to 0xed failed
[   41.688564]=20
[   41.695028] # [RUN]	enable 0x80
[   41.695029]=20
[   41.700942] # [OK]	outb to 0x80 worked
[   41.700943]=20
[   41.707494] # [OK]	outb to 0xed failed
[   41.707495]=20
[   41.713849] # [RUN]	disable 0x80
[   41.713850]=20
[   41.719770] # [OK]	outb to 0x80 failed
[   41.719770]=20
[   41.726223] # [OK]	outb to 0xed failed
[   41.726224]=20
[   41.733062] # [RUN]	child: check that we inherited permissions
[   41.733063]=20
[   41.741537] # [OK]	outb to 0x80 worked
[   41.741538]=20
[   41.748016] # [OK]	outb to 0xed failed
[   41.748017]=20
[   41.754818] # [RUN]	child: Extend permissions to 0x81
[   41.754819]=20
[   41.762823] # [RUN]	child: Drop permissions to 0x80
[   41.762823]=20
[   41.770375] # [OK]	outb to 0x80 failed
[   41.770375]=20
[   41.776844] # [OK]	outb to 0x80 failed
[   41.776845]=20
[   41.783306] # [OK]	outb to 0xed failed
[   41.783307]=20
[   41.789683] # [RUN]	enable 0x80
[   41.789683]=20
[   41.795575] # [OK]	outb to 0x80 worked
[   41.795576]=20
[   41.802066] # [OK]	outb to 0xed failed
[   41.802067]=20
[   41.808418] # [RUN]	disable 0x80
[   41.808418]=20
[   41.814321] # [OK]	outb to 0x80 failed
[   41.814322]=20
[   41.820815] # [OK]	outb to 0xed failed
[   41.820816]=20
[   41.827227] # [OK]	Child succeeded
[   41.827227]=20
[   41.833624] # 	Verify that unsharing the bitmap worked
[   41.833637]=20
[   41.841447] # [OK]	outb to 0x80 worked
[   41.841448]=20
[   41.847838] # 	Drop privileges
[   41.847839]=20
[   41.853481] # [RUN]	disable 0x80
[   41.853482]=20
[   41.859245] # [OK]	it worked
[   41.859246]=20
[   41.864883] # [RUN]	enable 0x80 again
[   41.864884]=20
[   41.871070] # [OK]	it failed
[   41.871071]=20
[   41.876838] ok 8 selftests: x86: ioperm_32
[   41.876839]=20
[   41.883848] # selftests: x86: protection_keys_32
[   41.883849]=20
[   41.890932] # has pku: 0
[   41.890932]=20
[   41.896720] # running PKEY tests for unsupported CPU/OS
[   41.896721]=20
[   41.904959] ok 9 selftests: x86: protection_keys_32
[   41.904960]=20
[   41.912622] # selftests: x86: test_vdso_32
[   41.912623]=20
[   41.919907] # Warning: failed to find getcpu in vDSO
[   41.919908]=20
[   41.928261] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME (0)...
[   41.928261]=20
[   41.938506] # 	1592703243.509739377 1592703243.509743541 1592703243.5097=
43738
[   41.938507]=20
[   41.949128] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC (1).=
=2E.
[   41.949129]=20
[   41.959096] # 	37.692899478 37.692899892 37.692900056
[   41.959096]=20
[   41.967815] # [RUN]	Testing clock_gettime for clock CLOCK_PROCESS_CPUTIM=
E_ID (2)...
[   41.967816]=20
[   41.978484] # 	0.000721539 0.000722258 0.000722811
[   41.978485]=20
[   41.986949] # [RUN]	Testing clock_gettime for clock CLOCK_THREAD_CPUTIME=
_ID (3)...
[   41.986950]=20
[   41.997559] # 	0.000724733 0.000725262 0.000725781
[   41.997559]=20
[   42.005863] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_RAW =
(4)...
[   42.005864]=20
[   42.016217] # 	36.495366960 36.495367323 36.495367534
[   42.016217]=20
[   42.024926] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_COARS=
E (5)...
[   42.024927]=20
[   42.035959] # 	1592703243.509355978 1592703243.509355978 1592703243.5093=
55978
[   42.035959]=20
[   42.046756] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_COAR=
SE (6)...
[   42.046756]=20
[   42.057407] # 	37.692508963 37.692508963 37.692508963
[   42.057408]=20
[   42.066003] # [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME (7)...
[   42.066003]=20
[   42.076024] # 	37.692913025 37.692913368 37.692913525
[   42.076025]=20
[   42.085317] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_ALARM=
 (8)...
[   42.085319]=20
[   42.096738] # 	1592703243.509762027 1592703243.509762534 1592703243.5097=
63023
[   42.096739]=20
[   42.107702] # [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM=
 (9)...
[   42.107703]=20
[   42.118305] # 	37.692917482 37.692917992 37.692918488
[   42.118306]=20
[   42.127114] # [RUN]	Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)=
=2E..
[   42.127115]=20
[   42.137067] # [OK]	No such clock.
[   42.137068]=20
[   42.144139] # [RUN]	Testing clock_gettime for clock CLOCK_TAI (11)...
[   42.144140]=20
[   42.154467] # 	1592703243.509768408 1592703243.509768752 1592703243.5097=
68910
[   42.154468]=20
[   42.165356] # [RUN]	Testing clock_gettime for clock invalid (-1)...
[   42.165357]=20
[   42.174760] # [OK]	No such clock.
[   42.174761]=20
[   42.181986] # [RUN]	Testing clock_gettime for clock invalid (-2147483648=
)...
[   42.181986]=20
[   42.192131] # [OK]	No such clock.
[   42.192132]=20
[   42.199320] # [RUN]	Testing clock_gettime for clock invalid (2147483647)=
=2E..
[   42.199321]=20
[   42.209373] # [OK]	No such clock.
[   42.209374]=20
[   42.216002] # [RUN]	Testing gettimeofday...
[   42.216003]=20
[   42.223929] # 	1592703243.509773 1592703243.509774 1592703243.509774
[   42.223930]=20
[   42.233909] # [OK]	timezones match: minuteswest=3D-480, dsttime=3D0
[   42.233910]=20
[   42.243039] # [RUN]	Testing getcpu...
[   42.243040]=20
[   42.250095] # [OK]	CPU 0: syscall: cpu 0, node 0
[   42.250096]=20
[   42.258077] # [OK]	CPU 1: syscall: cpu 1, node 0
[   42.258078]=20
[   42.266094] # [OK]	CPU 2: syscall: cpu 2, node 0
[   42.266095]=20
[   42.274057] # [OK]	CPU 3: syscall: cpu 3, node 0
[   42.274057]=20
[   42.282019] # [OK]	CPU 4: syscall: cpu 4, node 0
[   42.282020]=20
[   42.289932] # [OK]	CPU 5: syscall: cpu 5, node 0
[   42.289932]=20
[   42.297824] # [OK]	CPU 6: syscall: cpu 6, node 0
[   42.297825]=20
[   42.305759] # [OK]	CPU 7: syscall: cpu 7, node 0
[   42.305760]=20
[   42.313642] ok 10 selftests: x86: test_vdso_32
[   42.313643]=20
[   42.321240] # selftests: x86: test_vsyscall_32
[   42.321241]=20
[   42.328934] # [NOTE]	failed to find getcpu in vDSO
[   42.328935]=20
[   42.336830] # [RUN]	test gettimeofday()
[   42.336831]=20
[   42.343954] # 	vDSO time offsets: 0.000004 0.000000
[   42.343955]=20
[   42.352209] # [OK]	vDSO gettimeofday()'s timeval was okay
[   42.352210]=20
[   42.360505] # [RUN]	test time()
[   42.360506]=20
[   42.366758] # [OK]	vDSO time() is okay
[   42.366759]=20
[   42.373449] # [RUN]	getcpu() on CPU 0
[   42.373449]=20
[   42.380076] # [RUN]	getcpu() on CPU 1
[   42.380077]=20
[   42.386908] ok 11 selftests: x86: test_vsyscall_32
[   42.386909]=20
[   42.394805] # selftests: x86: mov_ss_trap_32
[   42.394806]=20
[   42.402091] # 	SS =3D 0x2b, &SS =3D 0x0x804d11c
[   42.402092]=20
[   42.409237] # 	PR_SET_PTRACER_ANY succeeded
[   42.409238]=20
[   42.416352] # 	Set up a watchpoint
[   42.416353]=20
[   42.422956] # 	DR0 =3D 804d11c, DR1 =3D 8048863, DR7 =3D 7000a
[   42.422957]=20
[   42.431318] # 	SS =3D 0x2b, &SS =3D 0x0x804d11c
[   42.431319]=20
[   42.438577] # 	PR_SET_PTRACER_ANY succeeded
[   42.438581]=20
[   42.445515] # 	Set up a watchpoint
[   42.445516]=20
[   42.452290] # [RUN]	Read from watched memory (should get SIGTRAP)
[   42.452291]=20
[   42.461755] # 	Got SIGTRAP with RIP=3D80486ed, EFLAGS.RF=3D0
[   42.461756]=20
[   42.469932] # [RUN]	MOV SS; INT3
[   42.469932]=20
[   42.476339] # 	Got SIGTRAP with RIP=3D80486fe, EFLAGS.RF=3D0
[   42.476340]=20
[   42.484536] # [RUN]	MOV SS; INT 3
[   42.484537]=20
[   42.491024] # 	Got SIGTRAP with RIP=3D8048710, EFLAGS.RF=3D0
[   42.491025]=20
[   42.499199] # [RUN]	MOV SS; CS CS INT3
[   42.499200]=20
[   42.506119] # 	Got SIGTRAP with RIP=3D8048723, EFLAGS.RF=3D0
[   42.506120]=20
[   42.514288] # [RUN]	MOV SS; CSx14 INT3
[   42.514288]=20
[   42.521206] # 	Got SIGTRAP with RIP=3D8048742, EFLAGS.RF=3D0
[   42.521206]=20
[   42.529263] # [RUN]	MOV SS; INT 4
[   42.529264]=20
[   42.535454] # 	Got SIGSEGV with RIP=3D804876c
[   42.535455]=20
[   42.542393] # [RUN]	MOV SS; INTO
[   42.542394]=20
[   42.548846] # 	Got SIGTRAP with RIP=3D804879c, EFLAGS.RF=3D0
[   42.548847]=20
[   42.556897] # [RUN]	MOV SS; ICEBP
[   42.556898]=20
[   42.563397] # 	Got SIGTRAP with RIP=3D8048b11, EFLAGS.RF=3D0
[   42.563398]=20
[   42.571412] # [RUN]	MOV SS; CLI
[   42.571413]=20
[   42.577496] # 	Got SIGSEGV with RIP=3D8048ad6
[   42.577496]=20
[   42.584426] # [RUN]	MOV SS; #PF
[   42.584426]=20
[   42.590473] # 	Got SIGSEGV with RIP=3D8048a98
[   42.590474]=20
[   42.597364] # [RUN]	MOV SS; INT 1
[   42.597364]=20
[   42.603636] # 	Got SIGSEGV with RIP=3D8048843
[   42.603637]=20
[   42.610772] # [RUN]	MOV SS; breakpointed NOP
[   42.610773]=20
[   42.618224] # 	Got SIGTRAP with RIP=3D8048864, EFLAGS.RF=3D0
[   42.618225]=20
[   42.626333] # [RUN]	MOV SS; SYSENTER
[   42.626333]=20
[   42.632868] # 	Got SIGSEGV with RIP=3Df7f3c569
[   42.632869]=20
[   42.639972] # [RUN]	MOV SS; INT $0x80
[   42.639973]=20
[   42.646356] # [OK]	I aten't dead
[   42.646357]=20
[   42.652634] ok 12 selftests: x86: mov_ss_trap_32
[   42.652635]=20
[   42.660274] # selftests: x86: syscall_arg_fault_32
[   42.660275]=20
[   42.668134] # [RUN]	SYSENTER with invalid state
[   42.668135]=20
[   42.675269] # [OK]	Seems okay
[   42.675270]=20
[   42.681163] # [RUN]	SYSCALL with invalid state
[   42.681164]=20
[   42.688448] # [SKIP]	Illegal instruction
[   42.688448]=20
[   42.695468] # [RUN]	SYSENTER with TF and invalid state
[   42.695469]=20
[   42.703472] # [OK]	Seems okay
[   42.703473]=20
[   42.709892] # [RUN]	SYSCALL with TF and invalid state
[   42.709893]=20
[   42.717995] # [SKIP]	Illegal instruction
[   42.717996]=20
[   42.725064] ok 13 selftests: x86: syscall_arg_fault_32
[   42.725065]=20
[   42.733242] # selftests: x86: entry_from_vm86_32
[   42.733243]=20
[   42.740684] # [RUN]	#BR from vm86 mode
[   42.740685]=20
[   42.747311] # [SKIP]	vm86 not supported
[   42.747312]=20
[   42.754016] # [RUN]	SYSENTER from vm86 mode
[   42.754017]=20
[   42.761068] # [SKIP]	vm86 not supported
[   42.761069]=20
[   42.767856] # [RUN]	SYSCALL from vm86 mode
[   42.767857]=20
[   42.774838] # [SKIP]	vm86 not supported
[   42.774839]=20
[   42.781712] # [RUN]	STI with VIP set from vm86 mode
[   42.781713]=20
[   42.789395] # [SKIP]	vm86 not supported
[   42.789395]=20
[   42.796487] # [RUN]	POPF with VIP set and IF clear from vm86 mode
[   42.796488]=20
[   42.805523] # [SKIP]	vm86 not supported
[   42.805524]=20
[   42.812607] # [RUN]	POPF with VIP and IF set from vm86 mode
[   42.812608]=20
[   42.821002] # [SKIP]	vm86 not supported
[   42.821003]=20
[   42.828212] # [RUN]	POPF with VIP clear and IF set from vm86 mode
[   42.828212]=20
[   42.837227] # [SKIP]	vm86 not supported
[   42.837228]=20
[   42.843962] # [RUN]	INT3 from vm86 mode
[   42.843963]=20
[   42.850615] # [SKIP]	vm86 not supported
[   42.850630]=20
[   42.857417] # [RUN]	int80 from vm86 mode
[   42.857418]=20
[   42.864298] # [SKIP]	vm86 not supported
[   42.864299]=20
[   42.871140] # [RUN]	UMIP tests from vm86 mode
[   42.871141]=20
[   42.878337] # [SKIP]	vm86 not supported
[   42.878338]=20
[   42.885176] # [INFO]	Result from SMSW:[0x0000]
[   42.885177]=20
[   42.893107] # [INFO]	Result from SIDT: limit[0x0000]base[0x00000000]
[   42.893108]=20
[   42.902943] # [INFO]	Result from SGDT: limit[0x0000]base[0x00000000]
[   42.902944]=20
[   42.912533] # [PASS]	All the results from SMSW are identical.
[   42.912534]=20
[   42.921535] # [PASS]	All the results from SGDT are identical.
[   42.921535]=20
[   42.930739] # [PASS]	All the results from SIDT are identical.
[   42.930740]=20
[   42.939648] # [RUN]	STR instruction from vm86 mode
[   42.939649]=20
[   42.947358] # [SKIP]	vm86 not supported
[   42.947358]=20
[   42.954402] # [RUN]	SLDT instruction from vm86 mode
[   42.954403]=20
[   42.962208] # [SKIP]	vm86 not supported
[   42.962209]=20
[   42.969250] # [RUN]	Execute null pointer from vm86 mode
[   42.969251]=20
[   42.977508] # [SKIP]	vm86 not supported
[   42.977509]=20
[   42.984345] # [RUN]	#BR from vm86 mode
[   42.984346]=20
[   42.991058] # [SKIP]	vm86 not supported
[   42.991059]=20
[   42.997901] # [RUN]	SYSENTER from vm86 mode
[   42.997902]=20
[   43.005026] # [SKIP]	vm86 not supported
[   43.005027]=20
[   43.011881] # [RUN]	SYSCALL from vm86 mode
[   43.011882]=20
[   43.018915] # [SKIP]	vm86 not supported
[   43.018916]=20
[   43.025932] # [RUN]	STI with VIP set from vm86 mode
[   43.025933]=20
[   43.033725] # [SKIP]	vm86 not supported
[   43.033726]=20
[   43.041066] # [RUN]	POPF with VIP set and IF clear from vm86 mode
[   43.041067]=20
[   43.050086] # [SKIP]	vm86 not supported
[   43.050087]=20
[   43.057216] # [RUN]	POPF with VIP and IF set from vm86 mode
[   43.057217]=20
[   43.065713] # [SKIP]	vm86 not supported
[   43.065714]=20
[   43.073122] # [RUN]	POPF with VIP clear and IF set from vm86 mode
[   43.073123]=20
[   43.082115] # [SKIP]	vm86 not supported
[   43.082116]=20
[   43.088970] # [RUN]	INT3 from vm86 mode
[   43.088970]=20
[   43.095797] # [SKIP]	vm86 not supported
[   43.095798]=20
[   43.102702] # [RUN]	int80 from vm86 mode
[   43.102703]=20
[   43.109632] # [SKIP]	vm86 not supported
[   43.109633]=20
[   43.116688] # [RUN]	UMIP tests from vm86 mode
[   43.116689]=20
[   43.124019] # [SKIP]	vm86 not supported
[   43.124020]=20
[   43.130938] # [INFO]	Result from SMSW:[0x0000]
[   43.130939]=20
[   43.138975] # [INFO]	Result from SIDT: limit[0x0000]base[0x00000000]
[   43.138975]=20
[   43.148903] # [INFO]	Result from SGDT: limit[0x0000]base[0x00000000]
[   43.148904]=20
[   43.158555] # [PASS]	All the results from SMSW are identical.
[   43.158556]=20
[   43.167675] # [PASS]	All the results from SGDT are identical.
[   43.167676]=20
[   43.176823] # [PASS]	All the results from SIDT are identical.
[   43.176823]=20
[   43.185715] # [RUN]	STR instruction from vm86 mode
[   43.185716]=20
[   43.193633] # [SKIP]	vm86 not supported
[   43.193634]=20
[   43.200804] # [RUN]	SLDT instruction from vm86 mode
[   43.200805]=20
[   43.208562] # [SKIP]	vm86 not supported
[   43.208563]=20
[   43.215690] # [RUN]	Execute null pointer from vm86 mode
[   43.215691]=20
[   43.223818] # [SKIP]	vm86 not supported
[   43.223819]=20
[   43.230868] ok 14 selftests: x86: entry_from_vm86_32
[   43.230869]=20
[   43.238985] # selftests: x86: test_syscall_vdso_32
[   43.238986]=20
[   43.247171] # [RUN]	Executing 6-argument 32-bit syscall via VDSO
[   43.247172]=20
[   43.256904] # [WARN]	Flags before=3D0000000000200ed7 id 0 00 o d i s z 0=
 a 0 p 1 c
[   43.256905]=20
[   43.267965] # [WARN]	Flags  after=3D0000000000200682 id 0 00 d i s 0 0 1=
=20
[   43.267965]=20
[   43.278267] # [WARN]	Flags change=3D0000000000000855 0 00 o z 0 a 0 p 0 c
[   43.278267]=20
[   43.288244] # [OK]	Arguments are preserved across syscall
[   43.288245]=20
[   43.297666] # [NOTE]	R11 has changed:0000000000200682 - assuming clobber=
ed by SYSRET insn
[   43.297667]=20
[   43.309074] # [OK]	R8..R15 did not leak kernel data
[   43.309075]=20
[   43.317469] # [RUN]	Executing 6-argument 32-bit syscall via INT 80
[   43.317469]=20
[   43.327080] # [OK]	Arguments are preserved across syscall
[   43.327081]=20
[   43.335937] # [OK]	R8..R15 did not leak kernel data
[   43.335938]=20
[   43.344289] # [RUN]	Executing 6-argument 32-bit syscall via VDSO
[   43.344290]=20
[   43.354311] # [WARN]	Flags before=3D0000000000200ed7 id 0 00 o d i s z 0=
 a 0 p 1 c
[   43.354312]=20
[   43.365357] # [WARN]	Flags  after=3D0000000000200686 id 0 00 d i s 0 0 p=
 1=20
[   43.365358]=20
[   43.375889] # [WARN]	Flags change=3D0000000000000851 0 00 o z 0 a 0 0 c
[   43.375890]=20
[   43.385890] # [OK]	Arguments are preserved across syscall
[   43.385891]=20
[   43.395584] # [NOTE]	R11 has changed:0000000000200686 - assuming clobber=
ed by SYSRET insn
[   43.395585]=20
[   43.407128] # [OK]	R8..R15 did not leak kernel data
[   43.407129]=20
[   43.415748] # [RUN]	Executing 6-argument 32-bit syscall via INT 80
[   43.415748]=20
[   43.425410] # [OK]	Arguments are preserved across syscall
[   43.425411]=20
[   43.434249] # [OK]	R8..R15 did not leak kernel data
[   43.434250]=20
[   43.442525] # [RUN]	Running tests under ptrace
[   43.442526]=20
[   43.450410] ok 15 selftests: x86: test_syscall_vdso_32
[   43.450411]=20
[   43.458744] # selftests: x86: unwind_vdso_32
[   43.458745]=20
[   43.466081] # 	AT_SYSINFO is 0xf7eed560
[   43.466082]=20
[   43.473727] # [OK]	AT_SYSINFO maps to linux-gate.so.1, loaded at 0x0xf7e=
ed000
[   43.473728]=20
[   43.484309] # [RUN]	Set TF and check a fast syscall
[   43.484310]=20
[   43.492941] # 	In vsyscall at 0xf7eed560, returning to 0xf7ca5737
[   43.492942]=20
[   43.502107] # 	SIGTRAP at 0xf7eed560
[   43.502108]=20
[   43.508593] # 	  0xf7eed560
[   43.508608]=20
[   43.514511] # 	  0xf7ca5737
[   43.514512]=20
[   43.520750] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.520751]=20
[   43.528980] # 	SIGTRAP at 0xf7eed561
[   43.528981]=20
[   43.535511] # 	  0xf7eed561
[   43.535512]=20
[   43.541263] # 	  0xf7ca5737
[   43.541264]=20
[   43.547357] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.547358]=20
[   43.555422] # 	SIGTRAP at 0xf7eed562
[   43.555423]=20
[   43.561834] # 	  0xf7eed562
[   43.561835]=20
[   43.567475] # 	  0xf7ca5737
[   43.567476]=20
[   43.573492] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.573493]=20
[   43.581530] # 	SIGTRAP at 0xf7eed563
[   43.581530]=20
[   43.587844] # 	  0xf7eed563
[   43.587845]=20
[   43.593413] # 	  0xf7ca5737
[   43.593414]=20
[   43.599305] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.599305]=20
[   43.607255] # 	SIGTRAP at 0xf7eed565
[   43.607255]=20
[   43.613499] # 	  0xf7eed565
[   43.613500]=20
[   43.618954] # 	  0xf7ca5737
[   43.618955]=20
[   43.624926] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.624927]=20
[   43.632806] # 	SIGTRAP at 0xf7eed56a
[   43.632807]=20
[   43.639012] # 	  0xf7eed56a
[   43.639013]=20
[   43.644351] # 	  0xf7ca5737
[   43.644352]=20
[   43.650214] # [OK]	  NR =3D 1685, args =3D 1, 2, 3, 4, 5, 6
[   43.650215]=20
[   43.658125] # 	SIGTRAP at 0xf7eed56b
[   43.658126]=20
[   43.664182] # 	  0xf7eed56b
[   43.664183]=20
[   43.669513] # 	  0xf7ca5737
[   43.669514]=20
[   43.675336] # [OK]	  NR =3D 1685, args =3D 1, 2, 3, 4, 5, 6
[   43.675337]=20
[   43.683285] # 	SIGTRAP at 0xf7eed56c
[   43.683286]=20
[   43.689351] # 	  0xf7eed56c
[   43.689352]=20
[   43.694585] # 	  0xf7ca5737
[   43.694587]=20
[   43.700375] # [OK]	  NR =3D 1685, args =3D 1, 2, 3, 4, 5, 6
[   43.700376]=20
[   43.708171] # 	Vsyscall is done
[   43.708172]=20
[   43.713915] # [OK]	All is well
[   43.713916]=20
[   43.719854] ok 16 selftests: x86: unwind_vdso_32
[   43.719855]=20
[   43.727315] # selftests: x86: test_FCMOV_32
[   43.727316]=20
[   43.734383] # [RUN]	Testing fcmovCC instructions
[   43.734384]=20
[   43.741403] # [OK]	fcmovCC
[   43.741404]=20
[   43.746941] ok 17 selftests: x86: test_FCMOV_32
[   43.746942]=20
[   43.754267] # selftests: x86: test_FCOMI_32
[   43.754268]=20
[   43.761414] # [RUN]	Testing f[u]comi[p] instructions
[   43.761415]=20
[   43.768998] # [OK]	f[u]comi[p]
[   43.768998]=20
[   43.774918] ok 18 selftests: x86: test_FCOMI_32
[   43.774918]=20
[   43.782327] # selftests: x86: test_FISTTP_32
[   43.782328]=20
[   43.789480] # [RUN]	Testing fisttp instructions
[   43.789481]=20
[   43.796469] # [OK]	fisttp
[   43.796470]=20
[   43.802045] ok 19 selftests: x86: test_FISTTP_32
[   43.802046]=20
[   43.809567] # selftests: x86: vdso_restorer_32
[   43.809568]=20
[   43.817219] # [RUN]	Raise a signal, SA_SIGINFO, sa.restorer =3D=3D NULL
[   43.817219]=20
[   43.826637] # [OK]	SA_SIGINFO handler returned successfully
[   43.826638]=20
[   43.835520] # [RUN]	Raise a signal, !SA_SIGINFO, sa.restorer =3D=3D NULL
[   43.835521]=20
[   43.845037] # [OK]	!SA_SIGINFO handler returned successfully
[   43.845038]=20
[   43.853799] ok 20 selftests: x86: vdso_restorer_32
[   43.853799]=20
[   43.861543] # selftests: x86: ldt_gdt_32
[   43.861543]=20
[   43.869016] # [NOTE]	set_thread_area is available; will use GDT index 13
[   43.869017]=20
[   43.879134] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
[   43.879135]=20
[   43.888999] # [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
[   43.889000]=20
[   43.898368] # [OK]	LDT entry 1 is invalid
[   43.898369]=20
[   43.905932] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   43.905933]=20
[   43.915369] # [OK]	LDT entry 1 is invalid
[   43.915370]=20
[   43.922877] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   43.922878]=20
[   43.932835] # [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
[   43.932836]=20
[   43.942830] # [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
[   43.942831]=20
[   43.952868] # [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
[   43.952869]=20
[   43.962928] # [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
[   43.962930]=20
[   43.973027] # [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
[   43.973028]=20
[   43.983173] # [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
[   43.983174]=20
[   43.993341] # [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
[   43.993342]=20
[   44.003338] # [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
[   44.003339]=20
[   44.013398] # [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
[   44.013399]=20
[   44.023525] # [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
[   44.023526]=20
[   44.033634] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   44.033635]=20
[   44.043104] # [RUN]	Test fork
[   44.043105]=20
[   44.049918] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   44.049918]=20
[   44.059565] # [OK]	LDT entry 1 is invalid
[   44.059566]=20
[   44.066909] # [OK]	LDT entry 0 is invalid
[   44.066910]=20
[   44.074706] # [NOTE]	set_thread_area is available; will use GDT index 13
[   44.074707]=20
[   44.085220] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
[   44.085220]=20
[   44.095402] # [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
[   44.095403]=20
[   44.105094] # [OK]	LDT entry 1 is invalid
[   44.105095]=20
[   44.112988] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   44.112988]=20
[   44.122842] # [OK]	LDT entry 1 is invalid
[   44.122843]=20
[   44.130586] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   44.130587]=20
[   44.140859] # [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
[   44.140860]=20
[   44.151160] # [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
[   44.151161]=20
[   44.161405] # [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
[   44.161406]=20
[   44.171622] # [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
[   44.171623]=20
[   44.181954] # [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
[   44.181955]=20
[   44.192238] # [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
[   44.192239]=20
[   44.202461] # [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
[   44.202462]=20
[   44.212713] # [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
[   44.212714]=20
[   44.223065] # [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
[   44.223066]=20
[   44.233382] # [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
[   44.233383]=20
[   44.243590] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   44.243591]=20
[   44.253175] # [RUN]	Test fork
[   44.253176]=20
[   44.259466] # [OK]	Child succeeded
[   44.259467]=20
[   44.265948] # [RUN]	Test size
[   44.265949]=20
[   44.272023] # [DONE]	Size test
[   44.272024]=20
[   44.278394] # [OK]	modify_ldt failure 22
[   44.278395]=20
[   44.286167] # [OK]	LDT entry 0 has AR 0x0000F300 and limit 0x00000000
[   44.286168]=20
[   44.296335] # [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
[   44.296336]=20
[   44.306540] # [OK]	LDT entry 0 has AR 0x0000F100 and limit 0x00000000
[   44.306541]=20
[   44.316738] # [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
[   44.316739]=20
[   44.326984] # [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000001
[   44.326985]=20
[   44.337241] # [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000000
[   44.337242]=20
[   44.346944] # [OK]	LDT entry 0 is invalid
[   44.346945]=20
[   44.354688] # [OK]	LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF
[   44.354689]=20
[   44.365073] # [OK]	GDT entry 13 has AR 0x0040F300 and limit 0x000FFFFF
[   44.365074]=20
[   44.375449] # [OK]	LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF
[   44.375450]=20
[   44.385677] # [OK]	GDT entry 13 has AR 0x00C0F300 and limit 0xFFFFFFFF
[   44.385678]=20
[   44.395980] # [OK]	LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF
[   44.395981]=20
[   44.406314] # [OK]	GDT entry 13 has AR 0x00C0F100 and limit 0xFFFFFFFF
[   44.406315]=20
[   44.416621] # [OK]	LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF
[   44.416622]=20
[   44.426892] # [OK]	GDT entry 13 has AR 0x00C0F700 and limit 0xFFFFFFFF
[   44.426892]=20
[   44.437278] # [OK]	LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF
[   44.437279]=20
[   44.447483] # [OK]	GDT entry 13 has AR 0x00C0F500 and limit 0xFFFFFFFF
[   44.447484]=20
[   44.457298] # [OK]	LDT entry 0 is invalid
[   44.457299]=20
[   44.464771] # [RUN]	Cross-CPU LDT invalidation
[   44.464772]=20
[   44.472781] # [OK]	All 5 iterations succeeded
[   44.472782]=20
[   44.480179] # [RUN]	Test exec
[   44.480180]=20
[   44.486912] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A
[   44.486913]=20
[   44.496433] # [OK]	Child succeeded
[   44.496434]=20
[   44.503469] # [OK]	Invalidate DS with set_thread_area: new DS =3D 0x0
[   44.503470]=20
[   44.513417] # [OK]	Invalidate ES with set_thread_area: new ES =3D 0x0
[   44.513418]=20
[   44.523353] # [OK]	Invalidate FS with set_thread_area: new FS =3D 0x0
[   44.523354]=20
[   44.533303] # [OK]	Invalidate GS with set_thread_area: new GS =3D 0x0
[   44.533304]=20
[   44.542913] ok 21 selftests: x86: ldt_gdt_32
[   44.542914]=20
[   44.550531] # selftests: x86: ptrace_syscall_32
[   44.550531]=20
[   44.558360] # [RUN]	Check int80 return regs
[   44.558360]=20
[   44.565902] # [OK]	getpid() preserves regs
[   44.565903]=20
[   44.573446] # [OK]	kill(getpid(), SIGUSR1) preserves regs
[   44.573446]=20
[   44.582179] # [RUN]	Check AT_SYSINFO return regs
[   44.582180]=20
[   44.590031] # [OK]	getpid() preserves regs
[   44.590032]=20
[   44.597724] # [OK]	kill(getpid(), SIGUSR1) preserves regs
[   44.597725]=20
[   44.606540] # [RUN]	ptrace-induced syscall restart
[   44.606541]=20
[   44.614312] # [RUN]	SYSEMU
[   44.614312]=20
[   44.620290] # [OK]	Initial nr and args are correct
[   44.620291]=20
[   44.628518] # [RUN]	Restart the syscall (ip =3D 0xf7f11569)
[   44.628519]=20
[   44.637222] # [OK]	Restarted nr and args are correct
[   44.637223]=20
[   44.646179] # [RUN]	Change nr and args and restart the syscall (ip =3D 0=
xf7f11569)
[   44.646180]=20
[   44.657035] # [OK]	Replacement nr and args are correct
[   44.657036]=20
[   44.665303] # [OK]	Child exited cleanly
[   44.665304]=20
[   44.672488] # [RUN]	kernel syscall restart under ptrace
[   44.672489]=20
[   44.680512] # [RUN]	SYSCALL
[   44.680513]=20
[   44.686567] # [OK]	Initial nr and args are correct
[   44.686568]=20
[   44.694253] # [RUN]	SYSCALL
[   44.694254]=20
[   44.700452] # [OK]	Args after SIGUSR1 are correct (ax =3D -514)
[   44.700453]=20
[   44.709113] # [OK]	Child got SIGUSR1
[   44.709114]=20
[   44.715501] # [RUN]	Step again
[   44.715502]=20
[   44.721732] # [OK]	pause(2) restarted correctly
[   44.721733]=20
[   44.729409] ok 22 selftests: x86: ptrace_syscall_32
[   44.729410]=20
[   44.737534] # selftests: x86: single_step_syscall_64
[   44.737535]=20
[   44.745548] # [RUN]	Set TF and check nop
[   44.745549]=20
[   44.752792] # [OK]	Survived with TF set and 9 traps
[   44.752793]=20
[   44.761313] # [RUN]	Set TF and check syscall-less opportunistic sysret
[   44.761314]=20
[   44.771066] # [OK]	Survived with TF set and 12 traps
[   44.771067]=20
[   44.779089] # [RUN]	Set TF and check int80
[   44.779090]=20
[   44.786376] # [OK]	Survived with TF set and 9 traps
[   44.786377]=20
[   44.794447] # [RUN]	Set TF and check a fast syscall
[   44.794448]=20
[   44.802548] # [OK]	Survived with TF set and 22 traps
[   44.802549]=20
[   44.810750] # [RUN]	Fast syscall with TF cleared
[   44.810750]=20
[   44.818477] # [OK]	Nothing unexpected happened
[   44.818478]=20
[   44.825994] # [RUN]	Set TF and check SYSENTER
[   44.825995]=20
[   44.833558] # 	Got SIGSEGV with RIP=3Dfb0dc569, TF=3D256
[   44.833559]=20
[   44.841736] # [RUN]	Fast syscall with TF cleared
[   44.841736]=20
[   44.849470] # [OK]	Nothing unexpected happened
[   44.849471]=20
[   44.857168] ok 23 selftests: x86: single_step_syscall_64
[   44.857169]=20
[   44.865625] # selftests: x86: sysret_ss_attrs_64
[   44.865626]=20
[   44.873484] # [RUN]	Syscalls followed by SS validation
[   44.873484]=20
[   44.881448] # [OK]	We survived
[   44.881449]=20
[   44.887773] ok 24 selftests: x86: sysret_ss_attrs_64
[   44.887774]=20
[   44.895746] # selftests: x86: syscall_nt_64
[   44.895747]=20
[   44.902997] # [RUN]	Set NT and issue a syscall
[   44.902997]=20
[   44.910808] # [OK]	The syscall worked and flags are still set
[   44.910809]=20
[   44.919722] # [RUN]	Set NT|TF and issue a syscall
[   44.919725]=20
[   44.927842] # [OK]	The syscall worked and flags are still set
[   44.927844]=20
[   44.936823] ok 25 selftests: x86: syscall_nt_64
[   44.936824]=20
[   44.944503] # selftests: x86: test_mremap_vdso_64
[   44.944504]=20
[   44.952335] # 	AT_SYSINFO_EHDR is 0x7ffd41fec000
[   44.952336]=20
[   44.961007] # [NOTE]	Moving vDSO: [0x7ffd41fec000, 0x7ffd41fed000] -> [0=
x7f1297c20000, 0x7f1297c21000]
[   44.961008]=20
[   44.973804] # [NOTE]	vDSO partial move failed, will try with bigger size
[   44.973805]=20
[   44.984813] # [NOTE]	Moving vDSO: [0x7ffd41fec000, 0x7ffd41fee000] -> [0=
x7f1297bf7000, 0x7f1297bf9000]
[   44.984814]=20
[   44.996802] # [OK]
[   44.996803]=20
[   45.002143] ok 26 selftests: x86: test_mremap_vdso_64
[   45.002144]=20
[   45.010565] # selftests: x86: check_initial_reg_state_64
[   45.010565]=20
[   45.018957] # [OK]	All GPRs except SP are 0
[   45.018957]=20
[   45.026201] # [OK]	FLAGS is 0x202
[   45.026203]=20
[   45.033085] ok 27 selftests: x86: check_initial_reg_state_64
[   45.033086]=20
[   45.041837] # selftests: x86: sigreturn_64
[   45.041838]=20
[   45.049271] # [OK]	set_thread_area refused 16-bit data
[   45.049272]=20
[   45.057807] # [OK]	set_thread_area refused 16-bit data
[   45.057808]=20
[   45.066586] # [RUN]	Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT)
[   45.066587]=20
[   45.076276] # [OK]	all registers okay
[   45.076277]=20
[   45.083508] # [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
[   45.083509]=20
[   45.093452] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.093453]=20
[   45.101499] # [OK]	all registers okay
[   45.101500]=20
[   45.108929] # [RUN]	Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT)
[   45.108930]=20
[   45.118982] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.118983]=20
[   45.127046] # [OK]	all registers okay
[   45.127047]=20
[   45.134243] # [RUN]	Valid sigreturn: 64-bit CS (33), 16-bit SS (3f)
[   45.134244]=20
[   45.143567] # [OK]	all registers okay
[   45.143568]=20
[   45.150889] # [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
[   45.150890]=20
[   45.160436] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.160437]=20
[   45.168572] # [OK]	all registers okay
[   45.168573]=20
[   45.176028] # [RUN]	Valid sigreturn: 16-bit CS (37), 16-bit SS (3f)
[   45.176029]=20
[   45.185727] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.185727]=20
[   45.193856] # [OK]	all registers okay
[   45.193857]=20
[   45.201251] # [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
[   45.201252]=20
[   45.211257] # 	Corrupting SS on return to 64-bit mode
[   45.211258]=20
[   45.219691] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.219692]=20
[   45.227801] # [OK]	all registers okay
[   45.227802]=20
[   45.235135] # [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
[   45.235136]=20
[   45.244774] # 	Corrupting SS on return to 64-bit mode
[   45.244775]=20
[   45.253132] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.253133]=20
[   45.261206] # [OK]	all registers okay
[   45.261207]=20
[   45.268122] # [RUN]	64-bit CS (33), bogus SS (47)
[   45.268123]=20
[   45.276160] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   45.276161]=20
[   45.284766] # [RUN]	32-bit CS (23), bogus SS (47)
[   45.284767]=20
[   45.292923] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   45.292923]=20
[   45.301565] # [RUN]	16-bit CS (37), bogus SS (47)
[   45.301566]=20
[   45.309851] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   45.309852]=20
[   45.318451] # [RUN]	64-bit CS (33), bogus SS (33)
[   45.318452]=20
[   45.326769] # [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
[   45.326770]=20
[   45.336619] # [RUN]	32-bit CS (23), bogus SS (33)
[   45.336620]=20
[   45.344966] # [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
[   45.344967]=20
[   45.354961] # [RUN]	16-bit CS (37), bogus SS (33)
[   45.354962]=20
[   45.363301] # [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
[   45.363302]=20
[   45.373181] # [RUN]	32-bit CS (4f), bogus SS (2b)
[   45.373182]=20
[   45.381367] # [OK]	Got #NP(0x4c) (i.e. LDT index 9, Bus error)
[   45.381368]=20
[   45.390480] # [RUN]	32-bit CS (23), bogus SS (57)
[   45.390481]=20
[   45.398610] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   45.398611]=20
[   45.407470] # [RUN]	Clear UC_STRICT_RESTORE_SS and corrupt SS
[   45.407471]=20
[   45.416224] # [OK]	It worked
[   45.416225]=20
[   45.422472] ok 28 selftests: x86: sigreturn_64
[   45.422473]=20
[   45.430071] # selftests: x86: iopl_64
[   45.430072]=20
[   45.436614] # [OK]	CLI faulted
[   45.436615]=20
[   45.442638] # [OK]	STI faulted
[   45.442639]=20
[   45.448698] # [OK]	outb to 0x80 worked
[   45.448699]=20
[   45.455494] # [OK]	outb to 0x80 worked
[   45.455495]=20
[   45.462293] # [OK]	outb to 0xed failed
[   45.462294]=20
[   45.468983] # 	child: set IOPL to 3
[   45.468985]=20
[   45.475522] # [RUN]	child: write to 0x80
[   45.475523]=20
[   45.482275] # [OK]	CLI faulted
[   45.482275]=20
[   45.488249] # [OK]	STI faulted
[   45.488250]=20
[   45.494381] # [OK]	outb to 0x80 worked
[   45.494382]=20
[   45.501061] # [OK]	outb to 0x80 worked
[   45.501062]=20
[   45.507733] # [OK]	outb to 0xed failed
[   45.507734]=20
[   45.514413] # [OK]	Child succeeded
[   45.514414]=20
[   45.521029] # [RUN]	parent: write to 0x80 (should fail)
[   45.521030]=20
[   45.529191] # [OK]	outb to 0x80 failed
[   45.529192]=20
[   45.535701] # [OK]	CLI faulted
[   45.535702]=20
[   45.541462] # [OK]	STI faulted
[   45.541462]=20
[   45.547180] # 	iopl(3)
[   45.547181]=20
[   45.552300] # 	Drop privileges
[   45.552301]=20
[   45.558785] # [RUN]	iopl(3) unprivileged but with IOPL=3D=3D3
[   45.558786]=20
[   45.567189] # [RUN]	iopl(0) unprivileged
[   45.567190]=20
[   45.574073] # [RUN]	iopl(3) unprivileged
[   45.574074]=20
[   45.580771] # [OK]	Failed as expected
[   45.580772]=20
[   45.587241] ok 29 selftests: x86: iopl_64
[   45.587242]=20
[   45.594013] # selftests: x86: ioperm_64
[   45.594014]=20
[   45.600550] # [OK]	outb to 0x80 failed
[   45.600550]=20
[   45.607029] # [OK]	outb to 0xed failed
[   45.607030]=20
[   45.613371] # [RUN]	enable 0x80
[   45.613372]=20
[   45.619247] # [OK]	outb to 0x80 worked
[   45.619247]=20
[   45.625723] # [OK]	outb to 0xed failed
[   45.625723]=20
[   45.632106] # [RUN]	disable 0x80
[   45.632107]=20
[   45.638119] # [OK]	outb to 0x80 failed
[   45.638119]=20
[   45.644514] # [OK]	outb to 0xed failed
[   45.644515]=20
[   45.651381] # [RUN]	child: check that we inherited permissions
[   45.651382]=20
[   45.659925] # [OK]	outb to 0x80 worked
[   45.659925]=20
[   45.666538] # [OK]	outb to 0xed failed
[   45.666539]=20
[   45.673317] # [RUN]	child: Extend permissions to 0x81
[   45.673318]=20
[   45.681383] # [RUN]	child: Drop permissions to 0x80
[   45.681384]=20
[   45.689021] # [OK]	outb to 0x80 failed
[   45.689022]=20
[   45.695550] # [OK]	outb to 0x80 failed
[   45.695551]=20
[   45.702121] # [OK]	outb to 0xed failed
[   45.702122]=20
[   45.708518] # [RUN]	enable 0x80
[   45.708519]=20
[   45.714452] # [OK]	outb to 0x80 worked
[   45.714453]=20
[   45.720935] # [OK]	outb to 0xed failed
[   45.720936]=20
[   45.727428] # [RUN]	disable 0x80
[   45.727429]=20
[   45.733407] # [OK]	outb to 0x80 failed
[   45.733407]=20
[   45.739887] # [OK]	outb to 0xed failed
[   45.739888]=20
[   45.746344] # [OK]	Child succeeded
[   45.746345]=20
[   45.752833] # 	Verify that unsharing the bitmap worked
[   45.752834]=20
[   45.760711] # [OK]	outb to 0x80 worked
[   45.760712]=20
[   45.767127] # 	Drop privileges
[   45.767128]=20
[   45.772953] # [RUN]	disable 0x80
[   45.772954]=20
[   45.778767] # [OK]	it worked
[   45.778768]=20
[   45.784388] # [RUN]	enable 0x80 again
[   45.784388]=20
[   45.790546] # [OK]	it failed
[   45.790547]=20
[   45.796317] ok 30 selftests: x86: ioperm_64
[   45.796318]=20
[   45.803419] # selftests: x86: protection_keys_64
[   45.803420]=20
[   45.810445] # has pku: 0
[   45.810446]=20
[   45.816024] # running PKEY tests for unsupported CPU/OS
[   45.816024]=20
[   45.824259] ok 31 selftests: x86: protection_keys_64
[   45.824259]=20
[   45.832024] # selftests: x86: test_vdso_64
[   45.832025]=20
[   45.839491] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME (0)...
[   45.839492]=20
[   45.849782] # 	1592703243.874277468 1592703243.874279945 1592703243.8742=
80100
[   45.849783]=20
[   45.860335] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC (1).=
=2E.
[   45.860336]=20
[   45.870313] # 	38.057434990 38.057435414 38.057435549
[   45.870314]=20
[   45.879149] # [RUN]	Testing clock_gettime for clock CLOCK_PROCESS_CPUTIM=
E_ID (2)...
[   45.879150]=20
[   45.889880] # 	0.000511917 0.000512569 0.000513104
[   45.889881]=20
[   45.898672] # [RUN]	Testing clock_gettime for clock CLOCK_THREAD_CPUTIME=
_ID (3)...
[   45.898673]=20
[   45.909277] # 	0.000514396 0.000514928 0.000515432
[   45.909278]=20
[   45.917574] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_RAW =
(4)...
[   45.917575]=20
[   45.927887] # 	36.859901097 36.859901462 36.859901594
[   45.927888]=20
[   45.936517] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_COARS=
E (5)...
[   45.936518]=20
[   45.947464] # 	1592703243.873355977 1592703243.873355977 1592703243.8733=
55977
[   45.947464]=20
[   45.958345] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_COAR=
SE (6)...
[   45.958346]=20
[   45.969054] # 	38.056508962 38.056508962 38.056508962
[   45.969055]=20
[   45.977690] # [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME (7)...
[   45.977691]=20
[   45.987788] # 	38.057446213 38.057446568 38.057446697
[   45.987789]=20
[   45.996562] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_ALARM=
 (8)...
[   45.996563]=20
[   46.007557] # 	1592703243.874294924 1592703243.874295411 1592703243.8742=
95887
[   46.007558]=20
[   46.018534] # [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM=
 (9)...
[   46.018535]=20
[   46.029200] # 	38.057449863 38.057450360 38.057450848
[   46.029201]=20
[   46.037984] # [RUN]	Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)=
=2E..
[   46.037985]=20
[   46.047966] # [OK]	No such clock.
[   46.047967]=20
[   46.054984] # [RUN]	Testing clock_gettime for clock CLOCK_TAI (11)...
[   46.054985]=20
[   46.065235] # 	1592703243.874300587 1592703243.874300943 1592703243.8743=
01081
[   46.065236]=20
[   46.076148] # [RUN]	Testing clock_gettime for clock invalid (-1)...
[   46.076149]=20
[   46.085460] # [OK]	No such clock.
[   46.085461]=20
[   46.092623] # [RUN]	Testing clock_gettime for clock invalid (-2147483648=
)...
[   46.092624]=20
[   46.102862] # [OK]	No such clock.
[   46.102863]=20
[   46.110125] # [RUN]	Testing clock_gettime for clock invalid (2147483647)=
=2E..
[   46.110126]=20
[   46.120197] # [OK]	No such clock.
[   46.120197]=20
[   46.126827] # [RUN]	Testing gettimeofday...
[   46.126828]=20
[   46.134756] # 	1592703243.874305 1592703243.874305 1592703243.874305
[   46.134756]=20
[   46.144812] # [OK]	timezones match: minuteswest=3D-480, dsttime=3D0
[   46.144813]=20
[   46.153893] # [RUN]	Testing getcpu...
[   46.153894]=20
[   46.161872] # [OK]	CPU 0: syscall: cpu 0, node 0 vdso: cpu 0, node 0 vsy=
scall: cpu 0, node 0
[   46.161873]=20
[   46.174475] # [OK]	CPU 1: syscall: cpu 1, node 0 vdso: cpu 1, node 0 vsy=
scall: cpu 1, node 0
[   46.174475]=20
[   46.187063] # [OK]	CPU 2: syscall: cpu 2, node 0 vdso: cpu 2, node 0 vsy=
scall: cpu 2, node 0
[   46.187064]=20
[   46.199843] # [OK]	CPU 3: syscall: cpu 3, node 0 vdso: cpu 3, node 0 vsy=
scall: cpu 3, node 0
[   46.199843]=20
[   46.212498] # [OK]	CPU 4: syscall: cpu 4, node 0 vdso: cpu 4, node 0 vsy=
scall: cpu 4, node 0
[   46.212499]=20
[   46.225187] # [OK]	CPU 5: syscall: cpu 5, node 0 vdso: cpu 5, node 0 vsy=
scall: cpu 5, node 0
[   46.225187]=20
[   46.237883] # [OK]	CPU 6: syscall: cpu 6, node 0 vdso: cpu 6, node 0 vsy=
scall: cpu 6, node 0
[   46.237884]=20
[   46.250613] # [OK]	CPU 7: syscall: cpu 7, node 0 vdso: cpu 7, node 0 vsy=
scall: cpu 7, node 0
[   46.250614]=20
[   46.262507] ok 32 selftests: x86: test_vdso_64
[   46.262508]=20
[   46.270428] # selftests: x86: test_vsyscall_64
[   46.270429]=20
[   46.279535] # 	vsyscall map: ffffffffff600000-ffffffffff601000 r-xp 0000=
0000 00:00 0                  [vsyscall]
[   46.279536]=20
[   46.293070] # 	vsyscall permissions are r-x
[   46.293071]=20
[   46.300788] # [RUN]	test gettimeofday()
[   46.300789]=20
[   46.308198] # 	vDSO time offsets: 0.000002 0.000001
[   46.308199]=20
[   46.316649] # [OK]	vDSO gettimeofday()'s timeval was okay
[   46.316663]=20
[   46.325567] # 	vsyscall time offsets: 0.000003 0.000000
[   46.325568]=20
[   46.334419] # [OK]	vsyscall gettimeofday()'s timeval was okay
[   46.334420]=20
[   46.343388] # [RUN]	test time()
[   46.343389]=20
[   46.349802] # [OK]	vDSO time() is okay
[   46.349803]=20
[   46.357060] # [OK]	vsyscall time() is okay
[   46.357061]=20
[   46.364420] # [RUN]	getcpu() on CPU 0
[   46.364421]=20
[   46.371417] # [OK]	vDSO reported correct CPU
[   46.371418]=20
[   46.378968] # [OK]	vDSO reported correct node
[   46.378969]=20
[   46.386684] # [OK]	vsyscall reported correct CPU
[   46.386685]=20
[   46.394686] # [OK]	vsyscall reported correct node
[   46.394687]=20
[   46.402597] # [RUN]	getcpu() on CPU 1
[   46.402614]=20
[   46.409538] # [OK]	vDSO reported correct CPU
[   46.409539]=20
[   46.417108] # [OK]	vDSO reported correct node
[   46.417108]=20
[   46.424908] # [OK]	vsyscall reported correct CPU
[   46.424909]=20
[   46.433004] # [OK]	vsyscall reported correct node
[   46.433005]=20
[   46.441236] # [RUN]	Checking read access to the vsyscall page
[   46.441237]=20
[   46.450142] # [OK]	We have read access
[   46.450143]=20
[   46.457342] # [RUN]	process_vm_readv() from vsyscall page
[   46.457343]=20
[   46.466049] # [OK]	It worked and read correct data
[   46.466050]=20
[   46.474214] # [RUN]	checking that vsyscalls are emulated
[   46.474214]=20
[   46.483306] # [OK]	vsyscalls are emulated (1 instructions in vsyscall pa=
ge)
[   46.483306]=20
[   46.493591] ok 33 selftests: x86: test_vsyscall_64
[   46.493592]=20
[   46.501589] # selftests: x86: mov_ss_trap_64
[   46.501590]=20
[   46.508921] # 	SS =3D 0x2b, &SS =3D 0x0x604188
[   46.508922]=20
[   46.516078] # 	PR_SET_PTRACER_ANY succeeded
[   46.516079]=20
[   46.523126] # 	Set up a watchpoint
[   46.523127]=20
[   46.529804] # 	DR0 =3D 604188, DR1 =3D 400a13, DR7 =3D 7000a
[   46.529805]=20
[   46.537994] # 	SS =3D 0x2b, &SS =3D 0x0x604188
[   46.537995]=20
[   46.545131] # 	PR_SET_PTRACER_ANY succeeded
[   46.545132]=20
[   46.552207] # 	Set up a watchpoint
[   46.552208]=20
[   46.559116] # [RUN]	Read from watched memory (should get SIGTRAP)
[   46.559116]=20
[   46.568373] # 	Got SIGTRAP with RIP=3D4008c8, EFLAGS.RF=3D0
[   46.568374]=20
[   46.576356] # [RUN]	MOV SS; INT3
[   46.576357]=20
[   46.582869] # 	Got SIGTRAP with RIP=3D4008db, EFLAGS.RF=3D0
[   46.582870]=20
[   46.590913] # [RUN]	MOV SS; INT 3
[   46.590914]=20
[   46.597489] # 	Got SIGTRAP with RIP=3D4008ef, EFLAGS.RF=3D0
[   46.597489]=20
[   46.605694] # [RUN]	MOV SS; CS CS INT3
[   46.605695]=20
[   46.612771] # 	Got SIGTRAP with RIP=3D400904, EFLAGS.RF=3D0
[   46.612771]=20
[   46.620964] # [RUN]	MOV SS; CSx14 INT3
[   46.620965]=20
[   46.628042] # 	Got SIGTRAP with RIP=3D400925, EFLAGS.RF=3D0
[   46.628043]=20
[   46.636143] # [RUN]	MOV SS; INT 4
[   46.636144]=20
[   46.642486] # 	Got SIGSEGV with RIP=3D40094f
[   46.642487]=20
[   46.649508] # [RUN]	MOV SS; ICEBP
[   46.649509]=20
[   46.656028] # 	Got SIGTRAP with RIP=3D400ca3, EFLAGS.RF=3D0
[   46.656028]=20
[   46.664051] # [RUN]	MOV SS; CLI
[   46.664052]=20
[   46.670251] # 	Got SIGSEGV with RIP=3D400c74
[   46.670252]=20
[   46.677220] # [RUN]	MOV SS; #PF
[   46.677221]=20
[   46.683400] # 	Got SIGSEGV with RIP=3D400c3f
[   46.683401]=20
[   46.690384] # [RUN]	MOV SS; INT 1
[   46.690385]=20
[   46.696763] # 	Got SIGSEGV with RIP=3D400c10
[   46.696764]=20
[   46.703706] # [RUN]	MOV SS; SYSCALL
[   46.703707]=20
[   46.710098] # [RUN]	MOV SS; breakpointed NOP
[   46.710099]=20
[   46.717620] # 	Got SIGTRAP with RIP=3D400a14, EFLAGS.RF=3D0
[   46.717621]=20
[   46.725585] # [RUN]	MOV SS; SYSENTER
[   46.725586]=20
[   46.732068] # 	Got SIGSEGV with RIP=3De29bd569
[   46.732069]=20
[   46.739106] # [RUN]	MOV SS; INT $0x80
[   46.739107]=20
[   46.745436] # [OK]	I aten't dead
[   46.745437]=20
[   46.751703] ok 34 selftests: x86: mov_ss_trap_64
[   46.751704]=20
[   46.759326] # selftests: x86: syscall_arg_fault_64
[   46.759327]=20
[   46.767100] # [RUN]	SYSENTER with invalid state
[   46.767101]=20
[   46.774325] # [OK]	Seems okay
[   46.774325]=20
[   46.780252] # [RUN]	SYSCALL with invalid state
[   46.780252]=20
[   46.787743] # [OK]	SYSCALL returned normally
[   46.787744]=20
[   46.795139] # [RUN]	SYSENTER with TF and invalid state
[   46.795140]=20
[   46.803040] # [OK]	Seems okay
[   46.803041]=20
[   46.809094] # [RUN]	SYSCALL with TF and invalid state
[   46.809094]=20
[   46.817041] # [OK]	SYSCALL returned normally
[   46.817042]=20
[   46.824399] ok 35 selftests: x86: syscall_arg_fault_64
[   46.824399]=20
[   46.832389] # selftests: x86: fsgsbase_64
[   46.832389]=20
[   46.839459] # 	FSGSBASE instructions are disabled
[   46.839460]=20
[   46.847007] # [RUN]	ARCH_SET_GS to 0x0
[   46.847008]=20
[   46.854031] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.854031]=20
[   46.863037] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.863037]=20
[   46.871882] # [RUN]	ARCH_SET_GS to 0x1
[   46.871883]=20
[   46.878984] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.878985]=20
[   46.888028] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.888029]=20
[   46.897010] # [RUN]	ARCH_SET_GS to 0x200000000
[   46.897011]=20
[   46.904847] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.904848]=20
[   46.913930] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.913931]=20
[   46.922837] # [RUN]	ARCH_SET_GS to 0x0
[   46.922838]=20
[   46.929994] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.929995]=20
[   46.939156] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.939157]=20
[   46.948165] # [RUN]	ARCH_SET_GS to 0x200000000
[   46.948165]=20
[   46.956116] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.956117]=20
[   46.965164] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.965165]=20
[   46.974091] # [RUN]	ARCH_SET_GS to 0x1
[   46.974092]=20
[   46.981151] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.981151]=20
[   46.990258] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.990259]=20
[   46.999622] # [RUN]	ARCH_SET_GS to 0x0 then mov 0 to %gs
[   46.999623]=20
[   47.007800] # [OK]	GSBASE is 0x0
[   47.007801]=20
[   47.014340] # [RUN]	ARCH_SET_GS to 0x1 then mov 0 to %gs
[   47.014341]=20
[   47.022527] # [OK]	GSBASE is 0x0
[   47.022528]=20
[   47.029149] # [RUN]	ARCH_SET_GS to 0x200000000 then mov 0 to %gs
[   47.029150]=20
[   47.037997] # [OK]	GSBASE is 0x0
[   47.037997]=20
[   47.044793] # [RUN]	ARCH_SET_GS to 0x0 then mov 0 to %gs and schedule=20
[   47.044794]=20
[   47.054164] # [OK]	GSBASE is 0x0
[   47.054165]=20
[   47.060971] # [RUN]	ARCH_SET_GS to 0x1 then mov 0 to %gs and schedule=20
[   47.060972]=20
[   47.070362] # [OK]	GSBASE is 0x0
[   47.070363]=20
[   47.077394] # [RUN]	ARCH_SET_GS to 0x200000000 then mov 0 to %gs and sch=
edule=20
[   47.077395]=20
[   47.087469] # [OK]	GSBASE is 0x0
[   47.087469]=20
[   47.094122] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.094123]=20
[   47.103076] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.103077]=20
[   47.111859] # [OK]	GS/BASE remained 0x0/0x0
[   47.111859]=20
[   47.119421] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.119422]=20
[   47.128187] # 	Before schedule, set selector to 0x1
[   47.128188]=20
[   47.136454] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.136455]=20
[   47.145154] # [OK]	GS/BASE remained 0x1/0x0
[   47.145154]=20
[   47.152905] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.152905]=20
[   47.161809] # 	Before schedule, set selector to 0x2
[   47.161810]=20
[   47.170118] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.170119]=20
[   47.178859] # [OK]	GS/BASE remained 0x2/0x0
[   47.178860]=20
[   47.186371] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.186372]=20
[   47.195120] # 	Before schedule, set selector to 0x3
[   47.195121]=20
[   47.203375] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.203376]=20
[   47.212033] # [OK]	GS/BASE remained 0x3/0x0
[   47.212034]=20
[   47.219570] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.219571]=20
[   47.228251] # 	Before schedule, set selector to 0x2b
[   47.228252]=20
[   47.236519] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.236520]=20
[   47.245157] # [OK]	GS/BASE remained 0x2b/0x0
[   47.245158]=20
[   47.253034] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.253035]=20
[   47.263423] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.263423]=20
[   47.273208] # [OK]	GS/BASE remained 0x0/0x0
[   47.273209]=20
[   47.280981] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.280981]=20
[   47.290989] # 	Before schedule, set selector to 0x1
[   47.290990]=20
[   47.299443] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.299444]=20
[   47.309221] # [OK]	GS/BASE remained 0x1/0x0
[   47.309222]=20
[   47.317071] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.317072]=20
[   47.327120] # 	Before schedule, set selector to 0x2
[   47.327121]=20
[   47.335765] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.335766]=20
[   47.345678] # [OK]	GS/BASE remained 0x2/0x0
[   47.345679]=20
[   47.353518] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.353518]=20
[   47.363635] # 	Before schedule, set selector to 0x3
[   47.363636]=20
[   47.372220] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.372221]=20
[   47.382105] # [OK]	GS/BASE remained 0x3/0x0
[   47.382106]=20
[   47.389983] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.389983]=20
[   47.400103] # 	Before schedule, set selector to 0x2b
[   47.400104]=20
[   47.408803] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.408804]=20
[   47.418787] # [OK]	GS/BASE remained 0x2b/0x0
[   47.418788]=20
[   47.426444] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.426444]=20
[   47.435358] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.435359]=20
[   47.444099] # [OK]	GS/BASE remained 0x0/0x0
[   47.444100]=20
[   47.451807] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.451808]=20
[   47.460764] # 	Before schedule, set selector to 0x1
[   47.460765]=20
[   47.469120] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.469121]=20
[   47.477896] # [OK]	GS/BASE remained 0x1/0x0
[   47.477897]=20
[   47.485477] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.485478]=20
[   47.494274] # 	Before schedule, set selector to 0x2
[   47.494275]=20
[   47.502583] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.502584]=20
[   47.511338] # [OK]	GS/BASE remained 0x2/0x0
[   47.511339]=20
[   47.519136] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.519137]=20
[   47.527915] # 	Before schedule, set selector to 0x3
[   47.527916]=20
[   47.536227] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.536228]=20
[   47.544942] # [OK]	GS/BASE remained 0x3/0x0
[   47.544943]=20
[   47.552482] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.552483]=20
[   47.561225] # 	Before schedule, set selector to 0x2b
[   47.561226]=20
[   47.569735] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.569736]=20
[   47.578465] # [OK]	GS/BASE remained 0x2b/0x0
[   47.578466]=20
[   47.586275] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.586276]=20
[   47.596026] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.596027]=20
[   47.605405] # [OK]	GS/BASE remained 0x0/0x0
[   47.605406]=20
[   47.613116] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.613117]=20
[   47.622529] # 	Before schedule, set selector to 0x1
[   47.622530]=20
[   47.631014] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.631015]=20
[   47.640364] # [OK]	GS/BASE remained 0x1/0x0
[   47.640365]=20
[   47.648055] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.648057]=20
[   47.657438] # 	Before schedule, set selector to 0x2
[   47.657439]=20
[   47.665881] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.665882]=20
[   47.675267] # [OK]	GS/BASE remained 0x2/0x0
[   47.675268]=20
[   47.683110] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.683111]=20
[   47.692693] # 	Before schedule, set selector to 0x3
[   47.692694]=20
[   47.701196] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.701197]=20
[   47.710522] # [OK]	GS/BASE remained 0x3/0x0
[   47.710523]=20
[   47.718224] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.718224]=20
[   47.727723] # 	Before schedule, set selector to 0x2b
[   47.727724]=20
[   47.736240] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.736241]=20
[   47.745802] # [OK]	GS/BASE remained 0x2b/0x0
[   47.745803]=20
[   47.753648] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.753649]=20
[   47.763777] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.763777]=20
[   47.772536] # [OK]	GS/BASE remained 0x0/0x0
[   47.772537]=20
[   47.780372] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.780373]=20
[   47.790233] # 	Before schedule, set selector to 0x1
[   47.790234]=20
[   47.798509] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.798510]=20
[   47.807164] # [OK]	GS/BASE remained 0x1/0x0
[   47.807165]=20
[   47.814983] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.814984]=20
[   47.824960] # 	Before schedule, set selector to 0x2
[   47.824960]=20
[   47.833241] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.833242]=20
[   47.842018] # [OK]	GS/BASE remained 0x2/0x0
[   47.842019]=20
[   47.849890] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.849891]=20
[   47.859916] # 	Before schedule, set selector to 0x3
[   47.859917]=20
[   47.868258] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.868259]=20
[   47.877016] # [OK]	GS/BASE remained 0x3/0x0
[   47.877016]=20
[   47.884824] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.884825]=20
[   47.894747] # 	Before schedule, set selector to 0x2b
[   47.894748]=20
[   47.903207] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.903208]=20
[   47.911926] # [OK]	GS/BASE remained 0x2b/0x0
[   47.911927]=20
[   47.920205] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   47.920206]=20
[   47.931879] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.931880]=20
[   47.941823] # [OK]	GS/BASE remained 0x0/0x0
[   47.941824]=20
[   47.949980] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   47.949980]=20
[   47.961261] # 	Before schedule, set selector to 0x1
[   47.961262]=20
[   47.969954] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.969954]=20
[   47.979936] # [OK]	GS/BASE remained 0x1/0x0
[   47.979937]=20
[   47.988089] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   47.988090]=20
[   47.999266] # 	Before schedule, set selector to 0x2
[   47.999267]=20
[   48.007785] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.007786]=20
[   48.017798] # [OK]	GS/BASE remained 0x2/0x0
[   48.017799]=20
[   48.026033] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   48.026034]=20
[   48.037281] # 	Before schedule, set selector to 0x3
[   48.037282]=20
[   48.045903] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.045904]=20
[   48.055872] # [OK]	GS/BASE remained 0x3/0x0
[   48.055873]=20
[   48.064192] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   48.064193]=20
[   48.075488] # 	Before schedule, set selector to 0x2b
[   48.075489]=20
[   48.084182] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.084183]=20
[   48.094122] # [OK]	GS/BASE remained 0x2b/0x0
[   48.094123]=20
[   48.102103] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.102104]=20
[   48.112347] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.112349]=20
[   48.121121] # [OK]	GS/BASE remained 0x0/0x0
[   48.121122]=20
[   48.129048] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.129049]=20
[   48.139097] # 	Before schedule, set selector to 0x1
[   48.139098]=20
[   48.147475] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.147476]=20
[   48.156266] # [OK]	GS/BASE remained 0x1/0x0
[   48.156267]=20
[   48.164221] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.164221]=20
[   48.174289] # 	Before schedule, set selector to 0x2
[   48.174290]=20
[   48.182940] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.182941]=20
[   48.191852] # [OK]	GS/BASE remained 0x2/0x0
[   48.191852]=20
[   48.199827] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.199828]=20
[   48.209846] # 	Before schedule, set selector to 0x3
[   48.209847]=20
[   48.218208] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.218209]=20
[   48.226995] # [OK]	GS/BASE remained 0x3/0x0
[   48.226996]=20
[   48.234896] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.234897]=20
[   48.244981] # 	Before schedule, set selector to 0x2b
[   48.244982]=20
[   48.253414] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.253414]=20
[   48.262182] # [OK]	GS/BASE remained 0x2b/0x0
[   48.262182]=20
[   48.270358] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.270359]=20
[   48.281311] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.281312]=20
[   48.290810] # [OK]	GS/BASE remained 0x0/0x0
[   48.290811]=20
[   48.298810] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.298810]=20
[   48.309438] # 	Before schedule, set selector to 0x1
[   48.309438]=20
[   48.317994] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.317995]=20
[   48.327434] # [OK]	GS/BASE remained 0x1/0x0
[   48.327435]=20
[   48.335452] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.335452]=20
[   48.346124] # 	Before schedule, set selector to 0x2
[   48.346124]=20
[   48.354640] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.354641]=20
[   48.364105] # [OK]	GS/BASE remained 0x2/0x0
[   48.364106]=20
[   48.372187] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.372187]=20
[   48.382896] # 	Before schedule, set selector to 0x3
[   48.382897]=20
[   48.391415] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.391416]=20
[   48.400992] # [OK]	GS/BASE remained 0x3/0x0
[   48.400993]=20
[   48.409050] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.409051]=20
[   48.419707] # 	Before schedule, set selector to 0x2b
[   48.419708]=20
[   48.428268] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.428269]=20
[   48.437823] # [OK]	GS/BASE remained 0x2b/0x0
[   48.437824]=20
[   48.445574] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.445576]=20
[   48.454538] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.454538]=20
[   48.463240] # [OK]	GS/BASE remained 0x0/0x1
[   48.463241]=20
[   48.470849] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.470850]=20
[   48.479707] # 	Before schedule, set selector to 0x1
[   48.479708]=20
[   48.488179] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.488181]=20
[   48.496990] # [OK]	GS/BASE remained 0x1/0x0
[   48.496991]=20
[   48.504569] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.504570]=20
[   48.513321] # 	Before schedule, set selector to 0x2
[   48.513322]=20
[   48.521686] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.521687]=20
[   48.530457] # [OK]	GS/BASE remained 0x2/0x0
[   48.530458]=20
[   48.538174] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.538175]=20
[   48.547003] # 	Before schedule, set selector to 0x3
[   48.547004]=20
[   48.555339] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.555340]=20
[   48.564101] # [OK]	GS/BASE remained 0x3/0x0
[   48.564102]=20
[   48.571879] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.571879]=20
[   48.580819] # 	Before schedule, set selector to 0x2b
[   48.580820]=20
[   48.589292] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.589293]=20
[   48.598103] # [OK]	GS/BASE remained 0x2b/0x0
[   48.598104]=20
[   48.606177] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.606178]=20
[   48.616700] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.616701]=20
[   48.626632] # [OK]	GS/BASE remained 0x0/0x1
[   48.626633]=20
[   48.634554] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.634555]=20
[   48.644719] # 	Before schedule, set selector to 0x1
[   48.644720]=20
[   48.653266] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.653267]=20
[   48.663149] # [OK]	GS/BASE remained 0x1/0x0
[   48.663150]=20
[   48.671092] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.671093]=20
[   48.681188] # 	Before schedule, set selector to 0x2
[   48.681189]=20
[   48.689777] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.689778]=20
[   48.699811] # [OK]	GS/BASE remained 0x2/0x0
[   48.699812]=20
[   48.707762] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.707763]=20
[   48.717950] # 	Before schedule, set selector to 0x3
[   48.717950]=20
[   48.726532] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.726533]=20
[   48.736488] # [OK]	GS/BASE remained 0x3/0x0
[   48.736489]=20
[   48.744354] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.744355]=20
[   48.754467] # 	Before schedule, set selector to 0x2b
[   48.754468]=20
[   48.763192] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.763193]=20
[   48.773122] # [OK]	GS/BASE remained 0x2b/0x0
[   48.773123]=20
[   48.780946] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.780947]=20
[   48.789984] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.789985]=20
[   48.798876] # [OK]	GS/BASE remained 0x0/0x1
[   48.798877]=20
[   48.806516] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.806516]=20
[   48.815273] # 	Before schedule, set selector to 0x1
[   48.815274]=20
[   48.823743] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.823744]=20
[   48.832497] # [OK]	GS/BASE remained 0x1/0x0
[   48.832498]=20
[   48.840207] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.840208]=20
[   48.849087] # 	Before schedule, set selector to 0x2
[   48.849088]=20
[   48.857440] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.857441]=20
[   48.866219] # [OK]	GS/BASE remained 0x2/0x0
[   48.866220]=20
[   48.873988] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.873989]=20
[   48.883005] # 	Before schedule, set selector to 0x3
[   48.883006]=20
[   48.891339] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.891340]=20
[   48.900115] # [OK]	GS/BASE remained 0x3/0x0
[   48.900116]=20
[   48.908017] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.908018]=20
[   48.916933] # 	Before schedule, set selector to 0x2b
[   48.916934]=20
[   48.925324] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.925325]=20
[   48.934122] # [OK]	GS/BASE remained 0x2b/0x0
[   48.934123]=20
[   48.941996] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   48.941997]=20
[   48.951836] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.951837]=20
[   48.961264] # [OK]	GS/BASE remained 0x0/0x1
[   48.961264]=20
[   48.969070] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   48.969071]=20
[   48.978527] # 	Before schedule, set selector to 0x1
[   48.978528]=20
[   48.987061] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.987062]=20
[   48.996626] # [OK]	GS/BASE remained 0x1/0x0
[   48.996628]=20
[   49.004359] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   49.004360]=20
[   49.013910] # 	Before schedule, set selector to 0x2
[   49.013911]=20
[   49.022347] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.022348]=20
[   49.031795] # [OK]	GS/BASE remained 0x2/0x0
[   49.031796]=20
[   49.039536] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   49.039537]=20
[   49.049005] # 	Before schedule, set selector to 0x3
[   49.049006]=20
[   49.057433] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.057434]=20
[   49.066879] # [OK]	GS/BASE remained 0x3/0x0
[   49.066880]=20
[   49.074533] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   49.074534]=20
[   49.084004] # 	Before schedule, set selector to 0x2b
[   49.084005]=20
[   49.092489] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.092490]=20
[   49.101932] # [OK]	GS/BASE remained 0x2b/0x0
[   49.101933]=20
[   49.109881] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.109882]=20
[   49.119523] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.119523]=20
[   49.128301] # [OK]	GS/BASE remained 0x0/0x200000000
[   49.128302]=20
[   49.136842] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.136843]=20
[   49.146286] # 	Before schedule, set selector to 0x1
[   49.146286]=20
[   49.154710] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.154711]=20
[   49.163430] # [OK]	GS/BASE remained 0x1/0x0
[   49.163431]=20
[   49.171219] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.171220]=20
[   49.180860] # 	Before schedule, set selector to 0x2
[   49.180861]=20
[   49.189205] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.189206]=20
[   49.197962] # [OK]	GS/BASE remained 0x2/0x0
[   49.197963]=20
[   49.205775] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.205776]=20
[   49.215257] # 	Before schedule, set selector to 0x3
[   49.215258]=20
[   49.223774] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.223775]=20
[   49.232534] # [OK]	GS/BASE remained 0x3/0x0
[   49.232535]=20
[   49.240272] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.240273]=20
[   49.249834] # 	Before schedule, set selector to 0x2b
[   49.249835]=20
[   49.258298] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.258299]=20
[   49.267130] # [OK]	GS/BASE remained 0x2b/0x0
[   49.267131]=20
[   49.275280] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.275281]=20
[   49.286413] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.286414]=20
[   49.296454] # [OK]	GS/BASE remained 0x0/0x200000000
[   49.296454]=20
[   49.305251] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.305252]=20
[   49.316079] # 	Before schedule, set selector to 0x1
[   49.316080]=20
[   49.324576] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.324577]=20
[   49.334457] # [OK]	GS/BASE remained 0x1/0x0
[   49.334458]=20
[   49.342538] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.342539]=20
[   49.353268] # 	Before schedule, set selector to 0x2
[   49.353269]=20
[   49.361876] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.361877]=20
[   49.371863] # [OK]	GS/BASE remained 0x2/0x0
[   49.371864]=20
[   49.379959] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.379960]=20
[   49.390891] # 	Before schedule, set selector to 0x3
[   49.390892]=20
[   49.399471] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.399472]=20
[   49.409455] # [OK]	GS/BASE remained 0x3/0x0
[   49.409456]=20
[   49.417570] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.417571]=20
[   49.428386] # 	Before schedule, set selector to 0x2b
[   49.428387]=20
[   49.437085] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.437085]=20
[   49.447018] # [OK]	GS/BASE remained 0x2b/0x0
[   49.447019]=20
[   49.455106] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.455106]=20
[   49.465016] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.465018]=20
[   49.474029] # [OK]	GS/BASE remained 0x0/0x200000000
[   49.474030]=20
[   49.482490] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.482491]=20
[   49.492027] # 	Before schedule, set selector to 0x1
[   49.492028]=20
[   49.500357] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.500358]=20
[   49.509125] # [OK]	GS/BASE remained 0x1/0x0
[   49.509126]=20
[   49.517121] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.517122]=20
[   49.526715] # 	Before schedule, set selector to 0x2
[   49.526729]=20
[   49.535136] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.535137]=20
[   49.543941] # [OK]	GS/BASE remained 0x2/0x0
[   49.543942]=20
[   49.551884] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.551885]=20
[   49.561500] # 	Before schedule, set selector to 0x3
[   49.561502]=20
[   49.569944] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.569945]=20
[   49.578748] # [OK]	GS/BASE remained 0x3/0x0
[   49.578749]=20
[   49.586475] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.586476]=20
[   49.596030] # 	Before schedule, set selector to 0x2b
[   49.596031]=20
[   49.604421] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.604422]=20
[   49.613222] # [OK]	GS/BASE remained 0x2b/0x0
[   49.613223]=20
[   49.621373] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.621374]=20
[   49.631978] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.631979]=20
[   49.641784] # [OK]	GS/BASE remained 0x0/0x200000000
[   49.641785]=20
[   49.650467] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.650468]=20
[   49.660703] # 	Before schedule, set selector to 0x1
[   49.660704]=20
[   49.669209] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.669210]=20
[   49.678807] # [OK]	GS/BASE remained 0x1/0x0
[   49.678808]=20
[   49.686798] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.686799]=20
[   49.696994] # 	Before schedule, set selector to 0x2
[   49.696995]=20
[   49.705418] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.705419]=20
[   49.714963] # [OK]	GS/BASE remained 0x2/0x0
[   49.714964]=20
[   49.722918] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.722919]=20
[   49.733077] # 	Before schedule, set selector to 0x3
[   49.733077]=20
[   49.741536] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.741537]=20
[   49.750997] # [OK]	GS/BASE remained 0x3/0x0
[   49.750998]=20
[   49.759039] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.759041]=20
[   49.769204] # 	Before schedule, set selector to 0x2b
[   49.769205]=20
[   49.777821] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.777822]=20
[   49.787336] # [OK]	GS/BASE remained 0x2b/0x0
[   49.787337]=20
[   49.795688] # [RUN]	ARCH_SET_GS(0), clear gs, then manipulate GSBASE in =
a different thread
[   49.795689]=20
[   49.806899] # 	using LDT slot 0
[   49.806900]=20
[   49.813164] # [OK]	GSBASE remained 0
[   49.813165]=20
[   49.819951] # [OK]	GS was reset as expected
[   49.819951]=20
[   49.827368] ok 36 selftests: x86: fsgsbase_64
[   49.827368]=20
[   49.834895] # selftests: x86: sysret_rip_64
[   49.834896]=20
[   49.842406] # [RUN]	sigreturn to 0x800000000000
[   49.842407]=20
[   49.850317] # [OK]	Got SIGSEGV at RIP=3D0x800000000000
[   49.850317]=20
[   49.858563] # [RUN]	sigreturn to 0x1000000000000
[   49.858564]=20
[   49.866647] # [OK]	Got SIGSEGV at RIP=3D0x1000000000000
[   49.866648]=20
[   49.874948] # [RUN]	sigreturn to 0x2000000000000
[   49.874949]=20
[   49.882969] # [OK]	Got SIGSEGV at RIP=3D0x2000000000000
[   49.882970]=20
[   49.891217] # [RUN]	sigreturn to 0x4000000000000
[   49.891218]=20
[   49.899209] # [OK]	Got SIGSEGV at RIP=3D0x4000000000000
[   49.899210]=20
[   49.907509] # [RUN]	sigreturn to 0x8000000000000
[   49.907510]=20
[   49.915408] # [OK]	Got SIGSEGV at RIP=3D0x8000000000000
[   49.915409]=20
[   49.923694] # [RUN]	sigreturn to 0x10000000000000
[   49.923695]=20
[   49.931725] # [OK]	Got SIGSEGV at RIP=3D0x10000000000000
[   49.931726]=20
[   49.940113] # [RUN]	sigreturn to 0x20000000000000
[   49.940114]=20
[   49.948094] # [OK]	Got SIGSEGV at RIP=3D0x20000000000000
[   49.948095]=20
[   49.956418] # [RUN]	sigreturn to 0x40000000000000
[   49.956419]=20
[   49.964544] # [OK]	Got SIGSEGV at RIP=3D0x40000000000000
[   49.964544]=20
[   49.972888] # [RUN]	sigreturn to 0x80000000000000
[   49.972889]=20
[   49.980948] # [OK]	Got SIGSEGV at RIP=3D0x80000000000000
[   49.980948]=20
[   49.989280] # [RUN]	sigreturn to 0x100000000000000
[   49.989281]=20
[   49.997319] # [OK]	Got SIGSEGV at RIP=3D0x100000000000000
[   49.997320]=20
[   50.005783] # [RUN]	sigreturn to 0x200000000000000
[   50.005797]=20
[   50.014011] # [OK]	Got SIGSEGV at RIP=3D0x200000000000000
[   50.014012]=20
[   50.022446] # [RUN]	sigreturn to 0x400000000000000
[   50.022447]=20
[   50.030542] # [OK]	Got SIGSEGV at RIP=3D0x400000000000000
[   50.030543]=20
[   50.038949] # [RUN]	sigreturn to 0x800000000000000
[   50.038950]=20
[   50.047001] # [OK]	Got SIGSEGV at RIP=3D0x800000000000000
[   50.047002]=20
[   50.055391] # [RUN]	sigreturn to 0x1000000000000000
[   50.055392]=20
[   50.063511] # [OK]	Got SIGSEGV at RIP=3D0x1000000000000000
[   50.063512]=20
[   50.072023] # [RUN]	sigreturn to 0x2000000000000000
[   50.072024]=20
[   50.080204] # [OK]	Got SIGSEGV at RIP=3D0x2000000000000000
[   50.080205]=20
[   50.088769] # [RUN]	sigreturn to 0x4000000000000000
[   50.088770]=20
[   50.096959] # [OK]	Got SIGSEGV at RIP=3D0x4000000000000000
[   50.096960]=20
[   50.105555] # [RUN]	sigreturn to 0x8000000000000000
[   50.105556]=20
[   50.113803] # [OK]	Got SIGSEGV at RIP=3D0x8000000000000000
[   50.113804]=20
[   50.122706] # [RUN]	Trying a SYSCALL that falls through to 0x7fffffffe000
[   50.122707]=20
[   50.132362] # [OK]	We survived
[   50.132363]=20
[   50.139039] # [RUN]	Trying a SYSCALL that falls through to 0x7ffffffff000
[   50.139039]=20
[   50.148682] # [OK]	We survived
[   50.148683]=20
[   50.155386] # [RUN]	Trying a SYSCALL that falls through to 0x800000000000
[   50.155387]=20
[   50.165455] # [OK]	mremap to 0x7ffffffff000 failed
[   50.165456]=20
[   50.173874] # [RUN]	Trying a SYSCALL that falls through to 0xfffffffff000
[   50.173875]=20
[   50.183976] # [OK]	mremap to 0xffffffffe000 failed
[   50.183976]=20
[   50.192382] # [RUN]	Trying a SYSCALL that falls through to 0x10000000000=
00
[   50.192383]=20
[   50.202475] # [OK]	mremap to 0xfffffffff000 failed
[   50.202476]=20
[   50.210998] # [RUN]	Trying a SYSCALL that falls through to 0x1fffffffff0=
00
[   50.210999]=20
[   50.221160] # [OK]	mremap to 0x1ffffffffe000 failed
[   50.221161]=20
[   50.229713] # [RUN]	Trying a SYSCALL that falls through to 0x20000000000=
00
[   50.229714]=20
[   50.239956] # [OK]	mremap to 0x1fffffffff000 failed
[   50.239956]=20
[   50.248505] # [RUN]	Trying a SYSCALL that falls through to 0x3fffffffff0=
00
[   50.248506]=20
[   50.258899] # [OK]	mremap to 0x3ffffffffe000 failed
[   50.258900]=20
[   50.267465] # [RUN]	Trying a SYSCALL that falls through to 0x40000000000=
00
[   50.267466]=20
[   50.277657] # [OK]	mremap to 0x3fffffffff000 failed
[   50.277658]=20
[   50.286330] # [RUN]	Trying a SYSCALL that falls through to 0x7fffffffff0=
00
[   50.286331]=20
[   50.296711] # [OK]	mremap to 0x7ffffffffe000 failed
[   50.296711]=20
[   50.305293] # [RUN]	Trying a SYSCALL that falls through to 0x80000000000=
00
[   50.305294]=20
[   50.315471] # [OK]	mremap to 0x7fffffffff000 failed
[   50.315472]=20
[   50.324173] # [RUN]	Trying a SYSCALL that falls through to 0xffffffffff0=
00
[   50.324173]=20
[   50.334334] # [OK]	mremap to 0xfffffffffe000 failed
[   50.334334]=20
[   50.343057] # [RUN]	Trying a SYSCALL that falls through to 0x10000000000=
000
[   50.343058]=20
[   50.353344] # [OK]	mremap to 0xffffffffff000 failed
[   50.353345]=20
[   50.362006] # [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffff=
000
[   50.362006]=20
[   50.372361] # [OK]	mremap to 0x1fffffffffe000 failed
[   50.372362]=20
[   50.381230] # [RUN]	Trying a SYSCALL that falls through to 0x20000000000=
000
[   50.381231]=20
[   50.391608] # [OK]	mremap to 0x1ffffffffff000 failed
[   50.391609]=20
[   50.400392] # [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffff=
000
[   50.400393]=20
[   50.410918] # [OK]	mremap to 0x3fffffffffe000 failed
[   50.410919]=20
[   50.419720] # [RUN]	Trying a SYSCALL that falls through to 0x40000000000=
000
[   50.419721]=20
[   50.430127] # [OK]	mremap to 0x3ffffffffff000 failed
[   50.430128]=20
[   50.439071] # [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffff=
000
[   50.439072]=20
[   50.449522] # [OK]	mremap to 0x7fffffffffe000 failed
[   50.449523]=20
[   50.458435] # [RUN]	Trying a SYSCALL that falls through to 0x80000000000=
000
[   50.458436]=20
[   50.468873] # [OK]	mremap to 0x7ffffffffff000 failed
[   50.468874]=20
[   50.477721] # [RUN]	Trying a SYSCALL that falls through to 0xfffffffffff=
000
[   50.477722]=20
[   50.488199] # [OK]	mremap to 0xffffffffffe000 failed
[   50.488200]=20
[   50.497222] # [RUN]	Trying a SYSCALL that falls through to 0x10000000000=
0000
[   50.497223]=20
[   50.507795] # [OK]	mremap to 0xfffffffffff000 failed
[   50.507796]=20
[   50.516659] # [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffff=
f000
[   50.516660]=20
[   50.527138] # [OK]	mremap to 0x1ffffffffffe000 failed
[   50.527139]=20
[   50.536078] # [RUN]	Trying a SYSCALL that falls through to 0x20000000000=
0000
[   50.536079]=20
[   50.546654] # [OK]	mremap to 0x1fffffffffff000 failed
[   50.546656]=20
[   50.555639] # [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffff=
f000
[   50.555640]=20
[   50.566240] # [OK]	mremap to 0x3ffffffffffe000 failed
[   50.566243]=20
[   50.575294] # [RUN]	Trying a SYSCALL that falls through to 0x40000000000=
0000
[   50.575294]=20
[   50.585944] # [OK]	mremap to 0x3fffffffffff000 failed
[   50.585945]=20
[   50.594989] # [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffff=
f000
[   50.594990]=20
[   50.605518] # [OK]	mremap to 0x7ffffffffffe000 failed
[   50.605519]=20
[   50.614443] # [RUN]	Trying a SYSCALL that falls through to 0x80000000000=
0000
[   50.614443]=20
[   50.625015] # [OK]	mremap to 0x7fffffffffff000 failed
[   50.625016]=20
[   50.634055] # [RUN]	Trying a SYSCALL that falls through to 0xfffffffffff=
f000
[   50.634056]=20
[   50.644655] # [OK]	mremap to 0xfffffffffffe000 failed
[   50.644656]=20
[   50.653687] # [RUN]	Trying a SYSCALL that falls through to 0x10000000000=
00000
[   50.653688]=20
[   50.664290] # [OK]	mremap to 0xffffffffffff000 failed
[   50.664291]=20
[   50.673423] # [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffff=
ff000
[   50.673424]=20
[   50.684123] # [OK]	mremap to 0x1fffffffffffe000 failed
[   50.684125]=20
[   50.693284] # [RUN]	Trying a SYSCALL that falls through to 0x20000000000=
00000
[   50.693285]=20
[   50.704039] # [OK]	mremap to 0x1ffffffffffff000 failed
[   50.704040]=20
[   50.713200] # [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffff=
ff000
[   50.713201]=20
[   50.723961] # [OK]	mremap to 0x3fffffffffffe000 failed
[   50.723962]=20
[   50.733091] # [RUN]	Trying a SYSCALL that falls through to 0x40000000000=
00000
[   50.733092]=20
[   50.743846] # [OK]	mremap to 0x3ffffffffffff000 failed
[   50.743847]=20
[   50.753125] # [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffff=
ff000
[   50.753126]=20
[   50.763843] # [OK]	mremap to 0x7fffffffffffe000 failed
[   50.763844]=20
[   50.773060] # [RUN]	Trying a SYSCALL that falls through to 0x80000000000=
00000
[   50.773061]=20
[   50.783787] # [OK]	mremap to 0x7ffffffffffff000 failed
[   50.783788]=20
[   50.792328] ok 37 selftests: x86: sysret_rip_64
[   50.792329]=20
[   50.800287] # selftests: x86: syscall_numbering_64
[   50.800288]=20
[   50.808545] # 	Checking for x32... not supported
[   50.808546]=20
[   50.816473] # [RUN]	Checking syscalls 512-547
[   50.816474]=20
[   50.824420] # [RUN]	Checking some 64-bit syscalls in x32 range
[   50.824420]=20
[   50.833887] # [RUN]	Checking numbers above 2^32-1
[   50.833889]=20
[   50.842010] # [OK]	They all returned -ENOSYS
[   50.842011]=20
[   50.849779] ok 38 selftests: x86: syscall_numbering_64
[   50.849780]=20
[   50.858129] # selftests: x86: ldt_gdt_64
[   50.858129]=20
[   50.865893] # [NOTE]	set_thread_area is available; will use GDT index 12
[   50.865894]=20
[   50.876324] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
[   50.876325]=20
[   50.886424] # [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
[   50.886425]=20
[   50.896092] # [OK]	LDT entry 1 is invalid
[   50.896093]=20
[   50.903961] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   50.903962]=20
[   50.913634] # [OK]	LDT entry 1 is invalid
[   50.913635]=20
[   50.921305] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   50.921306]=20
[   50.931412] # [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
[   50.931413]=20
[   50.941571] # [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
[   50.941572]=20
[   50.951707] # [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
[   50.951708]=20
[   50.961948] # [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
[   50.961949]=20
[   50.972233] # [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
[   50.972234]=20
[   50.982424] # [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
[   50.982425]=20
[   50.992837] # [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
[   50.992838]=20
0m] Stopped targ
[   51.003143]=20
et Sound Card.
[   51.014488] # [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
[   51.014489]=20
         Stoppin
[   51.024962] # [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
g NFS status mon
[   51.024963]=20
itor for NFSv2/3 locking....
[   51.036315] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   51.036316]=20
0m] Stopped targ
[   51.047356]=20
et RPC Port Mapp
[   51.057932] # [RUN]	Test fork
er.
[   51.057933]=20
0m] Stopped targ
[   51.065256]=20
et Timers.
[   51.076146] # [OK]	LDT entry 1 is invalid
[   51.076146]=20
0m] Stopped Dail
[   51.083582]=20
y Cleanup of Temporary Directori
[   51.093040] # [NOTE]	set_thread_area is available; will use GDT index 12
es.
[   51.093041]=20
0m] Stopped Dail
[   51.104593]=20
y apt upgrade and clean activiti
[   51.116149] # [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
es.
[   51.116150]=20
0m] Stopped Dail
[   51.127001]=20
y apt download activities.
[   51.136476] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   51.136477]=20
0m] Stopped targ
[   51.146911]=20
et System Time Synchronized.
[   51.156324] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   51.156325]=20
         Stoppin
[   51.167569] # [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
g System Logging
[   51.167570]=20
 Service...
[   51.178948] # [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
[   51.178949]=20
         Stoppin
[   51.189347] # [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
g LSB: Load kern
[   51.189348]=20
el image with kexec...
[   51.200699] # [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
[   51.200700]=20
         Stoppin
[   51.211845] # [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
g D-Bus System M
[   51.211846]=20
essage Bus...
[   51.223098] # [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
[   51.223099]=20
0m] Stopped LKP=20
[   51.233392]=20
bootstrap.
[   51.244744] # [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
[   51.244745]=20
         Stoppin
[   51.255260] # [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
g OpenBSD Secure
[   51.255261]=20
 Shell server...
[   51.266619] # [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
[   51.266620]=20
         Stoppin
[   51.277102] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
g LSB: Start and
[   51.277103]=20
 stop bmc-watchdog...
[   51.288400] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   51.288401]=20
         Stoppin
[   51.298507] # [RUN]	Test fork
g Regular backgr
[   51.298508]=20
ound program pro
[   51.306470] # [OK]	Child succeeded
cessing daemon..
[   51.306471]=20
=2E
[   51.314012] # [RUN]	Test size
[   51.314013]=20
0m] Stopped targ
[   51.320198]=20
et Login Prompts
[   51.328335] # [OK]	modify_ldt failure 22
=2E
[   51.328336]=20
         Stoppin
[   51.336378] # [OK]	LDT entry 0 has AR 0x0000F300 and limit 0x00000000
g Getty on tty1.
[   51.336379]=20
=2E.
[   51.347793] # [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
[   51.347794]=20
         Stoppin
[   51.358220] # [OK]	LDT entry 0 has AR 0x0000F100 and limit 0x00000000
g Login Service.
[   51.358221]=20
=2E.
[   51.369428] # [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
[   51.369429]=20
         Unmount
[   51.379845] # [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000001
ing RPC Pipe Fil
[   51.379846]=20
e System...
[   51.391050] # [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000000
[   51.391051]=20
0m] Stopped Regu
[   51.400839]=20
lar background program processin
[   51.410240] # [OK]	LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF
g daemon.
[   51.410241]=20
0m] Stopped Syst
[   51.421885]=20
em Logging Service.
[   51.433345] # [OK]	LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF
[   51.433345]=20
0m] Stopped D-Bu
[   51.443835]=20
s System Message Bus.
[   51.455186] # [OK]	LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF
[   51.455187]=20
0m] Stopped Open
[   51.465213]=20
BSD Secure Shell
[   51.474185] # [RUN]	Cross-CPU LDT invalidation
 server.
[   51.474186]=20
[   51.482288] # [OK]	All 5 iterations succeeded
[   51.482289]=20
[   51.482572] # [RUN]	Test exec
[   51.482573]=20
[   51.483567] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A
[   51.483567]=20
[   51.483981] # [OK]	Child succeeded
[   51.483982]=20
[   51.484971] # [OK]	Invalidate DS with set_thread_area: new DS =3D 0x0
[   51.484972]=20
[   51.485929] # [OK]	Invalidate ES with set_thread_area: new ES =3D 0x0
[   51.485930]=20
[   51.486963] # [OK]	Invalidate FS with set_thread_area: new FS =3D 0x0
[   51.486963]=20
[   51.487402] # [OK]	New FSBASE was zero
[   51.487403]=20
[   51.488426] # [OK]	Invalidate GS with set_thread_area: new GS =3D 0x0
[   51.488426]=20
0m] Stopped Gett
[   51.547502]=20
y on tty1.
[   51.555631] ok 39 selftests: x86: ldt_gdt_64
[   51.555632]=20
[   51.562449]=20
0m] Stopped NFS=20
[   51.569875] # [RUN]	Check int80 return regs
[   51.569876]=20
status monitor f
[   51.576955] # [OK]	getpid() preserves regs
[   51.576956]=20
or NFSv2/3 locki
[   51.584199] # [OK]	kill(getpid(), SIGUSR1) preserves regs
[   51.584200]=20
ng..
[   51.592234] # [RUN]	ptrace-induced syscall restart
[   51.592235]=20
0m] Unmounted RP
[   51.598763]=20
C Pipe File Syst
[   51.606340] # [OK]	Initial nr and args are correct
[   51.606340]=20
em.
[   51.614221] # [RUN]	Restart the syscall (ip =3D 0x7f877c0d2f49)
[   51.614222]=20
0m] Stopped Logi
[   51.622200]=20
n Service.
[   51.632308] # [RUN]	Change nr and args and restart the syscall (ip =3D 0=
x7f877c0d2f49)
[   51.632309]=20
[   51.642308] # [OK]	Replacement nr and args are correct
[   51.642310]=20
         Stoppin
[   51.649493] # [OK]	Child exited cleanly
g Permit User Se
[   51.649494]=20
ssions...
[   51.657959] # [RUN]	kernel syscall restart under ptrace
[   51.657960]=20
         Stopping /etc/rc.local Compatibility...
         Unmounting /inn/result...
         Stopping LSB: Execute the kexec -e command to reboot system...
         Stopping Raise network interfaces...
         Stopping Load/Save Random Seed...
         Stopping Network Time Synchronization...
         Stopping Update UTMP about System Boot/Shutdown...
         Unmounting /tmp...
         Unmounting /opt/rootfs...
         Starting Reboot...
[   52.282863] watchdog: watchdog0: watchdog did not stop!
Failed to read r
[   52.311887] kvm: exiting hardware virtualization
eboot parameter file: No such file or directory
[   52.382825] sd 0:0:0:0: [sda] Synchronizing SCSI cache
[   52.390632] e1000e: EEE TX LPI TIMER: 00000011
reboot: Restarting system

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename=kernel-selftests

KERNEL SELFTESTS: linux_headers_dir is /usr/src/linux-headers-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749
2020-06-21 09:33:59 ln -sf /usr/bin/clang
2020-06-21 09:33:59 ln -sf /usr/bin/llc
2020-06-21 09:33:59 sed -i s/default_timeout=45/default_timeout=300/ kselftest/runner.sh
2020-06-21 09:33:59 make run_tests -C x86
make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86'
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/single_step_syscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_step_syscall.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_ss_attrs_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_attrs.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_nt_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_mremap_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap_vdso.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/check_initial_reg_state_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sigreturn_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/iopl_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ioperm_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/protection_keys_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_keys.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vsyscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/mov_ss_trap_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mov_ss_trap.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_arg_fault_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_arg_fault.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/entry_from_vm86_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 entry_from_vm86.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_syscall_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_syscall_vdso.c thunks_32.S -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/unwind_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 unwind_vdso.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FCMOV_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCMOV.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FCOMI_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCOMI.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FISTTP_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FISTTP.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/vdso_restorer_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 vdso_restorer.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ldt_gdt_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ptrace_syscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscall.c raw_syscall_helper_32.S -lrt -ldl -lm
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/single_step_syscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_step_syscall.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_ss_attrs_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_attrs.c thunks.S -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_nt_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_mremap_vdso_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap_vdso.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/check_initial_reg_state_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sigreturn_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/iopl_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ioperm_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/protection_keys_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_keys.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vdso_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vsyscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/mov_ss_trap_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mov_ss_trap.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_arg_fault_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_arg_fault.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/fsgsbase_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 fsgsbase.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_rip_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_rip.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_numbering_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_numbering.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ldt_gdt_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ptrace_syscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscall.c -lrt -ldl
TAP version 13
1..40
# selftests: x86: single_step_syscall_32
# [RUN]	Set TF and check nop
# [OK]	Survived with TF set and 14 traps
# [RUN]	Set TF and check int80
# [OK]	Survived with TF set and 14 traps
# [RUN]	Set TF and check a fast syscall
# [OK]	Survived with TF set and 43 traps
# [RUN]	Fast syscall with TF cleared
# [OK]	Nothing unexpected happened
# [RUN]	Set TF and check SYSENTER
# 	Got SIGSEGV with RIP=f7f47569, TF=256
# [RUN]	Fast syscall with TF cleared
# [OK]	Nothing unexpected happened
ok 1 selftests: x86: single_step_syscall_32
# selftests: x86: sysret_ss_attrs_32
# [RUN]	Syscalls followed by SS validation
# [OK]	We survived
ok 2 selftests: x86: sysret_ss_attrs_32
# selftests: x86: syscall_nt_32
# [RUN]	Set NT and issue a syscall
# [OK]	The syscall worked and flags are still set
# [RUN]	Set NT|TF and issue a syscall
# [OK]	The syscall worked and flags are still set
ok 3 selftests: x86: syscall_nt_32
# selftests: x86: test_mremap_vdso_32
# 	AT_SYSINFO_EHDR is 0xf7fbb000
# [NOTE]	Moving vDSO: [0xf7fbb000, 0xf7fbc000] -> [0xf7fb4000, 0xf7fb5000]
# [NOTE]	vDSO partial move failed, will try with bigger size
# [NOTE]	Moving vDSO: [0xf7fbb000, 0xf7fbd000] -> [0xf7fb3000, 0xf7fb5000]
# [OK]
ok 4 selftests: x86: test_mremap_vdso_32
# selftests: x86: check_initial_reg_state_32
# [OK]	All GPRs except SP are 0
# [OK]	FLAGS is 0x202
ok 5 selftests: x86: check_initial_reg_state_32
# selftests: x86: sigreturn_32
# [OK]	set_thread_area refused 16-bit data
# [OK]	set_thread_area refused 16-bit data
# [RUN]	Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 64-bit CS (33), 16-bit SS (3f)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 16-bit CS (37), 16-bit SS (3f)
# [OK]	all registers okay
# [RUN]	64-bit CS (33), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	32-bit CS (23), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	16-bit CS (37), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	64-bit CS (33), bogus SS (23)
# [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
# [RUN]	32-bit CS (23), bogus SS (23)
# [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
# [RUN]	16-bit CS (37), bogus SS (23)
# [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
# [RUN]	32-bit CS (4f), bogus SS (2b)
# [OK]	Got #NP(0x4c) (i.e. LDT index 9, Bus error)
# [RUN]	32-bit CS (23), bogus SS (57)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
ok 6 selftests: x86: sigreturn_32
# selftests: x86: iopl_32
# [OK]	CLI faulted
# [OK]	STI faulted
# [OK]	outb to 0x80 worked
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# 	child: set IOPL to 3
# [RUN]	child: write to 0x80
# [OK]	CLI faulted
# [OK]	STI faulted
# [OK]	outb to 0x80 worked
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [OK]	Child succeeded
# [RUN]	parent: write to 0x80 (should fail)
# [OK]	outb to 0x80 failed
# [OK]	CLI faulted
# [OK]	STI faulted
# 	iopl(3)
# 	Drop privileges
# [RUN]	iopl(3) unprivileged but with IOPL==3
# [RUN]	iopl(0) unprivileged
# [RUN]	iopl(3) unprivileged
# [OK]	Failed as expected
ok 7 selftests: x86: iopl_32
# selftests: x86: ioperm_32
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	enable 0x80
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	disable 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	child: check that we inherited permissions
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	child: Extend permissions to 0x81
# [RUN]	child: Drop permissions to 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	enable 0x80
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	disable 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [OK]	Child succeeded
# 	Verify that unsharing the bitmap worked
# [OK]	outb to 0x80 worked
# 	Drop privileges
# [RUN]	disable 0x80
# [OK]	it worked
# [RUN]	enable 0x80 again
# [OK]	it failed
ok 8 selftests: x86: ioperm_32
# selftests: x86: protection_keys_32
# has pku: 0
# running PKEY tests for unsupported CPU/OS
ok 9 selftests: x86: protection_keys_32
# selftests: x86: test_vdso_32
# Warning: failed to find getcpu in vDSO
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME (0)...
# 	1592703243.509739377 1592703243.509743541 1592703243.509743738
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC (1)...
# 	37.692899478 37.692899892 37.692900056
# [RUN]	Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)...
# 	0.000721539 0.000722258 0.000722811
# [RUN]	Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)...
# 	0.000724733 0.000725262 0.000725781
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)...
# 	36.495366960 36.495367323 36.495367534
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)...
# 	1592703243.509355978 1592703243.509355978 1592703243.509355978
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)...
# 	37.692508963 37.692508963 37.692508963
# [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME (7)...
# 	37.692913025 37.692913368 37.692913525
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)...
# 	1592703243.509762027 1592703243.509762534 1592703243.509763023
# [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)...
# 	37.692917482 37.692917992 37.692918488
# [RUN]	Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock CLOCK_TAI (11)...
# 	1592703243.509768408 1592703243.509768752 1592703243.509768910
# [RUN]	Testing clock_gettime for clock invalid (-1)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock invalid (-2147483648)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock invalid (2147483647)...
# [OK]	No such clock.
# [RUN]	Testing gettimeofday...
# 	1592703243.509773 1592703243.509774 1592703243.509774
# [OK]	timezones match: minuteswest=-480, dsttime=0
# [RUN]	Testing getcpu...
# [OK]	CPU 0: syscall: cpu 0, node 0
# [OK]	CPU 1: syscall: cpu 1, node 0
# [OK]	CPU 2: syscall: cpu 2, node 0
# [OK]	CPU 3: syscall: cpu 3, node 0
# [OK]	CPU 4: syscall: cpu 4, node 0
# [OK]	CPU 5: syscall: cpu 5, node 0
# [OK]	CPU 6: syscall: cpu 6, node 0
# [OK]	CPU 7: syscall: cpu 7, node 0
ok 10 selftests: x86: test_vdso_32
# selftests: x86: test_vsyscall_32
# [NOTE]	failed to find getcpu in vDSO
# [RUN]	test gettimeofday()
# 	vDSO time offsets: 0.000004 0.000000
# [OK]	vDSO gettimeofday()'s timeval was okay
# [RUN]	test time()
# [OK]	vDSO time() is okay
# [RUN]	getcpu() on CPU 0
# [RUN]	getcpu() on CPU 1
ok 11 selftests: x86: test_vsyscall_32
# selftests: x86: mov_ss_trap_32
# 	SS = 0x2b, &SS = 0x0x804d11c
# 	PR_SET_PTRACER_ANY succeeded
# 	Set up a watchpoint
# 	DR0 = 804d11c, DR1 = 8048863, DR7 = 7000a
# 	SS = 0x2b, &SS = 0x0x804d11c
# 	PR_SET_PTRACER_ANY succeeded
# 	Set up a watchpoint
# [RUN]	Read from watched memory (should get SIGTRAP)
# 	Got SIGTRAP with RIP=80486ed, EFLAGS.RF=0
# [RUN]	MOV SS; INT3
# 	Got SIGTRAP with RIP=80486fe, EFLAGS.RF=0
# [RUN]	MOV SS; INT 3
# 	Got SIGTRAP with RIP=8048710, EFLAGS.RF=0
# [RUN]	MOV SS; CS CS INT3
# 	Got SIGTRAP with RIP=8048723, EFLAGS.RF=0
# [RUN]	MOV SS; CSx14 INT3
# 	Got SIGTRAP with RIP=8048742, EFLAGS.RF=0
# [RUN]	MOV SS; INT 4
# 	Got SIGSEGV with RIP=804876c
# [RUN]	MOV SS; INTO
# 	Got SIGTRAP with RIP=804879c, EFLAGS.RF=0
# [RUN]	MOV SS; ICEBP
# 	Got SIGTRAP with RIP=8048b11, EFLAGS.RF=0
# [RUN]	MOV SS; CLI
# 	Got SIGSEGV with RIP=8048ad6
# [RUN]	MOV SS; #PF
# 	Got SIGSEGV with RIP=8048a98
# [RUN]	MOV SS; INT 1
# 	Got SIGSEGV with RIP=8048843
# [RUN]	MOV SS; breakpointed NOP
# 	Got SIGTRAP with RIP=8048864, EFLAGS.RF=0
# [RUN]	MOV SS; SYSENTER
# 	Got SIGSEGV with RIP=f7f3c569
# [RUN]	MOV SS; INT $0x80
# [OK]	I aten't dead
ok 12 selftests: x86: mov_ss_trap_32
# selftests: x86: syscall_arg_fault_32
# [RUN]	SYSENTER with invalid state
# [OK]	Seems okay
# [RUN]	SYSCALL with invalid state
# [SKIP]	Illegal instruction
# [RUN]	SYSENTER with TF and invalid state
# [OK]	Seems okay
# [RUN]	SYSCALL with TF and invalid state
# [SKIP]	Illegal instruction
ok 13 selftests: x86: syscall_arg_fault_32
# selftests: x86: entry_from_vm86_32
# [RUN]	#BR from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SYSENTER from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SYSCALL from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	STI with VIP set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP set and IF clear from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP and IF set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP clear and IF set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	INT3 from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	int80 from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	UMIP tests from vm86 mode
# [SKIP]	vm86 not supported
# [INFO]	Result from SMSW:[0x0000]
# [INFO]	Result from SIDT: limit[0x0000]base[0x00000000]
# [INFO]	Result from SGDT: limit[0x0000]base[0x00000000]
# [PASS]	All the results from SMSW are identical.
# [PASS]	All the results from SGDT are identical.
# [PASS]	All the results from SIDT are identical.
# [RUN]	STR instruction from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SLDT instruction from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	Execute null pointer from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	#BR from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SYSENTER from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SYSCALL from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	STI with VIP set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP set and IF clear from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP and IF set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP clear and IF set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	INT3 from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	int80 from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	UMIP tests from vm86 mode
# [SKIP]	vm86 not supported
# [INFO]	Result from SMSW:[0x0000]
# [INFO]	Result from SIDT: limit[0x0000]base[0x00000000]
# [INFO]	Result from SGDT: limit[0x0000]base[0x00000000]
# [PASS]	All the results from SMSW are identical.
# [PASS]	All the results from SGDT are identical.
# [PASS]	All the results from SIDT are identical.
# [RUN]	STR instruction from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SLDT instruction from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	Execute null pointer from vm86 mode
# [SKIP]	vm86 not supported
ok 14 selftests: x86: entry_from_vm86_32
# selftests: x86: test_syscall_vdso_32
# [RUN]	Executing 6-argument 32-bit syscall via VDSO
# [WARN]	Flags before=0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c
# [WARN]	Flags  after=0000000000200682 id 0 00 d i s 0 0 1 
# [WARN]	Flags change=0000000000000855 0 00 o z 0 a 0 p 0 c
# [OK]	Arguments are preserved across syscall
# [NOTE]	R11 has changed:0000000000200682 - assuming clobbered by SYSRET insn
# [OK]	R8..R15 did not leak kernel data
# [RUN]	Executing 6-argument 32-bit syscall via INT 80
# [OK]	Arguments are preserved across syscall
# [OK]	R8..R15 did not leak kernel data
# [RUN]	Executing 6-argument 32-bit syscall via VDSO
# [WARN]	Flags before=0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c
# [WARN]	Flags  after=0000000000200686 id 0 00 d i s 0 0 p 1 
# [WARN]	Flags change=0000000000000851 0 00 o z 0 a 0 0 c
# [OK]	Arguments are preserved across syscall
# [NOTE]	R11 has changed:0000000000200686 - assuming clobbered by SYSRET insn
# [OK]	R8..R15 did not leak kernel data
# [RUN]	Executing 6-argument 32-bit syscall via INT 80
# [OK]	Arguments are preserved across syscall
# [OK]	R8..R15 did not leak kernel data
# [RUN]	Running tests under ptrace
ok 15 selftests: x86: test_syscall_vdso_32
# selftests: x86: unwind_vdso_32
# 	AT_SYSINFO is 0xf7eed560
# [OK]	AT_SYSINFO maps to linux-gate.so.1, loaded at 0x0xf7eed000
# [RUN]	Set TF and check a fast syscall
# 	In vsyscall at 0xf7eed560, returning to 0xf7ca5737
# 	SIGTRAP at 0xf7eed560
# 	  0xf7eed560
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed561
# 	  0xf7eed561
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed562
# 	  0xf7eed562
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed563
# 	  0xf7eed563
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed565
# 	  0xf7eed565
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed56a
# 	  0xf7eed56a
# 	  0xf7ca5737
# [OK]	  NR = 1685, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed56b
# 	  0xf7eed56b
# 	  0xf7ca5737
# [OK]	  NR = 1685, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed56c
# 	  0xf7eed56c
# 	  0xf7ca5737
# [OK]	  NR = 1685, args = 1, 2, 3, 4, 5, 6
# 	Vsyscall is done
# [OK]	All is well
ok 16 selftests: x86: unwind_vdso_32
# selftests: x86: test_FCMOV_32
# [RUN]	Testing fcmovCC instructions
# [OK]	fcmovCC
ok 17 selftests: x86: test_FCMOV_32
# selftests: x86: test_FCOMI_32
# [RUN]	Testing f[u]comi[p] instructions
# [OK]	f[u]comi[p]
ok 18 selftests: x86: test_FCOMI_32
# selftests: x86: test_FISTTP_32
# [RUN]	Testing fisttp instructions
# [OK]	fisttp
ok 19 selftests: x86: test_FISTTP_32
# selftests: x86: vdso_restorer_32
# [RUN]	Raise a signal, SA_SIGINFO, sa.restorer == NULL
# [OK]	SA_SIGINFO handler returned successfully
# [RUN]	Raise a signal, !SA_SIGINFO, sa.restorer == NULL
# [OK]	!SA_SIGINFO handler returned successfully
ok 20 selftests: x86: vdso_restorer_32
# selftests: x86: ldt_gdt_32
# [NOTE]	set_thread_area is available; will use GDT index 13
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
# [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [RUN]	Test fork
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 0 is invalid
# [NOTE]	set_thread_area is available; will use GDT index 13
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
# [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [RUN]	Test fork
# [OK]	Child succeeded
# [RUN]	Test size
# [DONE]	Size test
# [OK]	modify_ldt failure 22
# [OK]	LDT entry 0 has AR 0x0000F300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x0000F100 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000001
# [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000000
# [OK]	LDT entry 0 is invalid
# [OK]	LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF
# [OK]	GDT entry 13 has AR 0x0040F300 and limit 0x000FFFFF
# [OK]	LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF
# [OK]	GDT entry 13 has AR 0x00C0F300 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF
# [OK]	GDT entry 13 has AR 0x00C0F100 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF
# [OK]	GDT entry 13 has AR 0x00C0F700 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF
# [OK]	GDT entry 13 has AR 0x00C0F500 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 is invalid
# [RUN]	Cross-CPU LDT invalidation
# [OK]	All 5 iterations succeeded
# [RUN]	Test exec
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A
# [OK]	Child succeeded
# [OK]	Invalidate DS with set_thread_area: new DS = 0x0
# [OK]	Invalidate ES with set_thread_area: new ES = 0x0
# [OK]	Invalidate FS with set_thread_area: new FS = 0x0
# [OK]	Invalidate GS with set_thread_area: new GS = 0x0
ok 21 selftests: x86: ldt_gdt_32
# selftests: x86: ptrace_syscall_32
# [RUN]	Check int80 return regs
# [OK]	getpid() preserves regs
# [OK]	kill(getpid(), SIGUSR1) preserves regs
# [RUN]	Check AT_SYSINFO return regs
# [OK]	getpid() preserves regs
# [OK]	kill(getpid(), SIGUSR1) preserves regs
# [RUN]	ptrace-induced syscall restart
# [RUN]	SYSEMU
# [OK]	Initial nr and args are correct
# [RUN]	Restart the syscall (ip = 0xf7f11569)
# [OK]	Restarted nr and args are correct
# [RUN]	Change nr and args and restart the syscall (ip = 0xf7f11569)
# [OK]	Replacement nr and args are correct
# [OK]	Child exited cleanly
# [RUN]	kernel syscall restart under ptrace
# [RUN]	SYSCALL
# [OK]	Initial nr and args are correct
# [RUN]	SYSCALL
# [OK]	Args after SIGUSR1 are correct (ax = -514)
# [OK]	Child got SIGUSR1
# [RUN]	Step again
# [OK]	pause(2) restarted correctly
ok 22 selftests: x86: ptrace_syscall_32
# selftests: x86: single_step_syscall_64
# [RUN]	Set TF and check nop
# [OK]	Survived with TF set and 9 traps
# [RUN]	Set TF and check syscall-less opportunistic sysret
# [OK]	Survived with TF set and 12 traps
# [RUN]	Set TF and check int80
# [OK]	Survived with TF set and 9 traps
# [RUN]	Set TF and check a fast syscall
# [OK]	Survived with TF set and 22 traps
# [RUN]	Fast syscall with TF cleared
# [OK]	Nothing unexpected happened
# [RUN]	Set TF and check SYSENTER
# 	Got SIGSEGV with RIP=fb0dc569, TF=256
# [RUN]	Fast syscall with TF cleared
# [OK]	Nothing unexpected happened
ok 23 selftests: x86: single_step_syscall_64
# selftests: x86: sysret_ss_attrs_64
# [RUN]	Syscalls followed by SS validation
# [OK]	We survived
ok 24 selftests: x86: sysret_ss_attrs_64
# selftests: x86: syscall_nt_64
# [RUN]	Set NT and issue a syscall
# [OK]	The syscall worked and flags are still set
# [RUN]	Set NT|TF and issue a syscall
# [OK]	The syscall worked and flags are still set
ok 25 selftests: x86: syscall_nt_64
# selftests: x86: test_mremap_vdso_64
# 	AT_SYSINFO_EHDR is 0x7ffd41fec000
# [NOTE]	Moving vDSO: [0x7ffd41fec000, 0x7ffd41fed000] -> [0x7f1297c20000, 0x7f1297c21000]
# [NOTE]	vDSO partial move failed, will try with bigger size
# [NOTE]	Moving vDSO: [0x7ffd41fec000, 0x7ffd41fee000] -> [0x7f1297bf7000, 0x7f1297bf9000]
# [OK]
ok 26 selftests: x86: test_mremap_vdso_64
# selftests: x86: check_initial_reg_state_64
# [OK]	All GPRs except SP are 0
# [OK]	FLAGS is 0x202
ok 27 selftests: x86: check_initial_reg_state_64
# selftests: x86: sigreturn_64
# [OK]	set_thread_area refused 16-bit data
# [OK]	set_thread_area refused 16-bit data
# [RUN]	Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT)
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 64-bit CS (33), 16-bit SS (3f)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 16-bit CS (37), 16-bit SS (3f)
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
# 	Corrupting SS on return to 64-bit mode
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
# 	Corrupting SS on return to 64-bit mode
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	64-bit CS (33), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	32-bit CS (23), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	16-bit CS (37), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	64-bit CS (33), bogus SS (33)
# [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
# [RUN]	32-bit CS (23), bogus SS (33)
# [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
# [RUN]	16-bit CS (37), bogus SS (33)
# [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
# [RUN]	32-bit CS (4f), bogus SS (2b)
# [OK]	Got #NP(0x4c) (i.e. LDT index 9, Bus error)
# [RUN]	32-bit CS (23), bogus SS (57)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	Clear UC_STRICT_RESTORE_SS and corrupt SS
# [OK]	It worked
ok 28 selftests: x86: sigreturn_64
# selftests: x86: iopl_64
# [OK]	CLI faulted
# [OK]	STI faulted
# [OK]	outb to 0x80 worked
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# 	child: set IOPL to 3
# [RUN]	child: write to 0x80
# [OK]	CLI faulted
# [OK]	STI faulted
# [OK]	outb to 0x80 worked
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [OK]	Child succeeded
# [RUN]	parent: write to 0x80 (should fail)
# [OK]	outb to 0x80 failed
# [OK]	CLI faulted
# [OK]	STI faulted
# 	iopl(3)
# 	Drop privileges
# [RUN]	iopl(3) unprivileged but with IOPL==3
# [RUN]	iopl(0) unprivileged
# [RUN]	iopl(3) unprivileged
# [OK]	Failed as expected
ok 29 selftests: x86: iopl_64
# selftests: x86: ioperm_64
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	enable 0x80
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	disable 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	child: check that we inherited permissions
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	child: Extend permissions to 0x81
# [RUN]	child: Drop permissions to 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	enable 0x80
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	disable 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [OK]	Child succeeded
# 	Verify that unsharing the bitmap worked
# [OK]	outb to 0x80 worked
# 	Drop privileges
# [RUN]	disable 0x80
# [OK]	it worked
# [RUN]	enable 0x80 again
# [OK]	it failed
ok 30 selftests: x86: ioperm_64
# selftests: x86: protection_keys_64
# has pku: 0
# running PKEY tests for unsupported CPU/OS
ok 31 selftests: x86: protection_keys_64
# selftests: x86: test_vdso_64
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME (0)...
# 	1592703243.874277468 1592703243.874279945 1592703243.874280100
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC (1)...
# 	38.057434990 38.057435414 38.057435549
# [RUN]	Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)...
# 	0.000511917 0.000512569 0.000513104
# [RUN]	Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)...
# 	0.000514396 0.000514928 0.000515432
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)...
# 	36.859901097 36.859901462 36.859901594
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)...
# 	1592703243.873355977 1592703243.873355977 1592703243.873355977
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)...
# 	38.056508962 38.056508962 38.056508962
# [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME (7)...
# 	38.057446213 38.057446568 38.057446697
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)...
# 	1592703243.874294924 1592703243.874295411 1592703243.874295887
# [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)...
# 	38.057449863 38.057450360 38.057450848
# [RUN]	Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock CLOCK_TAI (11)...
# 	1592703243.874300587 1592703243.874300943 1592703243.874301081
# [RUN]	Testing clock_gettime for clock invalid (-1)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock invalid (-2147483648)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock invalid (2147483647)...
# [OK]	No such clock.
# [RUN]	Testing gettimeofday...
# 	1592703243.874305 1592703243.874305 1592703243.874305
# [OK]	timezones match: minuteswest=-480, dsttime=0
# [RUN]	Testing getcpu...
# [OK]	CPU 0: syscall: cpu 0, node 0 vdso: cpu 0, node 0 vsyscall: cpu 0, node 0
# [OK]	CPU 1: syscall: cpu 1, node 0 vdso: cpu 1, node 0 vsyscall: cpu 1, node 0
# [OK]	CPU 2: syscall: cpu 2, node 0 vdso: cpu 2, node 0 vsyscall: cpu 2, node 0
# [OK]	CPU 3: syscall: cpu 3, node 0 vdso: cpu 3, node 0 vsyscall: cpu 3, node 0
# [OK]	CPU 4: syscall: cpu 4, node 0 vdso: cpu 4, node 0 vsyscall: cpu 4, node 0
# [OK]	CPU 5: syscall: cpu 5, node 0 vdso: cpu 5, node 0 vsyscall: cpu 5, node 0
# [OK]	CPU 6: syscall: cpu 6, node 0 vdso: cpu 6, node 0 vsyscall: cpu 6, node 0
# [OK]	CPU 7: syscall: cpu 7, node 0 vdso: cpu 7, node 0 vsyscall: cpu 7, node 0
ok 32 selftests: x86: test_vdso_64
# selftests: x86: test_vsyscall_64
# 	vsyscall map: ffffffffff600000-ffffffffff601000 r-xp 00000000 00:00 0                  [vsyscall]
# 	vsyscall permissions are r-x
# [RUN]	test gettimeofday()
# 	vDSO time offsets: 0.000002 0.000001
# [OK]	vDSO gettimeofday()'s timeval was okay
# 	vsyscall time offsets: 0.000003 0.000000
# [OK]	vsyscall gettimeofday()'s timeval was okay
# [RUN]	test time()
# [OK]	vDSO time() is okay
# [OK]	vsyscall time() is okay
# [RUN]	getcpu() on CPU 0
# [OK]	vDSO reported correct CPU
# [OK]	vDSO reported correct node
# [OK]	vsyscall reported correct CPU
# [OK]	vsyscall reported correct node
# [RUN]	getcpu() on CPU 1
# [OK]	vDSO reported correct CPU
# [OK]	vDSO reported correct node
# [OK]	vsyscall reported correct CPU
# [OK]	vsyscall reported correct node
# [RUN]	Checking read access to the vsyscall page
# [OK]	We have read access
# [RUN]	process_vm_readv() from vsyscall page
# [OK]	It worked and read correct data
# [RUN]	checking that vsyscalls are emulated
# [OK]	vsyscalls are emulated (1 instructions in vsyscall page)
ok 33 selftests: x86: test_vsyscall_64
# selftests: x86: mov_ss_trap_64
# 	SS = 0x2b, &SS = 0x0x604188
# 	PR_SET_PTRACER_ANY succeeded
# 	Set up a watchpoint
# 	DR0 = 604188, DR1 = 400a13, DR7 = 7000a
# 	SS = 0x2b, &SS = 0x0x604188
# 	PR_SET_PTRACER_ANY succeeded
# 	Set up a watchpoint
# [RUN]	Read from watched memory (should get SIGTRAP)
# 	Got SIGTRAP with RIP=4008c8, EFLAGS.RF=0
# [RUN]	MOV SS; INT3
# 	Got SIGTRAP with RIP=4008db, EFLAGS.RF=0
# [RUN]	MOV SS; INT 3
# 	Got SIGTRAP with RIP=4008ef, EFLAGS.RF=0
# [RUN]	MOV SS; CS CS INT3
# 	Got SIGTRAP with RIP=400904, EFLAGS.RF=0
# [RUN]	MOV SS; CSx14 INT3
# 	Got SIGTRAP with RIP=400925, EFLAGS.RF=0
# [RUN]	MOV SS; INT 4
# 	Got SIGSEGV with RIP=40094f
# [RUN]	MOV SS; ICEBP
# 	Got SIGTRAP with RIP=400ca3, EFLAGS.RF=0
# [RUN]	MOV SS; CLI
# 	Got SIGSEGV with RIP=400c74
# [RUN]	MOV SS; #PF
# 	Got SIGSEGV with RIP=400c3f
# [RUN]	MOV SS; INT 1
# 	Got SIGSEGV with RIP=400c10
# [RUN]	MOV SS; SYSCALL
# [RUN]	MOV SS; breakpointed NOP
# 	Got SIGTRAP with RIP=400a14, EFLAGS.RF=0
# [RUN]	MOV SS; SYSENTER
# 	Got SIGSEGV with RIP=e29bd569
# [RUN]	MOV SS; INT $0x80
# [OK]	I aten't dead
ok 34 selftests: x86: mov_ss_trap_64
# selftests: x86: syscall_arg_fault_64
# [RUN]	SYSENTER with invalid state
# [OK]	Seems okay
# [RUN]	SYSCALL with invalid state
# [OK]	SYSCALL returned normally
# [RUN]	SYSENTER with TF and invalid state
# [OK]	Seems okay
# [RUN]	SYSCALL with TF and invalid state
# [OK]	SYSCALL returned normally
ok 35 selftests: x86: syscall_arg_fault_64
# selftests: x86: fsgsbase_64
# 	FSGSBASE instructions are disabled
# [RUN]	ARCH_SET_GS to 0x0
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x1
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x200000000
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x0
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x200000000
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x1
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x0 then mov 0 to %gs
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x1 then mov 0 to %gs
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x200000000 then mov 0 to %gs
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x0 then mov 0 to %gs and schedule 
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x1 then mov 0 to %gs and schedule 
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x200000000 then mov 0 to %gs and schedule 
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x1
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x1
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x1
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x1
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x200000000
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x200000000
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x200000000
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x200000000
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0), clear gs, then manipulate GSBASE in a different thread
# 	using LDT slot 0
# [OK]	GSBASE remained 0
# [OK]	GS was reset as expected
ok 36 selftests: x86: fsgsbase_64
# selftests: x86: sysret_rip_64
# [RUN]	sigreturn to 0x800000000000
# [OK]	Got SIGSEGV at RIP=0x800000000000
# [RUN]	sigreturn to 0x1000000000000
# [OK]	Got SIGSEGV at RIP=0x1000000000000
# [RUN]	sigreturn to 0x2000000000000
# [OK]	Got SIGSEGV at RIP=0x2000000000000
# [RUN]	sigreturn to 0x4000000000000
# [OK]	Got SIGSEGV at RIP=0x4000000000000
# [RUN]	sigreturn to 0x8000000000000
# [OK]	Got SIGSEGV at RIP=0x8000000000000
# [RUN]	sigreturn to 0x10000000000000
# [OK]	Got SIGSEGV at RIP=0x10000000000000
# [RUN]	sigreturn to 0x20000000000000
# [OK]	Got SIGSEGV at RIP=0x20000000000000
# [RUN]	sigreturn to 0x40000000000000
# [OK]	Got SIGSEGV at RIP=0x40000000000000
# [RUN]	sigreturn to 0x80000000000000
# [OK]	Got SIGSEGV at RIP=0x80000000000000
# [RUN]	sigreturn to 0x100000000000000
# [OK]	Got SIGSEGV at RIP=0x100000000000000
# [RUN]	sigreturn to 0x200000000000000
# [OK]	Got SIGSEGV at RIP=0x200000000000000
# [RUN]	sigreturn to 0x400000000000000
# [OK]	Got SIGSEGV at RIP=0x400000000000000
# [RUN]	sigreturn to 0x800000000000000
# [OK]	Got SIGSEGV at RIP=0x800000000000000
# [RUN]	sigreturn to 0x1000000000000000
# [OK]	Got SIGSEGV at RIP=0x1000000000000000
# [RUN]	sigreturn to 0x2000000000000000
# [OK]	Got SIGSEGV at RIP=0x2000000000000000
# [RUN]	sigreturn to 0x4000000000000000
# [OK]	Got SIGSEGV at RIP=0x4000000000000000
# [RUN]	sigreturn to 0x8000000000000000
# [OK]	Got SIGSEGV at RIP=0x8000000000000000
# [RUN]	Trying a SYSCALL that falls through to 0x7fffffffe000
# [OK]	We survived
# [RUN]	Trying a SYSCALL that falls through to 0x7ffffffff000
# [OK]	We survived
# [RUN]	Trying a SYSCALL that falls through to 0x800000000000
# [OK]	mremap to 0x7ffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0xfffffffff000
# [OK]	mremap to 0xffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1000000000000
# [OK]	mremap to 0xfffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1fffffffff000
# [OK]	mremap to 0x1ffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x2000000000000
# [OK]	mremap to 0x1fffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x3fffffffff000
# [OK]	mremap to 0x3ffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x4000000000000
# [OK]	mremap to 0x3fffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x7fffffffff000
# [OK]	mremap to 0x7ffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x8000000000000
# [OK]	mremap to 0x7fffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0xffffffffff000
# [OK]	mremap to 0xfffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x10000000000000
# [OK]	mremap to 0xffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffff000
# [OK]	mremap to 0x1fffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x20000000000000
# [OK]	mremap to 0x1ffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffff000
# [OK]	mremap to 0x3fffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x40000000000000
# [OK]	mremap to 0x3ffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffff000
# [OK]	mremap to 0x7fffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x80000000000000
# [OK]	mremap to 0x7ffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0xfffffffffff000
# [OK]	mremap to 0xffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x100000000000000
# [OK]	mremap to 0xfffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1fffffffffff000
# [OK]	mremap to 0x1ffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x200000000000000
# [OK]	mremap to 0x1fffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x3fffffffffff000
# [OK]	mremap to 0x3ffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x400000000000000
# [OK]	mremap to 0x3fffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x7fffffffffff000
# [OK]	mremap to 0x7ffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x800000000000000
# [OK]	mremap to 0x7fffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0xffffffffffff000
# [OK]	mremap to 0xfffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1000000000000000
# [OK]	mremap to 0xffffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffffff000
# [OK]	mremap to 0x1fffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x2000000000000000
# [OK]	mremap to 0x1ffffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffffff000
# [OK]	mremap to 0x3fffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x4000000000000000
# [OK]	mremap to 0x3ffffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffffff000
# [OK]	mremap to 0x7fffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x8000000000000000
# [OK]	mremap to 0x7ffffffffffff000 failed
ok 37 selftests: x86: sysret_rip_64
# selftests: x86: syscall_numbering_64
# 	Checking for x32... not supported
# [RUN]	Checking syscalls 512-547
# [RUN]	Checking some 64-bit syscalls in x32 range
# [RUN]	Checking numbers above 2^32-1
# [OK]	They all returned -ENOSYS
ok 38 selftests: x86: syscall_numbering_64
# selftests: x86: ldt_gdt_64
# [NOTE]	set_thread_area is available; will use GDT index 12
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
# [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [RUN]	Test fork
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 0 is invalid
# [NOTE]	set_thread_area is available; will use GDT index 12
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
# [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [RUN]	Test fork
# [OK]	Child succeeded
# [RUN]	Test size
# [DONE]	Size test
# [OK]	modify_ldt failure 22
# [OK]	LDT entry 0 has AR 0x0000F300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x0000F100 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000001
# [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000000
# [OK]	LDT entry 0 is invalid
# [OK]	LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF
# [OK]	LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 is invalid
# [RUN]	Cross-CPU LDT invalidation
# [OK]	All 5 iterations succeeded
# [RUN]	Test exec
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A
# [OK]	Child succeeded
# [OK]	Invalidate DS with set_thread_area: new DS = 0x0
# [OK]	Invalidate ES with set_thread_area: new ES = 0x0
# [OK]	Invalidate FS with set_thread_area: new FS = 0x0
# [OK]	New FSBASE was zero
# [OK]	Invalidate GS with set_thread_area: new GS = 0x0
# [OK]	New GSBASE was zero
ok 39 selftests: x86: ldt_gdt_64
# selftests: x86: ptrace_syscall_64
# [RUN]	Check int80 return regs
# [OK]	getpid() preserves regs
# [OK]	kill(getpid(), SIGUSR1) preserves regs
# [RUN]	ptrace-induced syscall restart
# [RUN]	SYSEMU
# [OK]	Initial nr and args are correct
# [RUN]	Restart the syscall (ip = 0x7f877c0d2f49)
# [OK]	Restarted nr and args are correct
# [RUN]	Change nr and args and restart the syscall (ip = 0x7f877c0d2f49)
# [OK]	Replacement nr and args are correct
# [OK]	Child exited cleanly
# [RUN]	kernel syscall restart under ptrace
# [RUN]	SYSCALL
# [OK]	Initial nr and args are correct
# [RUN]	SYSCALL
# [OK]	Args after SIGUSR1 are correct (ax = -514)
# [OK]	Child got SIGUSR1
# [RUN]	Step again
# [OK]	pause(2) restarted correctly
ok 40 selftests: x86: ptrace_syscall_64
make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86'

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename="job.yaml"

---

#! jobs/kernel-selftests-x86.yaml
suite: kernel-selftests
testcase: kernel-selftests
category: functional
need_memory: 2G
need_cpu: 2
kernel-selftests:
  group: kselftests-x86
kernel_cmdline: erst_disable
job_origin: "/lkp-src/allot/cyclic:p1:linux-devel:devel-hourly/lkp-skl-d01/kernel-selftests-x86.yaml"

#! queue options
queue_cmdline_keys:
- branch
- commit
queue: bisect
testbox: lkp-skl-d01
tbox_group: lkp-skl-d01
kconfig: x86_64-rhel-7.6
submit_id: 5eeea2bf81e6c221c69cbf90
job_file: "/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-8646-dktou8-0.yaml"
id: 5a08a9af18d0fc664f0fed4d83c35e5c19e6014a
queuer_version: "/lkp-src"

#! hosts/lkp-skl-d01
model: Skylake
nr_cpu: 8
memory: 16G
nr_hdd_partitions: 1
hdd_partitions: "/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part1"
swap_partitions: "/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part3"
rootfs_partition: "/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part2"
brand: Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz
cpu_info: skylake i7-6700
bios_version: 1.2.8

#! include/category/functional
kmsg: 
heartbeat: 
meminfo: 

#! include/queue/cyclic
commit: d83f959b5e7a6378a4afbff23de2a2d064d95749

#! include/testbox/lkp-skl-d01
need_kconfig_hw:
- CONFIG_E1000E=y
- CONFIG_SATA_AHCI
ucode: '0xdc'

#! include/kernel-selftests
need_kernel_headers: true
need_kernel_selftests: true
need_kconfig:
- CONFIG_POSIX_TIMERS=y ~ ">= v4.10-rc1"
enqueue_time: 2020-06-21 07:58:55.999800978 +08:00
_id: 5eeea2bf81e6c221c69cbf90
_rt: "/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749"

#! schedule options
user: lkp
compiler: gcc-9
head_commit: 5738b9d0c91e26c87c93a03972cc1a5a809d4af6
base_commit: b3a9e3b9622ae10064826dccb4f7a52bd88c7407
branch: linux-devel/devel-hourly-2020061608
rootfs: debian-x86_64-20191114.cgz
result_root: "/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/0"
scheduler_version: "/lkp/lkp/.src-20200619-190700"
LKP_SERVER: inn
arch: x86_64
max_uptime: 3600
initrd: "/osimage/debian/debian-x86_64-20191114.cgz"
bootloader_append:
- root=/dev/ram0
- user=lkp
- job=/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-8646-dktou8-0.yaml
- ARCH=x86_64
- kconfig=x86_64-rhel-7.6
- branch=linux-devel/devel-hourly-2020061608
- commit=d83f959b5e7a6378a4afbff23de2a2d064d95749
- BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6
- erst_disable
- max_uptime=3600
- RESULT_ROOT=/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/0
- LKP_SERVER=inn
- nokaslr
- selinux=0
- debug
- apic=debug
- sysrq_always_enabled
- rcupdate.rcu_cpu_stall_timeout=100
- net.ifnames=0
- printk.devkmsg=on
- panic=-1
- softlockup_panic=1
- nmi_watchdog=panic
- oops=panic
- load_ramdisk=2
- prompt_ramdisk=0
- drbd.minor_count=8
- systemd.log_level=err
- ignore_loglevel
- console=tty0
- earlyprintk=ttyS0,115200
- console=ttyS0,115200
- vga=normal
- rw
modules_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/modules.cgz"
bm_initrd: "/osimage/deps/debian-x86_64-20180403.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/lkp_2019-08-05.cgz,/osimage/deps/debian-x86_64-20180403.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/kernel-selftests_20200428.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/kernel-selftests-x86_64-468f787f-1_20200612.cgz,/osimage/deps/debian-x86_64-20180403.cgz/hw_2020-01-02.cgz"
linux_headers_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/linux-headers.cgz"
linux_selftests_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/linux-selftests.cgz"
ucode_initrd: "/osimage/ucode/intel-ucode-20191114.cgz"
lkp_initrd: "/osimage/user/lkp/lkp-x86_64.cgz"
site: inn

#! /lkp/lkp/.src-20200618-180844/include/site/inn
LKP_CGI_PORT: 80
LKP_CIFS_PORT: 139
oom-killer: 
watchdog: 

#! runtime status
last_kernel: 4.20.0
schedule_notify_address: 

#! user overrides
kernel: "/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6"
dequeue_time: 2020-06-21 08:10:16.603357361 +08:00

#! /lkp/lkp/.src-20200619-190700/include/site/inn
job_state: finished
loadavg: 0.86 0.21 0.07 3/175 2088
start_time: '1592698265'
end_time: '1592698269'
version: "/lkp/lkp/.src-20200619-190732:c0ef8a7a:3391efd8c"

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename=reproduce

 "ln" "-sf" "/usr/bin/clang"
 "ln" "-sf" "/usr/bin/llc"
 "sed" "-i" "s/default_timeout=45/default_timeout=300/" "kselftest/runner.sh"
 "make" "run_tests" "-C" "x86"

--jQIvE3yXcK9X9HBh--

From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=Xj+s=AD=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-7.5 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,
	USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 852D5C433E0
	for <linux-kernel@archiver.kernel.org>; Mon, 22 Jun 2020 00:56:23 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.kernel.org (Postfix) with ESMTP id C7B8423AAD
	for <linux-kernel@archiver.kernel.org>; Mon, 22 Jun 2020 00:56:22 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731006AbgFVA4U (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Sun, 21 Jun 2020 20:56:20 -0400
Received: from mga18.intel.com ([134.134.136.126]:64851 "EHLO mga18.intel.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726375AbgFVA4P (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 21 Jun 2020 20:56:15 -0400
IronPort-SDR: FhUTAGijaVjbVxVguzA3a4IPrDE8T9aXNO7CbbeopdZWE3NKTgnASyA4iQWO9rEil5SS7Ehh4F
 QpVfuswHE47g==
X-IronPort-AV: E=McAfee;i="6000,8403,9659"; a="131023845"
X-IronPort-AV: E=Sophos;i="5.75,265,1589266800"; 
   d="yaml'?scan'208";a="131023845"
X-Amp-Result: UNKNOWN
X-Amp-Original-Verdict: FILE UNKNOWN
X-Amp-File-Uploaded: False
Received: from fmsmga004.fm.intel.com ([10.253.24.48])
  by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Jun 2020 17:55:25 -0700
IronPort-SDR: L0PA/5VPOLRNkqdltw1DZHutVBSNStig/6p87pn32RHBVxa0Zf0YIvIlUNxD7Asn9nz8bC/FCC
 XBj3HxrII2dg==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.75,265,1589266800"; 
   d="yaml'?scan'208";a="300677090"
Received: from shao2-debian.sh.intel.com (HELO localhost) ([10.239.13.3])
  by fmsmga004.fm.intel.com with ESMTP; 21 Jun 2020 17:55:19 -0700
Date:   Mon, 22 Jun 2020 08:54:57 +0800
From:   kernel test robot <rong.a.chen@intel.com>
To:     Quentin Perret <qperret@google.com>
Cc:     rjw@rjwysocki.net, rafael@kernel.org, viresh.kumar@linaro.org,
        arnd@arndb.de, mpe@ellerman.id.au, benh@kernel.crashing.org,
        paulus@samba.org, mingo@redhat.com, peterz@infradead.org,
        juri.lelli@redhat.com, vincent.guittot@linaro.org,
        linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org,
        linux-pm@vger.kernel.org, kernel-team@android.com,
        qperret@google.com, tkjos@google.com, adharmap@codeaurora.org,
        lkp@lists.01.org
Subject: [cpufreq] d83f959b5e:
 kmsg.cpufreq:cpufreq_online:Failed_to_initialize_policy_for_cpu:#(-#)
Message-ID: <20200622005457.GI5535@shao2-debian>
MIME-Version: 1.0
Content-Type: multipart/mixed; boundary="jQIvE3yXcK9X9HBh"
Content-Disposition: inline
In-Reply-To: <20200615165554.228063-3-qperret@google.com>
User-Agent: NeoMutt/20170113 (1.7.2)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline

Greeting,

FYI, we noticed the following commit (built with gcc-9):

commit: d83f959b5e7a6378a4afbff23de2a2d064d95749 ("[PATCH 2/2] cpufreq: Specify default governor on command line")
url: https://github.com/0day-ci/linux/commits/Quentin-Perret/cpufreq-Specify-the-default-governor-on-command-line/20200616-005920
base: https://git.kernel.org/cgit/linux/kernel/git/rafael/linux-pm.git linux-next

in testcase: kernel-selftests
with following parameters:

	group: kselftests-x86
	ucode: 0xdc

test-description: The kernel contains a set of "self tests" under the tools/testing/selftests/ directory. These are intended to be small unit tests to exercise individual code paths in the kernel.
test-url: https://www.kernel.org/doc/Documentation/kselftest.txt


on test machine: 8 threads Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz with 16G memory

caused below changes (please refer to attached dmesg/kmsg for entire log/backtrace):




If you fix the issue, kindly add following tag
Reported-by: kernel test robot <rong.a.chen@intel.com>



[    8.715369] intel_pstate: Intel P-state driver initializing
[    8.721146] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 0 (-61)
[    8.728900] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 1 (-61)
[    8.736615] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 2 (-61)
[    8.744400] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 3 (-61)
[    8.752222] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 4 (-61)
[    8.760010] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 5 (-61)
[    8.768077] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 6 (-61)
[    8.775891] cpufreq: cpufreq_online: Failed to initialize policy for cpu: 7 (-61)
[    8.783861] hid: raw HID events driver (C) Jiri Kosina
[    8.789211] usbcore: registered new interface driver usbhid
[    8.794908] usbhid: USB HID core driver
[    8.798902] drop_monitor: Initializing network drop monitor service
[    8.805365] Initializing XFRM netlink socket
[    8.809817] NET: Registered protocol family 10
[    8.814586] Segment Routing with IPv6
[    8.818389] NET: Registered protocol family 17
[    8.822969] 9pnet: Installing 9P2000 support
[    8.827367] mpls_gso: MPLS GSO support
[    8.832204] microcode: sig=0x506e3, pf=0x2, revision=0xdc
[    8.837953] microcode: Microcode Update Driver: v2.2.
[    8.837955] IPI shorthand broadcast: enabled
[    8.847612] ... APIC ID:      00000000 (0)
[    8.848610] ... APIC VERSION: 01060015
[    8.848610] 0000000000000000000000000000000000000000000000000000000000000000
[    8.862620] 0000000000000000000000000000000000000000000000000000000000000000
[    8.865617] usb 1-4: new low-speed USB device number 2 using xhci_hcd
[    8.862620] 0000000000000000000000000000000000000000000000000000000000000000
[    8.870017] number of MP IRQ sources: 15.
[    8.870017] number of IO-APIC #2 registers: 120.
[    8.870018] testing the IO APIC.......................
[    8.897877] IO APIC #2......
[    8.900891] .... register #00: 02000000
[    8.904855] .......    : physical APIC id: 02
[    8.909336] .......    : Delivery Type: 0
[    8.913472] .......    : LTS          : 0
[    8.917609] .... register #01: 00770020
[    8.921571] .......     : max redirection entries: 77
[    8.926768] .......     : PRQ implemented: 0
[    8.931161] .......     : IO APIC version: 20
[    8.935641] .... register #02: 00000000
[    8.939603] .......     : arbitration: 00
[    8.943738] .... IRQ redirection table:
[    8.947702] IOAPIC 0:
[    8.950123]  pin00, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.958130]  pin01, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.966138]  pin02, enabled , edge , high, V(02), IRR(0), S(0), remapped, I(0001),  Z(0)
[    8.974404]  pin03, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.982411]  pin04, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.990419]  pin05, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    8.998425]  pin06, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)
[    9.006463]  pin07, disabled, edge , high, V(00), IRR(0), S(0), physical, D(00), M(0)



To reproduce:

        git clone https://github.com/intel/lkp-tests.git
        cd lkp-tests
        bin/lkp install job.yaml  # job file is attached in this email
        bin/lkp run     job.yaml



Thanks,
Rong Chen


--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename="config-5.7.0-01787-gd83f959b5e7a6"

#
# Automatically generated file; DO NOT EDIT.
# Linux/x86_64 5.7.0 Kernel Configuration
#

#
# Compiler: gcc-9 (Debian 9.3.0-13) 9.3.0
#
CONFIG_CC_IS_GCC=y
CONFIG_GCC_VERSION=90300
CONFIG_LD_VERSION=234000000
CONFIG_CLANG_VERSION=0
CONFIG_CC_CAN_LINK=y
CONFIG_CC_HAS_ASM_GOTO=y
CONFIG_CC_HAS_ASM_INLINE=y
CONFIG_IRQ_WORK=y
CONFIG_BUILDTIME_TABLE_SORT=y
CONFIG_THREAD_INFO_IN_TASK=y

#
# General setup
#
CONFIG_INIT_ENV_ARG_LIMIT=32
# CONFIG_COMPILE_TEST is not set
CONFIG_LOCALVERSION=""
CONFIG_LOCALVERSION_AUTO=y
CONFIG_BUILD_SALT=""
CONFIG_HAVE_KERNEL_GZIP=y
CONFIG_HAVE_KERNEL_BZIP2=y
CONFIG_HAVE_KERNEL_LZMA=y
CONFIG_HAVE_KERNEL_XZ=y
CONFIG_HAVE_KERNEL_LZO=y
CONFIG_HAVE_KERNEL_LZ4=y
CONFIG_KERNEL_GZIP=y
# CONFIG_KERNEL_BZIP2 is not set
# CONFIG_KERNEL_LZMA is not set
# CONFIG_KERNEL_XZ is not set
# CONFIG_KERNEL_LZO is not set
# CONFIG_KERNEL_LZ4 is not set
CONFIG_DEFAULT_HOSTNAME="(none)"
CONFIG_SWAP=y
CONFIG_SYSVIPC=y
CONFIG_SYSVIPC_SYSCTL=y
CONFIG_POSIX_MQUEUE=y
CONFIG_POSIX_MQUEUE_SYSCTL=y
CONFIG_CROSS_MEMORY_ATTACH=y
CONFIG_USELIB=y
CONFIG_AUDIT=y
CONFIG_HAVE_ARCH_AUDITSYSCALL=y
CONFIG_AUDITSYSCALL=y

#
# IRQ subsystem
#
CONFIG_GENERIC_IRQ_PROBE=y
CONFIG_GENERIC_IRQ_SHOW=y
CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y
CONFIG_GENERIC_PENDING_IRQ=y
CONFIG_GENERIC_IRQ_MIGRATION=y
CONFIG_GENERIC_IRQ_INJECTION=y
CONFIG_HARDIRQS_SW_RESEND=y
CONFIG_IRQ_DOMAIN=y
CONFIG_IRQ_DOMAIN_HIERARCHY=y
CONFIG_GENERIC_MSI_IRQ=y
CONFIG_GENERIC_MSI_IRQ_DOMAIN=y
CONFIG_IRQ_MSI_IOMMU=y
CONFIG_GENERIC_IRQ_MATRIX_ALLOCATOR=y
CONFIG_GENERIC_IRQ_RESERVATION_MODE=y
CONFIG_IRQ_FORCED_THREADING=y
CONFIG_SPARSE_IRQ=y
# CONFIG_GENERIC_IRQ_DEBUGFS is not set
# end of IRQ subsystem

CONFIG_CLOCKSOURCE_WATCHDOG=y
CONFIG_ARCH_CLOCKSOURCE_INIT=y
CONFIG_CLOCKSOURCE_VALIDATE_LAST_CYCLE=y
CONFIG_GENERIC_TIME_VSYSCALL=y
CONFIG_GENERIC_CLOCKEVENTS=y
CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y
CONFIG_GENERIC_CLOCKEVENTS_MIN_ADJUST=y
CONFIG_GENERIC_CMOS_UPDATE=y

#
# Timers subsystem
#
CONFIG_TICK_ONESHOT=y
CONFIG_NO_HZ_COMMON=y
# CONFIG_HZ_PERIODIC is not set
# CONFIG_NO_HZ_IDLE is not set
CONFIG_NO_HZ_FULL=y
CONFIG_CONTEXT_TRACKING=y
# CONFIG_CONTEXT_TRACKING_FORCE is not set
CONFIG_NO_HZ=y
CONFIG_HIGH_RES_TIMERS=y
# end of Timers subsystem

# CONFIG_PREEMPT_NONE is not set
CONFIG_PREEMPT_VOLUNTARY=y
# CONFIG_PREEMPT is not set
CONFIG_PREEMPT_COUNT=y

#
# CPU/Task time and stats accounting
#
CONFIG_VIRT_CPU_ACCOUNTING=y
CONFIG_VIRT_CPU_ACCOUNTING_GEN=y
# CONFIG_IRQ_TIME_ACCOUNTING is not set
CONFIG_HAVE_SCHED_AVG_IRQ=y
# CONFIG_SCHED_THERMAL_PRESSURE is not set
CONFIG_BSD_PROCESS_ACCT=y
CONFIG_BSD_PROCESS_ACCT_V3=y
CONFIG_TASKSTATS=y
CONFIG_TASK_DELAY_ACCT=y
CONFIG_TASK_XACCT=y
CONFIG_TASK_IO_ACCOUNTING=y
# CONFIG_PSI is not set
# end of CPU/Task time and stats accounting

CONFIG_CPU_ISOLATION=y

#
# RCU Subsystem
#
CONFIG_TREE_RCU=y
# CONFIG_RCU_EXPERT is not set
CONFIG_SRCU=y
CONFIG_TREE_SRCU=y
CONFIG_TASKS_RCU_GENERIC=y
CONFIG_TASKS_RCU=y
CONFIG_TASKS_RUDE_RCU=y
CONFIG_TASKS_TRACE_RCU=y
CONFIG_RCU_STALL_COMMON=y
CONFIG_RCU_NEED_SEGCBLIST=y
CONFIG_RCU_NOCB_CPU=y
# end of RCU Subsystem

CONFIG_BUILD_BIN2C=y
CONFIG_IKCONFIG=y
CONFIG_IKCONFIG_PROC=y
# CONFIG_IKHEADERS is not set
CONFIG_LOG_BUF_SHIFT=20
CONFIG_LOG_CPU_MAX_BUF_SHIFT=12
CONFIG_PRINTK_SAFE_LOG_BUF_SHIFT=13
CONFIG_HAVE_UNSTABLE_SCHED_CLOCK=y

#
# Scheduler features
#
# CONFIG_UCLAMP_TASK is not set
# end of Scheduler features

CONFIG_ARCH_SUPPORTS_NUMA_BALANCING=y
CONFIG_ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH=y
CONFIG_CC_HAS_INT128=y
CONFIG_ARCH_SUPPORTS_INT128=y
CONFIG_NUMA_BALANCING=y
CONFIG_NUMA_BALANCING_DEFAULT_ENABLED=y
CONFIG_CGROUPS=y
CONFIG_PAGE_COUNTER=y
CONFIG_MEMCG=y
CONFIG_MEMCG_SWAP=y
CONFIG_MEMCG_SWAP_ENABLED=y
CONFIG_MEMCG_KMEM=y
CONFIG_BLK_CGROUP=y
CONFIG_CGROUP_WRITEBACK=y
CONFIG_CGROUP_SCHED=y
CONFIG_FAIR_GROUP_SCHED=y
CONFIG_CFS_BANDWIDTH=y
CONFIG_RT_GROUP_SCHED=y
CONFIG_CGROUP_PIDS=y
CONFIG_CGROUP_RDMA=y
CONFIG_CGROUP_FREEZER=y
CONFIG_CGROUP_HUGETLB=y
CONFIG_CPUSETS=y
CONFIG_PROC_PID_CPUSET=y
CONFIG_CGROUP_DEVICE=y
CONFIG_CGROUP_CPUACCT=y
CONFIG_CGROUP_PERF=y
# CONFIG_CGROUP_BPF is not set
# CONFIG_CGROUP_DEBUG is not set
CONFIG_SOCK_CGROUP_DATA=y
CONFIG_NAMESPACES=y
CONFIG_UTS_NS=y
CONFIG_TIME_NS=y
CONFIG_IPC_NS=y
CONFIG_USER_NS=y
CONFIG_PID_NS=y
CONFIG_NET_NS=y
CONFIG_CHECKPOINT_RESTORE=y
CONFIG_SCHED_AUTOGROUP=y
# CONFIG_SYSFS_DEPRECATED is not set
CONFIG_RELAY=y
CONFIG_BLK_DEV_INITRD=y
CONFIG_INITRAMFS_SOURCE=""
CONFIG_RD_GZIP=y
CONFIG_RD_BZIP2=y
CONFIG_RD_LZMA=y
CONFIG_RD_XZ=y
CONFIG_RD_LZO=y
CONFIG_RD_LZ4=y
# CONFIG_BOOT_CONFIG is not set
CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y
# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
CONFIG_SYSCTL=y
CONFIG_HAVE_UID16=y
CONFIG_SYSCTL_EXCEPTION_TRACE=y
CONFIG_HAVE_PCSPKR_PLATFORM=y
CONFIG_BPF=y
# CONFIG_EXPERT is not set
CONFIG_UID16=y
CONFIG_MULTIUSER=y
CONFIG_SGETMASK_SYSCALL=y
CONFIG_SYSFS_SYSCALL=y
CONFIG_FHANDLE=y
CONFIG_POSIX_TIMERS=y
CONFIG_PRINTK=y
CONFIG_PRINTK_NMI=y
CONFIG_BUG=y
CONFIG_ELF_CORE=y
CONFIG_PCSPKR_PLATFORM=y
CONFIG_BASE_FULL=y
CONFIG_FUTEX=y
CONFIG_FUTEX_PI=y
CONFIG_EPOLL=y
CONFIG_SIGNALFD=y
CONFIG_TIMERFD=y
CONFIG_EVENTFD=y
CONFIG_SHMEM=y
CONFIG_AIO=y
CONFIG_IO_URING=y
CONFIG_ADVISE_SYSCALLS=y
CONFIG_HAVE_ARCH_USERFAULTFD_WP=y
CONFIG_MEMBARRIER=y
CONFIG_KALLSYMS=y
CONFIG_KALLSYMS_ALL=y
CONFIG_KALLSYMS_ABSOLUTE_PERCPU=y
CONFIG_KALLSYMS_BASE_RELATIVE=y
# CONFIG_BPF_LSM is not set
CONFIG_BPF_SYSCALL=y
CONFIG_ARCH_WANT_DEFAULT_BPF_JIT=y
CONFIG_BPF_JIT_ALWAYS_ON=y
CONFIG_BPF_JIT_DEFAULT_ON=y
CONFIG_USERFAULTFD=y
CONFIG_ARCH_HAS_MEMBARRIER_SYNC_CORE=y
CONFIG_RSEQ=y
# CONFIG_EMBEDDED is not set
CONFIG_HAVE_PERF_EVENTS=y

#
# Kernel Performance Events And Counters
#
CONFIG_PERF_EVENTS=y
# CONFIG_DEBUG_PERF_USE_VMALLOC is not set
# end of Kernel Performance Events And Counters

CONFIG_VM_EVENT_COUNTERS=y
CONFIG_SLUB_DEBUG=y
# CONFIG_COMPAT_BRK is not set
# CONFIG_SLAB is not set
CONFIG_SLUB=y
CONFIG_SLAB_MERGE_DEFAULT=y
# CONFIG_SLAB_FREELIST_RANDOM is not set
# CONFIG_SLAB_FREELIST_HARDENED is not set
# CONFIG_SHUFFLE_PAGE_ALLOCATOR is not set
CONFIG_SLUB_CPU_PARTIAL=y
CONFIG_SYSTEM_DATA_VERIFICATION=y
CONFIG_PROFILING=y
CONFIG_TRACEPOINTS=y
# end of General setup

CONFIG_64BIT=y
CONFIG_X86_64=y
CONFIG_X86=y
CONFIG_INSTRUCTION_DECODER=y
CONFIG_OUTPUT_FORMAT="elf64-x86-64"
CONFIG_LOCKDEP_SUPPORT=y
CONFIG_STACKTRACE_SUPPORT=y
CONFIG_MMU=y
CONFIG_ARCH_MMAP_RND_BITS_MIN=28
CONFIG_ARCH_MMAP_RND_BITS_MAX=32
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MIN=8
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=16
CONFIG_GENERIC_ISA_DMA=y
CONFIG_GENERIC_BUG=y
CONFIG_GENERIC_BUG_RELATIVE_POINTERS=y
CONFIG_ARCH_MAY_HAVE_PC_FDC=y
CONFIG_GENERIC_CALIBRATE_DELAY=y
CONFIG_ARCH_HAS_CPU_RELAX=y
CONFIG_ARCH_HAS_CACHE_LINE_SIZE=y
CONFIG_ARCH_HAS_FILTER_PGPROT=y
CONFIG_HAVE_SETUP_PER_CPU_AREA=y
CONFIG_NEED_PER_CPU_EMBED_FIRST_CHUNK=y
CONFIG_NEED_PER_CPU_PAGE_FIRST_CHUNK=y
CONFIG_ARCH_HIBERNATION_POSSIBLE=y
CONFIG_ARCH_SUSPEND_POSSIBLE=y
CONFIG_ARCH_WANT_GENERAL_HUGETLB=y
CONFIG_ZONE_DMA32=y
CONFIG_AUDIT_ARCH=y
CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y
CONFIG_HAVE_INTEL_TXT=y
CONFIG_X86_64_SMP=y
CONFIG_ARCH_SUPPORTS_UPROBES=y
CONFIG_FIX_EARLYCON_MEM=y
CONFIG_DYNAMIC_PHYSICAL_MASK=y
CONFIG_PGTABLE_LEVELS=5
CONFIG_CC_HAS_SANE_STACKPROTECTOR=y

#
# Processor type and features
#
CONFIG_ZONE_DMA=y
CONFIG_SMP=y
CONFIG_X86_FEATURE_NAMES=y
CONFIG_X86_X2APIC=y
CONFIG_X86_MPPARSE=y
# CONFIG_GOLDFISH is not set
CONFIG_RETPOLINE=y
CONFIG_X86_CPU_RESCTRL=y
CONFIG_X86_EXTENDED_PLATFORM=y
# CONFIG_X86_NUMACHIP is not set
# CONFIG_X86_VSMP is not set
CONFIG_X86_UV=y
# CONFIG_X86_GOLDFISH is not set
# CONFIG_X86_INTEL_MID is not set
CONFIG_X86_INTEL_LPSS=y
CONFIG_X86_AMD_PLATFORM_DEVICE=y
CONFIG_IOSF_MBI=y
# CONFIG_IOSF_MBI_DEBUG is not set
CONFIG_X86_SUPPORTS_MEMORY_FAILURE=y
# CONFIG_SCHED_OMIT_FRAME_POINTER is not set
CONFIG_HYPERVISOR_GUEST=y
CONFIG_PARAVIRT=y
CONFIG_PARAVIRT_XXL=y
# CONFIG_PARAVIRT_DEBUG is not set
CONFIG_PARAVIRT_SPINLOCKS=y
CONFIG_X86_HV_CALLBACK_VECTOR=y
CONFIG_XEN=y
CONFIG_XEN_PV=y
CONFIG_XEN_PV_SMP=y
# CONFIG_XEN_DOM0 is not set
CONFIG_XEN_PVHVM=y
CONFIG_XEN_PVHVM_SMP=y
CONFIG_XEN_512GB=y
CONFIG_XEN_SAVE_RESTORE=y
# CONFIG_XEN_DEBUG_FS is not set
# CONFIG_XEN_PVH is not set
CONFIG_KVM_GUEST=y
CONFIG_ARCH_CPUIDLE_HALTPOLL=y
# CONFIG_PVH is not set
# CONFIG_KVM_DEBUG_FS is not set
CONFIG_PARAVIRT_TIME_ACCOUNTING=y
CONFIG_PARAVIRT_CLOCK=y
# CONFIG_JAILHOUSE_GUEST is not set
# CONFIG_ACRN_GUEST is not set
# CONFIG_MK8 is not set
# CONFIG_MPSC is not set
# CONFIG_MCORE2 is not set
# CONFIG_MATOM is not set
CONFIG_GENERIC_CPU=y
CONFIG_X86_INTERNODE_CACHE_SHIFT=6
CONFIG_X86_L1_CACHE_SHIFT=6
CONFIG_X86_TSC=y
CONFIG_X86_CMPXCHG64=y
CONFIG_X86_CMOV=y
CONFIG_X86_MINIMUM_CPU_FAMILY=64
CONFIG_X86_DEBUGCTLMSR=y
CONFIG_IA32_FEAT_CTL=y
CONFIG_X86_VMX_FEATURE_NAMES=y
CONFIG_CPU_SUP_INTEL=y
CONFIG_CPU_SUP_AMD=y
CONFIG_CPU_SUP_HYGON=y
CONFIG_CPU_SUP_CENTAUR=y
CONFIG_CPU_SUP_ZHAOXIN=y
CONFIG_HPET_TIMER=y
CONFIG_HPET_EMULATE_RTC=y
CONFIG_DMI=y
CONFIG_GART_IOMMU=y
CONFIG_MAXSMP=y
CONFIG_NR_CPUS_RANGE_BEGIN=8192
CONFIG_NR_CPUS_RANGE_END=8192
CONFIG_NR_CPUS_DEFAULT=8192
CONFIG_NR_CPUS=8192
CONFIG_SCHED_SMT=y
CONFIG_SCHED_MC=y
CONFIG_SCHED_MC_PRIO=y
CONFIG_X86_LOCAL_APIC=y
CONFIG_X86_IO_APIC=y
CONFIG_X86_REROUTE_FOR_BROKEN_BOOT_IRQS=y
CONFIG_X86_MCE=y
CONFIG_X86_MCELOG_LEGACY=y
CONFIG_X86_MCE_INTEL=y
CONFIG_X86_MCE_AMD=y
CONFIG_X86_MCE_THRESHOLD=y
CONFIG_X86_MCE_INJECT=m
CONFIG_X86_THERMAL_VECTOR=y

#
# Performance monitoring
#
CONFIG_PERF_EVENTS_INTEL_UNCORE=y
CONFIG_PERF_EVENTS_INTEL_RAPL=y
CONFIG_PERF_EVENTS_INTEL_CSTATE=y
# CONFIG_PERF_EVENTS_AMD_POWER is not set
# end of Performance monitoring

CONFIG_X86_16BIT=y
CONFIG_X86_ESPFIX64=y
CONFIG_X86_VSYSCALL_EMULATION=y
CONFIG_X86_IOPL_IOPERM=y
CONFIG_I8K=m
CONFIG_MICROCODE=y
CONFIG_MICROCODE_INTEL=y
CONFIG_MICROCODE_AMD=y
CONFIG_MICROCODE_OLD_INTERFACE=y
CONFIG_X86_MSR=y
CONFIG_X86_CPUID=y
CONFIG_X86_5LEVEL=y
CONFIG_X86_DIRECT_GBPAGES=y
# CONFIG_X86_CPA_STATISTICS is not set
CONFIG_AMD_MEM_ENCRYPT=y
# CONFIG_AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT is not set
CONFIG_NUMA=y
CONFIG_AMD_NUMA=y
CONFIG_X86_64_ACPI_NUMA=y
CONFIG_NODES_SPAN_OTHER_NODES=y
CONFIG_NUMA_EMU=y
CONFIG_NODES_SHIFT=10
CONFIG_ARCH_SPARSEMEM_ENABLE=y
CONFIG_ARCH_SPARSEMEM_DEFAULT=y
CONFIG_ARCH_SELECT_MEMORY_MODEL=y
CONFIG_ARCH_MEMORY_PROBE=y
CONFIG_ARCH_PROC_KCORE_TEXT=y
CONFIG_ILLEGAL_POINTER_VALUE=0xdead000000000000
CONFIG_X86_PMEM_LEGACY_DEVICE=y
CONFIG_X86_PMEM_LEGACY=m
CONFIG_X86_CHECK_BIOS_CORRUPTION=y
# CONFIG_X86_BOOTPARAM_MEMORY_CORRUPTION_CHECK is not set
CONFIG_X86_RESERVE_LOW=64
CONFIG_MTRR=y
CONFIG_MTRR_SANITIZER=y
CONFIG_MTRR_SANITIZER_ENABLE_DEFAULT=1
CONFIG_MTRR_SANITIZER_SPARE_REG_NR_DEFAULT=1
CONFIG_X86_PAT=y
CONFIG_ARCH_USES_PG_UNCACHED=y
CONFIG_ARCH_RANDOM=y
CONFIG_X86_SMAP=y
CONFIG_X86_UMIP=y
CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS=y
CONFIG_X86_INTEL_TSX_MODE_OFF=y
# CONFIG_X86_INTEL_TSX_MODE_ON is not set
# CONFIG_X86_INTEL_TSX_MODE_AUTO is not set
CONFIG_EFI=y
CONFIG_EFI_STUB=y
CONFIG_EFI_MIXED=y
CONFIG_SECCOMP=y
# CONFIG_HZ_100 is not set
# CONFIG_HZ_250 is not set
# CONFIG_HZ_300 is not set
CONFIG_HZ_1000=y
CONFIG_HZ=1000
CONFIG_SCHED_HRTICK=y
CONFIG_KEXEC=y
CONFIG_KEXEC_FILE=y
CONFIG_ARCH_HAS_KEXEC_PURGATORY=y
# CONFIG_KEXEC_SIG is not set
CONFIG_CRASH_DUMP=y
CONFIG_KEXEC_JUMP=y
CONFIG_PHYSICAL_START=0x1000000
CONFIG_RELOCATABLE=y
CONFIG_RANDOMIZE_BASE=y
CONFIG_X86_NEED_RELOCS=y
CONFIG_PHYSICAL_ALIGN=0x200000
CONFIG_DYNAMIC_MEMORY_LAYOUT=y
CONFIG_RANDOMIZE_MEMORY=y
CONFIG_RANDOMIZE_MEMORY_PHYSICAL_PADDING=0xa
CONFIG_HOTPLUG_CPU=y
CONFIG_BOOTPARAM_HOTPLUG_CPU0=y
# CONFIG_DEBUG_HOTPLUG_CPU0 is not set
# CONFIG_COMPAT_VDSO is not set
CONFIG_LEGACY_VSYSCALL_EMULATE=y
# CONFIG_LEGACY_VSYSCALL_XONLY is not set
# CONFIG_LEGACY_VSYSCALL_NONE is not set
# CONFIG_CMDLINE_BOOL is not set
CONFIG_MODIFY_LDT_SYSCALL=y
CONFIG_HAVE_LIVEPATCH=y
CONFIG_LIVEPATCH=y
# end of Processor type and features

CONFIG_ARCH_HAS_ADD_PAGES=y
CONFIG_ARCH_ENABLE_MEMORY_HOTPLUG=y
CONFIG_ARCH_ENABLE_MEMORY_HOTREMOVE=y
CONFIG_USE_PERCPU_NUMA_NODE_ID=y
CONFIG_ARCH_ENABLE_SPLIT_PMD_PTLOCK=y
CONFIG_ARCH_ENABLE_HUGEPAGE_MIGRATION=y
CONFIG_ARCH_ENABLE_THP_MIGRATION=y

#
# Power management and ACPI options
#
CONFIG_ARCH_HIBERNATION_HEADER=y
CONFIG_SUSPEND=y
CONFIG_SUSPEND_FREEZER=y
CONFIG_HIBERNATE_CALLBACKS=y
CONFIG_HIBERNATION=y
CONFIG_HIBERNATION_SNAPSHOT_DEV=y
CONFIG_PM_STD_PARTITION=""
CONFIG_PM_SLEEP=y
CONFIG_PM_SLEEP_SMP=y
# CONFIG_PM_AUTOSLEEP is not set
# CONFIG_PM_WAKELOCKS is not set
CONFIG_PM=y
CONFIG_PM_DEBUG=y
CONFIG_PM_ADVANCED_DEBUG=y
# CONFIG_PM_TEST_SUSPEND is not set
CONFIG_PM_SLEEP_DEBUG=y
CONFIG_PM_TRACE=y
CONFIG_PM_TRACE_RTC=y
CONFIG_PM_CLK=y
# CONFIG_WQ_POWER_EFFICIENT_DEFAULT is not set
# CONFIG_ENERGY_MODEL is not set
CONFIG_ARCH_SUPPORTS_ACPI=y
CONFIG_ACPI=y
CONFIG_ACPI_LEGACY_TABLES_LOOKUP=y
CONFIG_ARCH_MIGHT_HAVE_ACPI_PDC=y
CONFIG_ACPI_SYSTEM_POWER_STATES_SUPPORT=y
# CONFIG_ACPI_DEBUGGER is not set
CONFIG_ACPI_SPCR_TABLE=y
CONFIG_ACPI_LPIT=y
CONFIG_ACPI_SLEEP=y
# CONFIG_ACPI_PROCFS_POWER is not set
CONFIG_ACPI_REV_OVERRIDE_POSSIBLE=y
CONFIG_ACPI_EC_DEBUGFS=m
CONFIG_ACPI_AC=y
CONFIG_ACPI_BATTERY=y
CONFIG_ACPI_BUTTON=y
CONFIG_ACPI_VIDEO=m
CONFIG_ACPI_FAN=y
# CONFIG_ACPI_TAD is not set
CONFIG_ACPI_DOCK=y
CONFIG_ACPI_CPU_FREQ_PSS=y
CONFIG_ACPI_PROCESSOR_CSTATE=y
CONFIG_ACPI_PROCESSOR_IDLE=y
CONFIG_ACPI_CPPC_LIB=y
CONFIG_ACPI_PROCESSOR=y
CONFIG_ACPI_IPMI=m
CONFIG_ACPI_HOTPLUG_CPU=y
CONFIG_ACPI_PROCESSOR_AGGREGATOR=m
CONFIG_ACPI_THERMAL=y
CONFIG_ARCH_HAS_ACPI_TABLE_UPGRADE=y
CONFIG_ACPI_TABLE_UPGRADE=y
# CONFIG_ACPI_DEBUG is not set
CONFIG_ACPI_PCI_SLOT=y
CONFIG_ACPI_CONTAINER=y
CONFIG_ACPI_HOTPLUG_MEMORY=y
CONFIG_ACPI_HOTPLUG_IOAPIC=y
CONFIG_ACPI_SBS=m
CONFIG_ACPI_HED=y
CONFIG_ACPI_CUSTOM_METHOD=m
CONFIG_ACPI_BGRT=y
CONFIG_ACPI_NFIT=m
# CONFIG_NFIT_SECURITY_DEBUG is not set
CONFIG_ACPI_NUMA=y
# CONFIG_ACPI_HMAT is not set
CONFIG_HAVE_ACPI_APEI=y
CONFIG_HAVE_ACPI_APEI_NMI=y
CONFIG_ACPI_APEI=y
CONFIG_ACPI_APEI_GHES=y
CONFIG_ACPI_APEI_PCIEAER=y
CONFIG_ACPI_APEI_MEMORY_FAILURE=y
CONFIG_ACPI_APEI_EINJ=m
CONFIG_ACPI_APEI_ERST_DEBUG=y
# CONFIG_DPTF_POWER is not set
CONFIG_ACPI_WATCHDOG=y
CONFIG_ACPI_EXTLOG=m
CONFIG_ACPI_ADXL=y
# CONFIG_PMIC_OPREGION is not set
# CONFIG_ACPI_CONFIGFS is not set
CONFIG_X86_PM_TIMER=y
CONFIG_SFI=y

#
# CPU Frequency scaling
#
CONFIG_CPU_FREQ=y
CONFIG_CPU_FREQ_GOV_ATTR_SET=y
CONFIG_CPU_FREQ_GOV_COMMON=y
# CONFIG_CPU_FREQ_STAT is not set
# CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE is not set
# CONFIG_CPU_FREQ_DEFAULT_GOV_POWERSAVE is not set
# CONFIG_CPU_FREQ_DEFAULT_GOV_USERSPACE is not set
CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y
# CONFIG_CPU_FREQ_DEFAULT_GOV_CONSERVATIVE is not set
# CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL is not set
CONFIG_CPU_FREQ_GOV_PERFORMANCE=y
CONFIG_CPU_FREQ_GOV_POWERSAVE=y
CONFIG_CPU_FREQ_GOV_USERSPACE=y
CONFIG_CPU_FREQ_GOV_ONDEMAND=y
CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y

#
# CPU frequency scaling drivers
#
CONFIG_X86_INTEL_PSTATE=y
CONFIG_X86_PCC_CPUFREQ=m
CONFIG_X86_ACPI_CPUFREQ=m
CONFIG_X86_ACPI_CPUFREQ_CPB=y
CONFIG_X86_POWERNOW_K8=m
CONFIG_X86_AMD_FREQ_SENSITIVITY=m
# CONFIG_X86_SPEEDSTEP_CENTRINO is not set
CONFIG_X86_P4_CLOCKMOD=m

#
# shared options
#
CONFIG_X86_SPEEDSTEP_LIB=m
# end of CPU Frequency scaling

#
# CPU Idle
#
CONFIG_CPU_IDLE=y
# CONFIG_CPU_IDLE_GOV_LADDER is not set
CONFIG_CPU_IDLE_GOV_MENU=y
# CONFIG_CPU_IDLE_GOV_TEO is not set
# CONFIG_CPU_IDLE_GOV_HALTPOLL is not set
CONFIG_HALTPOLL_CPUIDLE=y
# end of CPU Idle

CONFIG_INTEL_IDLE=y
# end of Power management and ACPI options

#
# Bus options (PCI etc.)
#
CONFIG_PCI_DIRECT=y
CONFIG_PCI_MMCONFIG=y
CONFIG_PCI_XEN=y
CONFIG_MMCONF_FAM10H=y
CONFIG_ISA_DMA_API=y
CONFIG_AMD_NB=y
# CONFIG_X86_SYSFB is not set
# end of Bus options (PCI etc.)

#
# Binary Emulations
#
CONFIG_IA32_EMULATION=y
# CONFIG_X86_X32 is not set
CONFIG_COMPAT_32=y
CONFIG_COMPAT=y
CONFIG_COMPAT_FOR_U64_ALIGNMENT=y
CONFIG_SYSVIPC_COMPAT=y
# end of Binary Emulations

#
# Firmware Drivers
#
CONFIG_EDD=m
# CONFIG_EDD_OFF is not set
CONFIG_FIRMWARE_MEMMAP=y
CONFIG_DMIID=y
CONFIG_DMI_SYSFS=y
CONFIG_DMI_SCAN_MACHINE_NON_EFI_FALLBACK=y
CONFIG_ISCSI_IBFT_FIND=y
CONFIG_ISCSI_IBFT=m
CONFIG_FW_CFG_SYSFS=y
# CONFIG_FW_CFG_SYSFS_CMDLINE is not set
# CONFIG_GOOGLE_FIRMWARE is not set

#
# EFI (Extensible Firmware Interface) Support
#
CONFIG_EFI_VARS=y
CONFIG_EFI_ESRT=y
CONFIG_EFI_VARS_PSTORE=y
CONFIG_EFI_VARS_PSTORE_DEFAULT_DISABLE=y
CONFIG_EFI_RUNTIME_MAP=y
# CONFIG_EFI_FAKE_MEMMAP is not set
CONFIG_EFI_RUNTIME_WRAPPERS=y
CONFIG_EFI_GENERIC_STUB_INITRD_CMDLINE_LOADER=y
# CONFIG_EFI_BOOTLOADER_CONTROL is not set
# CONFIG_EFI_CAPSULE_LOADER is not set
# CONFIG_EFI_TEST is not set
CONFIG_APPLE_PROPERTIES=y
# CONFIG_RESET_ATTACK_MITIGATION is not set
# CONFIG_EFI_RCI2_TABLE is not set
# CONFIG_EFI_DISABLE_PCI_DMA is not set
# end of EFI (Extensible Firmware Interface) Support

CONFIG_UEFI_CPER=y
CONFIG_UEFI_CPER_X86=y
CONFIG_EFI_DEV_PATH_PARSER=y
CONFIG_EFI_EARLYCON=y

#
# Tegra firmware driver
#
# end of Tegra firmware driver
# end of Firmware Drivers

CONFIG_HAVE_KVM=y
CONFIG_HAVE_KVM_IRQCHIP=y
CONFIG_HAVE_KVM_IRQFD=y
CONFIG_HAVE_KVM_IRQ_ROUTING=y
CONFIG_HAVE_KVM_EVENTFD=y
CONFIG_KVM_MMIO=y
CONFIG_KVM_ASYNC_PF=y
CONFIG_HAVE_KVM_MSI=y
CONFIG_HAVE_KVM_CPU_RELAX_INTERCEPT=y
CONFIG_KVM_VFIO=y
CONFIG_KVM_GENERIC_DIRTYLOG_READ_PROTECT=y
CONFIG_KVM_COMPAT=y
CONFIG_HAVE_KVM_IRQ_BYPASS=y
CONFIG_HAVE_KVM_NO_POLL=y
CONFIG_VIRTUALIZATION=y
CONFIG_KVM=m
CONFIG_KVM_INTEL=m
CONFIG_KVM_AMD=m
CONFIG_KVM_AMD_SEV=y
CONFIG_KVM_MMU_AUDIT=y
CONFIG_AS_AVX512=y
CONFIG_AS_SHA1_NI=y
CONFIG_AS_SHA256_NI=y

#
# General architecture-dependent options
#
CONFIG_CRASH_CORE=y
CONFIG_KEXEC_CORE=y
CONFIG_HOTPLUG_SMT=y
CONFIG_OPROFILE=m
CONFIG_OPROFILE_EVENT_MULTIPLEX=y
CONFIG_HAVE_OPROFILE=y
CONFIG_OPROFILE_NMI_TIMER=y
CONFIG_KPROBES=y
CONFIG_JUMP_LABEL=y
# CONFIG_STATIC_KEYS_SELFTEST is not set
CONFIG_OPTPROBES=y
CONFIG_KPROBES_ON_FTRACE=y
CONFIG_UPROBES=y
CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y
CONFIG_ARCH_USE_BUILTIN_BSWAP=y
CONFIG_KRETPROBES=y
CONFIG_USER_RETURN_NOTIFIER=y
CONFIG_HAVE_IOREMAP_PROT=y
CONFIG_HAVE_KPROBES=y
CONFIG_HAVE_KRETPROBES=y
CONFIG_HAVE_OPTPROBES=y
CONFIG_HAVE_KPROBES_ON_FTRACE=y
CONFIG_HAVE_FUNCTION_ERROR_INJECTION=y
CONFIG_HAVE_NMI=y
CONFIG_HAVE_ARCH_TRACEHOOK=y
CONFIG_HAVE_DMA_CONTIGUOUS=y
CONFIG_GENERIC_SMP_IDLE_THREAD=y
CONFIG_ARCH_HAS_FORTIFY_SOURCE=y
CONFIG_ARCH_HAS_SET_MEMORY=y
CONFIG_ARCH_HAS_SET_DIRECT_MAP=y
CONFIG_HAVE_ARCH_THREAD_STRUCT_WHITELIST=y
CONFIG_ARCH_WANTS_DYNAMIC_TASK_STRUCT=y
CONFIG_HAVE_ASM_MODVERSIONS=y
CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
CONFIG_HAVE_RSEQ=y
CONFIG_HAVE_FUNCTION_ARG_ACCESS_API=y
CONFIG_HAVE_CLK=y
CONFIG_HAVE_HW_BREAKPOINT=y
CONFIG_HAVE_MIXED_BREAKPOINTS_REGS=y
CONFIG_HAVE_USER_RETURN_NOTIFIER=y
CONFIG_HAVE_PERF_EVENTS_NMI=y
CONFIG_HAVE_HARDLOCKUP_DETECTOR_PERF=y
CONFIG_HAVE_PERF_REGS=y
CONFIG_HAVE_PERF_USER_STACK_DUMP=y
CONFIG_HAVE_ARCH_JUMP_LABEL=y
CONFIG_HAVE_ARCH_JUMP_LABEL_RELATIVE=y
CONFIG_MMU_GATHER_TABLE_FREE=y
CONFIG_MMU_GATHER_RCU_TABLE_FREE=y
CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y
CONFIG_HAVE_ALIGNED_STRUCT_PAGE=y
CONFIG_HAVE_CMPXCHG_LOCAL=y
CONFIG_HAVE_CMPXCHG_DOUBLE=y
CONFIG_ARCH_WANT_COMPAT_IPC_PARSE_VERSION=y
CONFIG_ARCH_WANT_OLD_COMPAT_IPC=y
CONFIG_HAVE_ARCH_SECCOMP_FILTER=y
CONFIG_SECCOMP_FILTER=y
CONFIG_HAVE_ARCH_STACKLEAK=y
CONFIG_HAVE_STACKPROTECTOR=y
CONFIG_CC_HAS_STACKPROTECTOR_NONE=y
CONFIG_STACKPROTECTOR=y
CONFIG_STACKPROTECTOR_STRONG=y
CONFIG_HAVE_ARCH_WITHIN_STACK_FRAMES=y
CONFIG_HAVE_CONTEXT_TRACKING=y
CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y
CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y
CONFIG_HAVE_MOVE_PMD=y
CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE=y
CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD=y
CONFIG_HAVE_ARCH_HUGE_VMAP=y
CONFIG_ARCH_WANT_HUGE_PMD_SHARE=y
CONFIG_HAVE_ARCH_SOFT_DIRTY=y
CONFIG_HAVE_MOD_ARCH_SPECIFIC=y
CONFIG_MODULES_USE_ELF_RELA=y
CONFIG_HAVE_IRQ_EXIT_ON_IRQ_STACK=y
CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
CONFIG_HAVE_ARCH_MMAP_RND_BITS=y
CONFIG_HAVE_EXIT_THREAD=y
CONFIG_ARCH_MMAP_RND_BITS=28
CONFIG_HAVE_ARCH_MMAP_RND_COMPAT_BITS=y
CONFIG_ARCH_MMAP_RND_COMPAT_BITS=8
CONFIG_HAVE_ARCH_COMPAT_MMAP_BASES=y
CONFIG_HAVE_COPY_THREAD_TLS=y
CONFIG_HAVE_STACK_VALIDATION=y
CONFIG_HAVE_RELIABLE_STACKTRACE=y
CONFIG_OLD_SIGSUSPEND3=y
CONFIG_COMPAT_OLD_SIGACTION=y
CONFIG_COMPAT_32BIT_TIME=y
CONFIG_HAVE_ARCH_VMAP_STACK=y
CONFIG_VMAP_STACK=y
CONFIG_ARCH_HAS_STRICT_KERNEL_RWX=y
CONFIG_STRICT_KERNEL_RWX=y
CONFIG_ARCH_HAS_STRICT_MODULE_RWX=y
CONFIG_STRICT_MODULE_RWX=y
CONFIG_HAVE_ARCH_PREL32_RELOCATIONS=y
CONFIG_ARCH_USE_MEMREMAP_PROT=y
# CONFIG_LOCK_EVENT_COUNTS is not set
CONFIG_ARCH_HAS_MEM_ENCRYPT=y

#
# GCOV-based kernel profiling
#
# CONFIG_GCOV_KERNEL is not set
CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
# end of GCOV-based kernel profiling

CONFIG_HAVE_GCC_PLUGINS=y
# end of General architecture-dependent options

CONFIG_RT_MUTEXES=y
CONFIG_BASE_SMALL=0
CONFIG_MODULE_SIG_FORMAT=y
CONFIG_MODULES=y
CONFIG_MODULE_FORCE_LOAD=y
CONFIG_MODULE_UNLOAD=y
# CONFIG_MODULE_FORCE_UNLOAD is not set
# CONFIG_MODVERSIONS is not set
# CONFIG_MODULE_SRCVERSION_ALL is not set
CONFIG_MODULE_SIG=y
# CONFIG_MODULE_SIG_FORCE is not set
CONFIG_MODULE_SIG_ALL=y
# CONFIG_MODULE_SIG_SHA1 is not set
# CONFIG_MODULE_SIG_SHA224 is not set
CONFIG_MODULE_SIG_SHA256=y
# CONFIG_MODULE_SIG_SHA384 is not set
# CONFIG_MODULE_SIG_SHA512 is not set
CONFIG_MODULE_SIG_HASH="sha256"
# CONFIG_MODULE_COMPRESS is not set
# CONFIG_MODULE_ALLOW_MISSING_NAMESPACE_IMPORTS is not set
# CONFIG_UNUSED_SYMBOLS is not set
# CONFIG_TRIM_UNUSED_KSYMS is not set
CONFIG_MODULES_TREE_LOOKUP=y
CONFIG_BLOCK=y
CONFIG_BLK_SCSI_REQUEST=y
CONFIG_BLK_CGROUP_RWSTAT=y
CONFIG_BLK_DEV_BSG=y
CONFIG_BLK_DEV_BSGLIB=y
CONFIG_BLK_DEV_INTEGRITY=y
CONFIG_BLK_DEV_INTEGRITY_T10=m
CONFIG_BLK_DEV_ZONED=y
CONFIG_BLK_DEV_THROTTLING=y
# CONFIG_BLK_DEV_THROTTLING_LOW is not set
# CONFIG_BLK_CMDLINE_PARSER is not set
# CONFIG_BLK_WBT is not set
# CONFIG_BLK_CGROUP_IOLATENCY is not set
# CONFIG_BLK_CGROUP_IOCOST is not set
CONFIG_BLK_DEBUG_FS=y
CONFIG_BLK_DEBUG_FS_ZONED=y
# CONFIG_BLK_SED_OPAL is not set

#
# Partition Types
#
CONFIG_PARTITION_ADVANCED=y
# CONFIG_ACORN_PARTITION is not set
# CONFIG_AIX_PARTITION is not set
CONFIG_OSF_PARTITION=y
CONFIG_AMIGA_PARTITION=y
# CONFIG_ATARI_PARTITION is not set
CONFIG_MAC_PARTITION=y
CONFIG_MSDOS_PARTITION=y
CONFIG_BSD_DISKLABEL=y
CONFIG_MINIX_SUBPARTITION=y
CONFIG_SOLARIS_X86_PARTITION=y
CONFIG_UNIXWARE_DISKLABEL=y
# CONFIG_LDM_PARTITION is not set
CONFIG_SGI_PARTITION=y
# CONFIG_ULTRIX_PARTITION is not set
CONFIG_SUN_PARTITION=y
CONFIG_KARMA_PARTITION=y
CONFIG_EFI_PARTITION=y
# CONFIG_SYSV68_PARTITION is not set
# CONFIG_CMDLINE_PARTITION is not set
# end of Partition Types

CONFIG_BLOCK_COMPAT=y
CONFIG_BLK_MQ_PCI=y
CONFIG_BLK_MQ_VIRTIO=y
CONFIG_BLK_MQ_RDMA=y
CONFIG_BLK_PM=y

#
# IO Schedulers
#
CONFIG_MQ_IOSCHED_DEADLINE=y
CONFIG_MQ_IOSCHED_KYBER=y
# CONFIG_IOSCHED_BFQ is not set
# end of IO Schedulers

CONFIG_PREEMPT_NOTIFIERS=y
CONFIG_PADATA=y
CONFIG_ASN1=y
CONFIG_INLINE_SPIN_UNLOCK_IRQ=y
CONFIG_INLINE_READ_UNLOCK=y
CONFIG_INLINE_READ_UNLOCK_IRQ=y
CONFIG_INLINE_WRITE_UNLOCK=y
CONFIG_INLINE_WRITE_UNLOCK_IRQ=y
CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
CONFIG_MUTEX_SPIN_ON_OWNER=y
CONFIG_RWSEM_SPIN_ON_OWNER=y
CONFIG_LOCK_SPIN_ON_OWNER=y
CONFIG_ARCH_USE_QUEUED_SPINLOCKS=y
CONFIG_QUEUED_SPINLOCKS=y
CONFIG_ARCH_USE_QUEUED_RWLOCKS=y
CONFIG_QUEUED_RWLOCKS=y
CONFIG_ARCH_HAS_NON_OVERLAPPING_ADDRESS_SPACE=y
CONFIG_ARCH_HAS_SYNC_CORE_BEFORE_USERMODE=y
CONFIG_ARCH_HAS_SYSCALL_WRAPPER=y
CONFIG_FREEZER=y

#
# Executable file formats
#
CONFIG_BINFMT_ELF=y
CONFIG_COMPAT_BINFMT_ELF=y
CONFIG_ELFCORE=y
CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS=y
CONFIG_BINFMT_SCRIPT=y
CONFIG_BINFMT_MISC=m
CONFIG_COREDUMP=y
# end of Executable file formats

#
# Memory Management options
#
CONFIG_SELECT_MEMORY_MODEL=y
CONFIG_SPARSEMEM_MANUAL=y
CONFIG_SPARSEMEM=y
CONFIG_NEED_MULTIPLE_NODES=y
CONFIG_HAVE_MEMORY_PRESENT=y
CONFIG_SPARSEMEM_EXTREME=y
CONFIG_SPARSEMEM_VMEMMAP_ENABLE=y
CONFIG_SPARSEMEM_VMEMMAP=y
CONFIG_HAVE_MEMBLOCK_NODE_MAP=y
CONFIG_HAVE_FAST_GUP=y
CONFIG_NUMA_KEEP_MEMINFO=y
CONFIG_MEMORY_ISOLATION=y
CONFIG_HAVE_BOOTMEM_INFO_NODE=y
CONFIG_MEMORY_HOTPLUG=y
CONFIG_MEMORY_HOTPLUG_SPARSE=y
# CONFIG_MEMORY_HOTPLUG_DEFAULT_ONLINE is not set
CONFIG_MEMORY_HOTREMOVE=y
CONFIG_SPLIT_PTLOCK_CPUS=4
CONFIG_MEMORY_BALLOON=y
CONFIG_BALLOON_COMPACTION=y
CONFIG_COMPACTION=y
CONFIG_PAGE_REPORTING=y
CONFIG_MIGRATION=y
CONFIG_CONTIG_ALLOC=y
CONFIG_PHYS_ADDR_T_64BIT=y
CONFIG_BOUNCE=y
CONFIG_VIRT_TO_BUS=y
CONFIG_MMU_NOTIFIER=y
CONFIG_KSM=y
CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
CONFIG_ARCH_SUPPORTS_MEMORY_FAILURE=y
CONFIG_MEMORY_FAILURE=y
CONFIG_HWPOISON_INJECT=m
CONFIG_TRANSPARENT_HUGEPAGE=y
CONFIG_TRANSPARENT_HUGEPAGE_ALWAYS=y
# CONFIG_TRANSPARENT_HUGEPAGE_MADVISE is not set
CONFIG_ARCH_WANTS_THP_SWAP=y
CONFIG_THP_SWAP=y
CONFIG_CLEANCACHE=y
CONFIG_FRONTSWAP=y
CONFIG_CMA=y
# CONFIG_CMA_DEBUG is not set
# CONFIG_CMA_DEBUGFS is not set
CONFIG_CMA_AREAS=7
CONFIG_MEM_SOFT_DIRTY=y
CONFIG_ZSWAP=y
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_DEFLATE is not set
CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZO=y
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_842 is not set
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZ4 is not set
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZ4HC is not set
# CONFIG_ZSWAP_COMPRESSOR_DEFAULT_ZSTD is not set
CONFIG_ZSWAP_COMPRESSOR_DEFAULT="lzo"
CONFIG_ZSWAP_ZPOOL_DEFAULT_ZBUD=y
# CONFIG_ZSWAP_ZPOOL_DEFAULT_Z3FOLD is not set
# CONFIG_ZSWAP_ZPOOL_DEFAULT_ZSMALLOC is not set
CONFIG_ZSWAP_ZPOOL_DEFAULT="zbud"
# CONFIG_ZSWAP_DEFAULT_ON is not set
CONFIG_ZPOOL=y
CONFIG_ZBUD=y
# CONFIG_Z3FOLD is not set
CONFIG_ZSMALLOC=y
# CONFIG_ZSMALLOC_PGTABLE_MAPPING is not set
# CONFIG_ZSMALLOC_STAT is not set
CONFIG_GENERIC_EARLY_IOREMAP=y
CONFIG_DEFERRED_STRUCT_PAGE_INIT=y
CONFIG_IDLE_PAGE_TRACKING=y
CONFIG_ARCH_HAS_PTE_DEVMAP=y
CONFIG_ZONE_DEVICE=y
CONFIG_DEV_PAGEMAP_OPS=y
# CONFIG_DEVICE_PRIVATE is not set
CONFIG_FRAME_VECTOR=y
CONFIG_ARCH_USES_HIGH_VMA_FLAGS=y
CONFIG_ARCH_HAS_PKEYS=y
# CONFIG_PERCPU_STATS is not set
# CONFIG_GUP_BENCHMARK is not set
# CONFIG_READ_ONLY_THP_FOR_FS is not set
CONFIG_ARCH_HAS_PTE_SPECIAL=y
CONFIG_MAPPING_DIRTY_HELPERS=y
# end of Memory Management options

CONFIG_NET=y
CONFIG_COMPAT_NETLINK_MESSAGES=y
CONFIG_NET_INGRESS=y
CONFIG_NET_EGRESS=y
CONFIG_NET_REDIRECT=y
CONFIG_SKB_EXTENSIONS=y

#
# Networking options
#
CONFIG_PACKET=y
CONFIG_PACKET_DIAG=m
CONFIG_UNIX=y
CONFIG_UNIX_SCM=y
CONFIG_UNIX_DIAG=m
# CONFIG_TLS is not set
CONFIG_XFRM=y
CONFIG_XFRM_ALGO=y
CONFIG_XFRM_USER=y
# CONFIG_XFRM_INTERFACE is not set
CONFIG_XFRM_SUB_POLICY=y
CONFIG_XFRM_MIGRATE=y
CONFIG_XFRM_STATISTICS=y
CONFIG_XFRM_IPCOMP=m
CONFIG_NET_KEY=m
CONFIG_NET_KEY_MIGRATE=y
# CONFIG_SMC is not set
# CONFIG_XDP_SOCKETS is not set
CONFIG_INET=y
CONFIG_IP_MULTICAST=y
CONFIG_IP_ADVANCED_ROUTER=y
CONFIG_IP_FIB_TRIE_STATS=y
CONFIG_IP_MULTIPLE_TABLES=y
CONFIG_IP_ROUTE_MULTIPATH=y
CONFIG_IP_ROUTE_VERBOSE=y
CONFIG_IP_ROUTE_CLASSID=y
CONFIG_IP_PNP=y
CONFIG_IP_PNP_DHCP=y
# CONFIG_IP_PNP_BOOTP is not set
# CONFIG_IP_PNP_RARP is not set
CONFIG_NET_IPIP=m
CONFIG_NET_IPGRE_DEMUX=m
CONFIG_NET_IP_TUNNEL=m
CONFIG_NET_IPGRE=m
CONFIG_NET_IPGRE_BROADCAST=y
CONFIG_IP_MROUTE_COMMON=y
CONFIG_IP_MROUTE=y
CONFIG_IP_MROUTE_MULTIPLE_TABLES=y
CONFIG_IP_PIMSM_V1=y
CONFIG_IP_PIMSM_V2=y
CONFIG_SYN_COOKIES=y
CONFIG_NET_IPVTI=m
CONFIG_NET_UDP_TUNNEL=m
# CONFIG_NET_FOU is not set
# CONFIG_NET_FOU_IP_TUNNELS is not set
CONFIG_INET_AH=m
CONFIG_INET_ESP=m
# CONFIG_INET_ESP_OFFLOAD is not set
# CONFIG_INET_ESPINTCP is not set
CONFIG_INET_IPCOMP=m
CONFIG_INET_XFRM_TUNNEL=m
CONFIG_INET_TUNNEL=m
CONFIG_INET_DIAG=m
CONFIG_INET_TCP_DIAG=m
CONFIG_INET_UDP_DIAG=m
# CONFIG_INET_RAW_DIAG is not set
# CONFIG_INET_DIAG_DESTROY is not set
CONFIG_TCP_CONG_ADVANCED=y
CONFIG_TCP_CONG_BIC=m
CONFIG_TCP_CONG_CUBIC=y
CONFIG_TCP_CONG_WESTWOOD=m
CONFIG_TCP_CONG_HTCP=m
CONFIG_TCP_CONG_HSTCP=m
CONFIG_TCP_CONG_HYBLA=m
CONFIG_TCP_CONG_VEGAS=m
# CONFIG_TCP_CONG_NV is not set
CONFIG_TCP_CONG_SCALABLE=m
CONFIG_TCP_CONG_LP=m
CONFIG_TCP_CONG_VENO=m
CONFIG_TCP_CONG_YEAH=m
CONFIG_TCP_CONG_ILLINOIS=m
CONFIG_TCP_CONG_DCTCP=m
# CONFIG_TCP_CONG_CDG is not set
# CONFIG_TCP_CONG_BBR is not set
CONFIG_DEFAULT_CUBIC=y
# CONFIG_DEFAULT_RENO is not set
CONFIG_DEFAULT_TCP_CONG="cubic"
CONFIG_TCP_MD5SIG=y
CONFIG_IPV6=y
CONFIG_IPV6_ROUTER_PREF=y
CONFIG_IPV6_ROUTE_INFO=y
CONFIG_IPV6_OPTIMISTIC_DAD=y
CONFIG_INET6_AH=m
CONFIG_INET6_ESP=m
# CONFIG_INET6_ESP_OFFLOAD is not set
CONFIG_INET6_IPCOMP=m
CONFIG_IPV6_MIP6=m
# CONFIG_IPV6_ILA is not set
CONFIG_INET6_XFRM_TUNNEL=m
CONFIG_INET6_TUNNEL=m
CONFIG_IPV6_VTI=m
CONFIG_IPV6_SIT=m
CONFIG_IPV6_SIT_6RD=y
CONFIG_IPV6_NDISC_NODETYPE=y
CONFIG_IPV6_TUNNEL=m
CONFIG_IPV6_GRE=m
CONFIG_IPV6_MULTIPLE_TABLES=y
# CONFIG_IPV6_SUBTREES is not set
CONFIG_IPV6_MROUTE=y
CONFIG_IPV6_MROUTE_MULTIPLE_TABLES=y
CONFIG_IPV6_PIMSM_V2=y
# CONFIG_IPV6_SEG6_LWTUNNEL is not set
# CONFIG_IPV6_SEG6_HMAC is not set
# CONFIG_IPV6_RPL_LWTUNNEL is not set
CONFIG_NETLABEL=y
# CONFIG_MPTCP is not set
CONFIG_NETWORK_SECMARK=y
CONFIG_NET_PTP_CLASSIFY=y
CONFIG_NETWORK_PHY_TIMESTAMPING=y
CONFIG_NETFILTER=y
CONFIG_NETFILTER_ADVANCED=y
CONFIG_BRIDGE_NETFILTER=m

#
# Core Netfilter Configuration
#
CONFIG_NETFILTER_INGRESS=y
CONFIG_NETFILTER_NETLINK=m
CONFIG_NETFILTER_FAMILY_BRIDGE=y
CONFIG_NETFILTER_FAMILY_ARP=y
CONFIG_NETFILTER_NETLINK_ACCT=m
CONFIG_NETFILTER_NETLINK_QUEUE=m
CONFIG_NETFILTER_NETLINK_LOG=m
CONFIG_NETFILTER_NETLINK_OSF=m
CONFIG_NF_CONNTRACK=m
CONFIG_NF_LOG_COMMON=m
# CONFIG_NF_LOG_NETDEV is not set
CONFIG_NETFILTER_CONNCOUNT=m
CONFIG_NF_CONNTRACK_MARK=y
CONFIG_NF_CONNTRACK_SECMARK=y
CONFIG_NF_CONNTRACK_ZONES=y
CONFIG_NF_CONNTRACK_PROCFS=y
CONFIG_NF_CONNTRACK_EVENTS=y
CONFIG_NF_CONNTRACK_TIMEOUT=y
CONFIG_NF_CONNTRACK_TIMESTAMP=y
CONFIG_NF_CONNTRACK_LABELS=y
CONFIG_NF_CT_PROTO_DCCP=y
CONFIG_NF_CT_PROTO_GRE=y
CONFIG_NF_CT_PROTO_SCTP=y
CONFIG_NF_CT_PROTO_UDPLITE=y
CONFIG_NF_CONNTRACK_AMANDA=m
CONFIG_NF_CONNTRACK_FTP=m
CONFIG_NF_CONNTRACK_H323=m
CONFIG_NF_CONNTRACK_IRC=m
CONFIG_NF_CONNTRACK_BROADCAST=m
CONFIG_NF_CONNTRACK_NETBIOS_NS=m
CONFIG_NF_CONNTRACK_SNMP=m
CONFIG_NF_CONNTRACK_PPTP=m
CONFIG_NF_CONNTRACK_SANE=m
CONFIG_NF_CONNTRACK_SIP=m
CONFIG_NF_CONNTRACK_TFTP=m
CONFIG_NF_CT_NETLINK=m
CONFIG_NF_CT_NETLINK_TIMEOUT=m
# CONFIG_NETFILTER_NETLINK_GLUE_CT is not set
CONFIG_NF_NAT=m
CONFIG_NF_NAT_AMANDA=m
CONFIG_NF_NAT_FTP=m
CONFIG_NF_NAT_IRC=m
CONFIG_NF_NAT_SIP=m
CONFIG_NF_NAT_TFTP=m
CONFIG_NF_NAT_REDIRECT=y
CONFIG_NF_NAT_MASQUERADE=y
CONFIG_NETFILTER_SYNPROXY=m
CONFIG_NF_TABLES=m
# CONFIG_NF_TABLES_INET is not set
# CONFIG_NF_TABLES_NETDEV is not set
# CONFIG_NFT_NUMGEN is not set
CONFIG_NFT_CT=m
CONFIG_NFT_COUNTER=m
# CONFIG_NFT_CONNLIMIT is not set
CONFIG_NFT_LOG=m
CONFIG_NFT_LIMIT=m
CONFIG_NFT_MASQ=m
CONFIG_NFT_REDIR=m
# CONFIG_NFT_TUNNEL is not set
# CONFIG_NFT_OBJREF is not set
CONFIG_NFT_QUEUE=m
# CONFIG_NFT_QUOTA is not set
CONFIG_NFT_REJECT=m
CONFIG_NFT_COMPAT=m
CONFIG_NFT_HASH=m
# CONFIG_NFT_XFRM is not set
# CONFIG_NFT_SOCKET is not set
# CONFIG_NFT_OSF is not set
# CONFIG_NFT_TPROXY is not set
# CONFIG_NFT_SYNPROXY is not set
# CONFIG_NF_FLOW_TABLE is not set
CONFIG_NETFILTER_XTABLES=y

#
# Xtables combined modules
#
CONFIG_NETFILTER_XT_MARK=m
CONFIG_NETFILTER_XT_CONNMARK=m
CONFIG_NETFILTER_XT_SET=m

#
# Xtables targets
#
CONFIG_NETFILTER_XT_TARGET_AUDIT=m
CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
CONFIG_NETFILTER_XT_TARGET_CONNSECMARK=m
CONFIG_NETFILTER_XT_TARGET_CT=m
CONFIG_NETFILTER_XT_TARGET_DSCP=m
CONFIG_NETFILTER_XT_TARGET_HL=m
CONFIG_NETFILTER_XT_TARGET_HMARK=m
CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
CONFIG_NETFILTER_XT_TARGET_LED=m
CONFIG_NETFILTER_XT_TARGET_LOG=m
CONFIG_NETFILTER_XT_TARGET_MARK=m
CONFIG_NETFILTER_XT_NAT=m
CONFIG_NETFILTER_XT_TARGET_NETMAP=m
CONFIG_NETFILTER_XT_TARGET_NFLOG=m
CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m
CONFIG_NETFILTER_XT_TARGET_NOTRACK=m
CONFIG_NETFILTER_XT_TARGET_RATEEST=m
CONFIG_NETFILTER_XT_TARGET_REDIRECT=m
CONFIG_NETFILTER_XT_TARGET_MASQUERADE=m
CONFIG_NETFILTER_XT_TARGET_TEE=m
CONFIG_NETFILTER_XT_TARGET_TPROXY=m
CONFIG_NETFILTER_XT_TARGET_TRACE=m
CONFIG_NETFILTER_XT_TARGET_SECMARK=m
CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP=m

#
# Xtables matches
#
CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
CONFIG_NETFILTER_XT_MATCH_BPF=m
CONFIG_NETFILTER_XT_MATCH_CGROUP=m
CONFIG_NETFILTER_XT_MATCH_CLUSTER=m
CONFIG_NETFILTER_XT_MATCH_COMMENT=m
CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m
CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
CONFIG_NETFILTER_XT_MATCH_CPU=m
CONFIG_NETFILTER_XT_MATCH_DCCP=m
CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m
CONFIG_NETFILTER_XT_MATCH_DSCP=m
CONFIG_NETFILTER_XT_MATCH_ECN=m
CONFIG_NETFILTER_XT_MATCH_ESP=m
CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
CONFIG_NETFILTER_XT_MATCH_HELPER=m
CONFIG_NETFILTER_XT_MATCH_HL=m
# CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set
CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
CONFIG_NETFILTER_XT_MATCH_IPVS=m
CONFIG_NETFILTER_XT_MATCH_L2TP=m
CONFIG_NETFILTER_XT_MATCH_LENGTH=m
CONFIG_NETFILTER_XT_MATCH_LIMIT=m
CONFIG_NETFILTER_XT_MATCH_MAC=m
CONFIG_NETFILTER_XT_MATCH_MARK=m
CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
CONFIG_NETFILTER_XT_MATCH_NFACCT=m
CONFIG_NETFILTER_XT_MATCH_OSF=m
CONFIG_NETFILTER_XT_MATCH_OWNER=m
CONFIG_NETFILTER_XT_MATCH_POLICY=m
CONFIG_NETFILTER_XT_MATCH_PHYSDEV=m
CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
CONFIG_NETFILTER_XT_MATCH_QUOTA=m
CONFIG_NETFILTER_XT_MATCH_RATEEST=m
CONFIG_NETFILTER_XT_MATCH_REALM=m
CONFIG_NETFILTER_XT_MATCH_RECENT=m
CONFIG_NETFILTER_XT_MATCH_SCTP=m
CONFIG_NETFILTER_XT_MATCH_SOCKET=m
CONFIG_NETFILTER_XT_MATCH_STATE=m
CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
CONFIG_NETFILTER_XT_MATCH_STRING=m
CONFIG_NETFILTER_XT_MATCH_TCPMSS=m
CONFIG_NETFILTER_XT_MATCH_TIME=m
CONFIG_NETFILTER_XT_MATCH_U32=m
# end of Core Netfilter Configuration

CONFIG_IP_SET=m
CONFIG_IP_SET_MAX=256
CONFIG_IP_SET_BITMAP_IP=m
CONFIG_IP_SET_BITMAP_IPMAC=m
CONFIG_IP_SET_BITMAP_PORT=m
CONFIG_IP_SET_HASH_IP=m
CONFIG_IP_SET_HASH_IPMARK=m
CONFIG_IP_SET_HASH_IPPORT=m
CONFIG_IP_SET_HASH_IPPORTIP=m
CONFIG_IP_SET_HASH_IPPORTNET=m
CONFIG_IP_SET_HASH_IPMAC=m
CONFIG_IP_SET_HASH_MAC=m
CONFIG_IP_SET_HASH_NETPORTNET=m
CONFIG_IP_SET_HASH_NET=m
CONFIG_IP_SET_HASH_NETNET=m
CONFIG_IP_SET_HASH_NETPORT=m
CONFIG_IP_SET_HASH_NETIFACE=m
CONFIG_IP_SET_LIST_SET=m
CONFIG_IP_VS=m
CONFIG_IP_VS_IPV6=y
# CONFIG_IP_VS_DEBUG is not set
CONFIG_IP_VS_TAB_BITS=12

#
# IPVS transport protocol load balancing support
#
CONFIG_IP_VS_PROTO_TCP=y
CONFIG_IP_VS_PROTO_UDP=y
CONFIG_IP_VS_PROTO_AH_ESP=y
CONFIG_IP_VS_PROTO_ESP=y
CONFIG_IP_VS_PROTO_AH=y
CONFIG_IP_VS_PROTO_SCTP=y

#
# IPVS scheduler
#
CONFIG_IP_VS_RR=m
CONFIG_IP_VS_WRR=m
CONFIG_IP_VS_LC=m
CONFIG_IP_VS_WLC=m
# CONFIG_IP_VS_FO is not set
# CONFIG_IP_VS_OVF is not set
CONFIG_IP_VS_LBLC=m
CONFIG_IP_VS_LBLCR=m
CONFIG_IP_VS_DH=m
CONFIG_IP_VS_SH=m
# CONFIG_IP_VS_MH is not set
CONFIG_IP_VS_SED=m
CONFIG_IP_VS_NQ=m

#
# IPVS SH scheduler
#
CONFIG_IP_VS_SH_TAB_BITS=8

#
# IPVS MH scheduler
#
CONFIG_IP_VS_MH_TAB_INDEX=12

#
# IPVS application helper
#
CONFIG_IP_VS_FTP=m
CONFIG_IP_VS_NFCT=y
CONFIG_IP_VS_PE_SIP=m

#
# IP: Netfilter Configuration
#
CONFIG_NF_DEFRAG_IPV4=m
CONFIG_NF_SOCKET_IPV4=m
CONFIG_NF_TPROXY_IPV4=m
# CONFIG_NF_TABLES_IPV4 is not set
# CONFIG_NF_TABLES_ARP is not set
CONFIG_NF_DUP_IPV4=m
# CONFIG_NF_LOG_ARP is not set
CONFIG_NF_LOG_IPV4=m
CONFIG_NF_REJECT_IPV4=m
CONFIG_NF_NAT_SNMP_BASIC=m
CONFIG_NF_NAT_PPTP=m
CONFIG_NF_NAT_H323=m
CONFIG_IP_NF_IPTABLES=m
CONFIG_IP_NF_MATCH_AH=m
CONFIG_IP_NF_MATCH_ECN=m
CONFIG_IP_NF_MATCH_RPFILTER=m
CONFIG_IP_NF_MATCH_TTL=m
CONFIG_IP_NF_FILTER=m
CONFIG_IP_NF_TARGET_REJECT=m
CONFIG_IP_NF_TARGET_SYNPROXY=m
CONFIG_IP_NF_NAT=m
CONFIG_IP_NF_TARGET_MASQUERADE=m
CONFIG_IP_NF_TARGET_NETMAP=m
CONFIG_IP_NF_TARGET_REDIRECT=m
CONFIG_IP_NF_MANGLE=m
CONFIG_IP_NF_TARGET_CLUSTERIP=m
CONFIG_IP_NF_TARGET_ECN=m
CONFIG_IP_NF_TARGET_TTL=m
CONFIG_IP_NF_RAW=m
CONFIG_IP_NF_SECURITY=m
CONFIG_IP_NF_ARPTABLES=m
CONFIG_IP_NF_ARPFILTER=m
CONFIG_IP_NF_ARP_MANGLE=m
# end of IP: Netfilter Configuration

#
# IPv6: Netfilter Configuration
#
CONFIG_NF_SOCKET_IPV6=m
CONFIG_NF_TPROXY_IPV6=m
# CONFIG_NF_TABLES_IPV6 is not set
CONFIG_NF_DUP_IPV6=m
CONFIG_NF_REJECT_IPV6=m
CONFIG_NF_LOG_IPV6=m
CONFIG_IP6_NF_IPTABLES=m
CONFIG_IP6_NF_MATCH_AH=m
CONFIG_IP6_NF_MATCH_EUI64=m
CONFIG_IP6_NF_MATCH_FRAG=m
CONFIG_IP6_NF_MATCH_OPTS=m
CONFIG_IP6_NF_MATCH_HL=m
CONFIG_IP6_NF_MATCH_IPV6HEADER=m
CONFIG_IP6_NF_MATCH_MH=m
CONFIG_IP6_NF_MATCH_RPFILTER=m
CONFIG_IP6_NF_MATCH_RT=m
# CONFIG_IP6_NF_MATCH_SRH is not set
CONFIG_IP6_NF_TARGET_HL=m
CONFIG_IP6_NF_FILTER=m
CONFIG_IP6_NF_TARGET_REJECT=m
CONFIG_IP6_NF_TARGET_SYNPROXY=m
CONFIG_IP6_NF_MANGLE=m
CONFIG_IP6_NF_RAW=m
CONFIG_IP6_NF_SECURITY=m
CONFIG_IP6_NF_NAT=m
CONFIG_IP6_NF_TARGET_MASQUERADE=m
CONFIG_IP6_NF_TARGET_NPT=m
# end of IPv6: Netfilter Configuration

CONFIG_NF_DEFRAG_IPV6=m
# CONFIG_NF_TABLES_BRIDGE is not set
# CONFIG_NF_CONNTRACK_BRIDGE is not set
CONFIG_BRIDGE_NF_EBTABLES=m
CONFIG_BRIDGE_EBT_BROUTE=m
CONFIG_BRIDGE_EBT_T_FILTER=m
CONFIG_BRIDGE_EBT_T_NAT=m
CONFIG_BRIDGE_EBT_802_3=m
CONFIG_BRIDGE_EBT_AMONG=m
CONFIG_BRIDGE_EBT_ARP=m
CONFIG_BRIDGE_EBT_IP=m
CONFIG_BRIDGE_EBT_IP6=m
CONFIG_BRIDGE_EBT_LIMIT=m
CONFIG_BRIDGE_EBT_MARK=m
CONFIG_BRIDGE_EBT_PKTTYPE=m
CONFIG_BRIDGE_EBT_STP=m
CONFIG_BRIDGE_EBT_VLAN=m
CONFIG_BRIDGE_EBT_ARPREPLY=m
CONFIG_BRIDGE_EBT_DNAT=m
CONFIG_BRIDGE_EBT_MARK_T=m
CONFIG_BRIDGE_EBT_REDIRECT=m
CONFIG_BRIDGE_EBT_SNAT=m
CONFIG_BRIDGE_EBT_LOG=m
CONFIG_BRIDGE_EBT_NFLOG=m
# CONFIG_BPFILTER is not set
CONFIG_IP_DCCP=m
CONFIG_INET_DCCP_DIAG=m

#
# DCCP CCIDs Configuration
#
# CONFIG_IP_DCCP_CCID2_DEBUG is not set
CONFIG_IP_DCCP_CCID3=y
# CONFIG_IP_DCCP_CCID3_DEBUG is not set
CONFIG_IP_DCCP_TFRC_LIB=y
# end of DCCP CCIDs Configuration

#
# DCCP Kernel Hacking
#
# CONFIG_IP_DCCP_DEBUG is not set
# end of DCCP Kernel Hacking

CONFIG_IP_SCTP=m
# CONFIG_SCTP_DBG_OBJCNT is not set
# CONFIG_SCTP_DEFAULT_COOKIE_HMAC_MD5 is not set
CONFIG_SCTP_DEFAULT_COOKIE_HMAC_SHA1=y
# CONFIG_SCTP_DEFAULT_COOKIE_HMAC_NONE is not set
CONFIG_SCTP_COOKIE_HMAC_MD5=y
CONFIG_SCTP_COOKIE_HMAC_SHA1=y
CONFIG_INET_SCTP_DIAG=m
# CONFIG_RDS is not set
# CONFIG_TIPC is not set
CONFIG_ATM=m
CONFIG_ATM_CLIP=m
# CONFIG_ATM_CLIP_NO_ICMP is not set
CONFIG_ATM_LANE=m
# CONFIG_ATM_MPOA is not set
CONFIG_ATM_BR2684=m
# CONFIG_ATM_BR2684_IPFILTER is not set
CONFIG_L2TP=m
CONFIG_L2TP_DEBUGFS=m
CONFIG_L2TP_V3=y
CONFIG_L2TP_IP=m
CONFIG_L2TP_ETH=m
CONFIG_STP=m
CONFIG_GARP=m
CONFIG_MRP=m
CONFIG_BRIDGE=m
CONFIG_BRIDGE_IGMP_SNOOPING=y
CONFIG_BRIDGE_VLAN_FILTERING=y
CONFIG_HAVE_NET_DSA=y
# CONFIG_NET_DSA is not set
CONFIG_VLAN_8021Q=m
CONFIG_VLAN_8021Q_GVRP=y
CONFIG_VLAN_8021Q_MVRP=y
# CONFIG_DECNET is not set
CONFIG_LLC=m
# CONFIG_LLC2 is not set
# CONFIG_ATALK is not set
# CONFIG_X25 is not set
# CONFIG_LAPB is not set
# CONFIG_PHONET is not set
CONFIG_6LOWPAN=m
# CONFIG_6LOWPAN_DEBUGFS is not set
CONFIG_6LOWPAN_NHC=m
CONFIG_6LOWPAN_NHC_DEST=m
CONFIG_6LOWPAN_NHC_FRAGMENT=m
CONFIG_6LOWPAN_NHC_HOP=m
CONFIG_6LOWPAN_NHC_IPV6=m
CONFIG_6LOWPAN_NHC_MOBILITY=m
CONFIG_6LOWPAN_NHC_ROUTING=m
CONFIG_6LOWPAN_NHC_UDP=m
# CONFIG_6LOWPAN_GHC_EXT_HDR_HOP is not set
# CONFIG_6LOWPAN_GHC_UDP is not set
# CONFIG_6LOWPAN_GHC_ICMPV6 is not set
# CONFIG_6LOWPAN_GHC_EXT_HDR_DEST is not set
# CONFIG_6LOWPAN_GHC_EXT_HDR_FRAG is not set
# CONFIG_6LOWPAN_GHC_EXT_HDR_ROUTE is not set
CONFIG_IEEE802154=m
# CONFIG_IEEE802154_NL802154_EXPERIMENTAL is not set
CONFIG_IEEE802154_SOCKET=m
CONFIG_IEEE802154_6LOWPAN=m
CONFIG_MAC802154=m
CONFIG_NET_SCHED=y

#
# Queueing/Scheduling
#
CONFIG_NET_SCH_CBQ=m
CONFIG_NET_SCH_HTB=m
CONFIG_NET_SCH_HFSC=m
CONFIG_NET_SCH_ATM=m
CONFIG_NET_SCH_PRIO=m
CONFIG_NET_SCH_MULTIQ=m
CONFIG_NET_SCH_RED=m
CONFIG_NET_SCH_SFB=m
CONFIG_NET_SCH_SFQ=m
CONFIG_NET_SCH_TEQL=m
CONFIG_NET_SCH_TBF=m
# CONFIG_NET_SCH_CBS is not set
# CONFIG_NET_SCH_ETF is not set
# CONFIG_NET_SCH_TAPRIO is not set
CONFIG_NET_SCH_GRED=m
CONFIG_NET_SCH_DSMARK=m
CONFIG_NET_SCH_NETEM=m
CONFIG_NET_SCH_DRR=m
CONFIG_NET_SCH_MQPRIO=m
# CONFIG_NET_SCH_SKBPRIO is not set
CONFIG_NET_SCH_CHOKE=m
CONFIG_NET_SCH_QFQ=m
CONFIG_NET_SCH_CODEL=m
CONFIG_NET_SCH_FQ_CODEL=m
# CONFIG_NET_SCH_CAKE is not set
CONFIG_NET_SCH_FQ=m
# CONFIG_NET_SCH_HHF is not set
# CONFIG_NET_SCH_PIE is not set
CONFIG_NET_SCH_INGRESS=m
CONFIG_NET_SCH_PLUG=m
# CONFIG_NET_SCH_ETS is not set
# CONFIG_NET_SCH_DEFAULT is not set

#
# Classification
#
CONFIG_NET_CLS=y
CONFIG_NET_CLS_BASIC=m
CONFIG_NET_CLS_TCINDEX=m
CONFIG_NET_CLS_ROUTE4=m
CONFIG_NET_CLS_FW=m
CONFIG_NET_CLS_U32=m
CONFIG_CLS_U32_PERF=y
CONFIG_CLS_U32_MARK=y
CONFIG_NET_CLS_RSVP=m
CONFIG_NET_CLS_RSVP6=m
CONFIG_NET_CLS_FLOW=m
CONFIG_NET_CLS_CGROUP=y
CONFIG_NET_CLS_BPF=m
CONFIG_NET_CLS_FLOWER=m
CONFIG_NET_CLS_MATCHALL=m
CONFIG_NET_EMATCH=y
CONFIG_NET_EMATCH_STACK=32
CONFIG_NET_EMATCH_CMP=m
CONFIG_NET_EMATCH_NBYTE=m
CONFIG_NET_EMATCH_U32=m
CONFIG_NET_EMATCH_META=m
CONFIG_NET_EMATCH_TEXT=m
# CONFIG_NET_EMATCH_CANID is not set
CONFIG_NET_EMATCH_IPSET=m
# CONFIG_NET_EMATCH_IPT is not set
CONFIG_NET_CLS_ACT=y
CONFIG_NET_ACT_POLICE=m
CONFIG_NET_ACT_GACT=m
CONFIG_GACT_PROB=y
CONFIG_NET_ACT_MIRRED=m
CONFIG_NET_ACT_SAMPLE=m
CONFIG_NET_ACT_IPT=m
CONFIG_NET_ACT_NAT=m
CONFIG_NET_ACT_PEDIT=m
CONFIG_NET_ACT_SIMP=m
CONFIG_NET_ACT_SKBEDIT=m
CONFIG_NET_ACT_CSUM=m
# CONFIG_NET_ACT_MPLS is not set
CONFIG_NET_ACT_VLAN=m
# CONFIG_NET_ACT_BPF is not set
CONFIG_NET_ACT_CONNMARK=m
# CONFIG_NET_ACT_CTINFO is not set
CONFIG_NET_ACT_SKBMOD=m
# CONFIG_NET_ACT_IFE is not set
CONFIG_NET_ACT_TUNNEL_KEY=m
# CONFIG_NET_TC_SKB_EXT is not set
CONFIG_NET_SCH_FIFO=y
CONFIG_DCB=y
CONFIG_DNS_RESOLVER=m
# CONFIG_BATMAN_ADV is not set
CONFIG_OPENVSWITCH=m
CONFIG_OPENVSWITCH_GRE=m
CONFIG_OPENVSWITCH_VXLAN=m
CONFIG_OPENVSWITCH_GENEVE=m
CONFIG_VSOCKETS=m
CONFIG_VSOCKETS_DIAG=m
CONFIG_VSOCKETS_LOOPBACK=m
CONFIG_VMWARE_VMCI_VSOCKETS=m
CONFIG_VIRTIO_VSOCKETS=m
CONFIG_VIRTIO_VSOCKETS_COMMON=m
CONFIG_HYPERV_VSOCKETS=m
CONFIG_NETLINK_DIAG=m
CONFIG_MPLS=y
CONFIG_NET_MPLS_GSO=y
# CONFIG_MPLS_ROUTING is not set
CONFIG_NET_NSH=m
# CONFIG_HSR is not set
CONFIG_NET_SWITCHDEV=y
# CONFIG_NET_L3_MASTER_DEV is not set
# CONFIG_NET_NCSI is not set
CONFIG_RPS=y
CONFIG_RFS_ACCEL=y
CONFIG_XPS=y
# CONFIG_CGROUP_NET_PRIO is not set
CONFIG_CGROUP_NET_CLASSID=y
CONFIG_NET_RX_BUSY_POLL=y
CONFIG_BQL=y
CONFIG_BPF_JIT=y
CONFIG_NET_FLOW_LIMIT=y

#
# Network testing
#
CONFIG_NET_PKTGEN=m
CONFIG_NET_DROP_MONITOR=y
# end of Network testing
# end of Networking options

# CONFIG_HAMRADIO is not set
CONFIG_CAN=m
CONFIG_CAN_RAW=m
CONFIG_CAN_BCM=m
CONFIG_CAN_GW=m
# CONFIG_CAN_J1939 is not set

#
# CAN Device Drivers
#
CONFIG_CAN_VCAN=m
# CONFIG_CAN_VXCAN is not set
CONFIG_CAN_SLCAN=m
CONFIG_CAN_DEV=m
CONFIG_CAN_CALC_BITTIMING=y
# CONFIG_CAN_KVASER_PCIEFD is not set
CONFIG_CAN_C_CAN=m
CONFIG_CAN_C_CAN_PLATFORM=m
CONFIG_CAN_C_CAN_PCI=m
CONFIG_CAN_CC770=m
# CONFIG_CAN_CC770_ISA is not set
CONFIG_CAN_CC770_PLATFORM=m
# CONFIG_CAN_IFI_CANFD is not set
# CONFIG_CAN_M_CAN is not set
# CONFIG_CAN_PEAK_PCIEFD is not set
CONFIG_CAN_SJA1000=m
CONFIG_CAN_EMS_PCI=m
# CONFIG_CAN_F81601 is not set
CONFIG_CAN_KVASER_PCI=m
CONFIG_CAN_PEAK_PCI=m
CONFIG_CAN_PEAK_PCIEC=y
CONFIG_CAN_PLX_PCI=m
# CONFIG_CAN_SJA1000_ISA is not set
CONFIG_CAN_SJA1000_PLATFORM=m
CONFIG_CAN_SOFTING=m

#
# CAN SPI interfaces
#
# CONFIG_CAN_HI311X is not set
# CONFIG_CAN_MCP251X is not set
# end of CAN SPI interfaces

#
# CAN USB interfaces
#
CONFIG_CAN_8DEV_USB=m
CONFIG_CAN_EMS_USB=m
CONFIG_CAN_ESD_USB2=m
# CONFIG_CAN_GS_USB is not set
CONFIG_CAN_KVASER_USB=m
# CONFIG_CAN_MCBA_USB is not set
CONFIG_CAN_PEAK_USB=m
# CONFIG_CAN_UCAN is not set
# end of CAN USB interfaces

# CONFIG_CAN_DEBUG_DEVICES is not set
# end of CAN Device Drivers

CONFIG_BT=m
CONFIG_BT_BREDR=y
CONFIG_BT_RFCOMM=m
CONFIG_BT_RFCOMM_TTY=y
CONFIG_BT_BNEP=m
CONFIG_BT_BNEP_MC_FILTER=y
CONFIG_BT_BNEP_PROTO_FILTER=y
CONFIG_BT_CMTP=m
CONFIG_BT_HIDP=m
CONFIG_BT_HS=y
CONFIG_BT_LE=y
# CONFIG_BT_6LOWPAN is not set
# CONFIG_BT_LEDS is not set
# CONFIG_BT_SELFTEST is not set
CONFIG_BT_DEBUGFS=y

#
# Bluetooth device drivers
#
CONFIG_BT_INTEL=m
CONFIG_BT_BCM=m
CONFIG_BT_RTL=m
CONFIG_BT_HCIBTUSB=m
# CONFIG_BT_HCIBTUSB_AUTOSUSPEND is not set
CONFIG_BT_HCIBTUSB_BCM=y
# CONFIG_BT_HCIBTUSB_MTK is not set
CONFIG_BT_HCIBTUSB_RTL=y
CONFIG_BT_HCIBTSDIO=m
CONFIG_BT_HCIUART=m
CONFIG_BT_HCIUART_H4=y
CONFIG_BT_HCIUART_BCSP=y
CONFIG_BT_HCIUART_ATH3K=y
# CONFIG_BT_HCIUART_INTEL is not set
# CONFIG_BT_HCIUART_AG6XX is not set
CONFIG_BT_HCIBCM203X=m
CONFIG_BT_HCIBPA10X=m
CONFIG_BT_HCIBFUSB=m
CONFIG_BT_HCIVHCI=m
CONFIG_BT_MRVL=m
CONFIG_BT_MRVL_SDIO=m
CONFIG_BT_ATH3K=m
# CONFIG_BT_MTKSDIO is not set
# end of Bluetooth device drivers

# CONFIG_AF_RXRPC is not set
# CONFIG_AF_KCM is not set
CONFIG_FIB_RULES=y
CONFIG_WIRELESS=y
CONFIG_WIRELESS_EXT=y
CONFIG_WEXT_CORE=y
CONFIG_WEXT_PROC=y
CONFIG_WEXT_PRIV=y
CONFIG_CFG80211=m
# CONFIG_NL80211_TESTMODE is not set
# CONFIG_CFG80211_DEVELOPER_WARNINGS is not set
CONFIG_CFG80211_REQUIRE_SIGNED_REGDB=y
CONFIG_CFG80211_USE_KERNEL_REGDB_KEYS=y
CONFIG_CFG80211_DEFAULT_PS=y
# CONFIG_CFG80211_DEBUGFS is not set
CONFIG_CFG80211_CRDA_SUPPORT=y
CONFIG_CFG80211_WEXT=y
CONFIG_LIB80211=m
# CONFIG_LIB80211_DEBUG is not set
CONFIG_MAC80211=m
CONFIG_MAC80211_HAS_RC=y
CONFIG_MAC80211_RC_MINSTREL=y
CONFIG_MAC80211_RC_DEFAULT_MINSTREL=y
CONFIG_MAC80211_RC_DEFAULT="minstrel_ht"
CONFIG_MAC80211_MESH=y
CONFIG_MAC80211_LEDS=y
CONFIG_MAC80211_DEBUGFS=y
# CONFIG_MAC80211_MESSAGE_TRACING is not set
# CONFIG_MAC80211_DEBUG_MENU is not set
CONFIG_MAC80211_STA_HASH_MAX_SIZE=0
# CONFIG_WIMAX is not set
CONFIG_RFKILL=m
CONFIG_RFKILL_LEDS=y
CONFIG_RFKILL_INPUT=y
# CONFIG_RFKILL_GPIO is not set
CONFIG_NET_9P=y
CONFIG_NET_9P_VIRTIO=y
# CONFIG_NET_9P_XEN is not set
# CONFIG_NET_9P_RDMA is not set
# CONFIG_NET_9P_DEBUG is not set
# CONFIG_CAIF is not set
CONFIG_CEPH_LIB=m
# CONFIG_CEPH_LIB_PRETTYDEBUG is not set
CONFIG_CEPH_LIB_USE_DNS_RESOLVER=y
# CONFIG_NFC is not set
CONFIG_PSAMPLE=m
# CONFIG_NET_IFE is not set
CONFIG_LWTUNNEL=y
CONFIG_LWTUNNEL_BPF=y
CONFIG_DST_CACHE=y
CONFIG_GRO_CELLS=y
CONFIG_NET_DEVLINK=y
CONFIG_PAGE_POOL=y
CONFIG_FAILOVER=m
CONFIG_ETHTOOL_NETLINK=y
CONFIG_HAVE_EBPF_JIT=y

#
# Device Drivers
#
CONFIG_HAVE_EISA=y
# CONFIG_EISA is not set
CONFIG_HAVE_PCI=y
CONFIG_PCI=y
CONFIG_PCI_DOMAINS=y
CONFIG_PCIEPORTBUS=y
CONFIG_HOTPLUG_PCI_PCIE=y
CONFIG_PCIEAER=y
CONFIG_PCIEAER_INJECT=m
CONFIG_PCIE_ECRC=y
CONFIG_PCIEASPM=y
CONFIG_PCIEASPM_DEFAULT=y
# CONFIG_PCIEASPM_POWERSAVE is not set
# CONFIG_PCIEASPM_POWER_SUPERSAVE is not set
# CONFIG_PCIEASPM_PERFORMANCE is not set
CONFIG_PCIE_PME=y
# CONFIG_PCIE_DPC is not set
# CONFIG_PCIE_PTM is not set
# CONFIG_PCIE_BW is not set
CONFIG_PCI_MSI=y
CONFIG_PCI_MSI_IRQ_DOMAIN=y
CONFIG_PCI_QUIRKS=y
# CONFIG_PCI_DEBUG is not set
# CONFIG_PCI_REALLOC_ENABLE_AUTO is not set
CONFIG_PCI_STUB=y
# CONFIG_PCI_PF_STUB is not set
# CONFIG_XEN_PCIDEV_FRONTEND is not set
CONFIG_PCI_ATS=y
CONFIG_PCI_LOCKLESS_CONFIG=y
CONFIG_PCI_IOV=y
CONFIG_PCI_PRI=y
CONFIG_PCI_PASID=y
# CONFIG_PCI_P2PDMA is not set
CONFIG_PCI_LABEL=y
CONFIG_PCI_HYPERV=m
CONFIG_HOTPLUG_PCI=y
CONFIG_HOTPLUG_PCI_ACPI=y
CONFIG_HOTPLUG_PCI_ACPI_IBM=m
# CONFIG_HOTPLUG_PCI_CPCI is not set
CONFIG_HOTPLUG_PCI_SHPC=y

#
# PCI controller drivers
#
CONFIG_VMD=y
CONFIG_PCI_HYPERV_INTERFACE=m

#
# DesignWare PCI Core Support
#
# CONFIG_PCIE_DW_PLAT_HOST is not set
# CONFIG_PCI_MESON is not set
# end of DesignWare PCI Core Support

#
# Mobiveil PCIe Core Support
#
# end of Mobiveil PCIe Core Support

#
# Cadence PCIe controllers support
#
# end of Cadence PCIe controllers support
# end of PCI controller drivers

#
# PCI Endpoint
#
# CONFIG_PCI_ENDPOINT is not set
# end of PCI Endpoint

#
# PCI switch controller drivers
#
# CONFIG_PCI_SW_SWITCHTEC is not set
# end of PCI switch controller drivers

CONFIG_PCCARD=y
# CONFIG_PCMCIA is not set
CONFIG_CARDBUS=y

#
# PC-card bridges
#
CONFIG_YENTA=m
CONFIG_YENTA_O2=y
CONFIG_YENTA_RICOH=y
CONFIG_YENTA_TI=y
CONFIG_YENTA_ENE_TUNE=y
CONFIG_YENTA_TOSHIBA=y
# CONFIG_RAPIDIO is not set

#
# Generic Driver Options
#
CONFIG_UEVENT_HELPER=y
CONFIG_UEVENT_HELPER_PATH=""
CONFIG_DEVTMPFS=y
CONFIG_DEVTMPFS_MOUNT=y
CONFIG_STANDALONE=y
CONFIG_PREVENT_FIRMWARE_BUILD=y

#
# Firmware loader
#
CONFIG_FW_LOADER=y
CONFIG_FW_LOADER_PAGED_BUF=y
CONFIG_EXTRA_FIRMWARE=""
CONFIG_FW_LOADER_USER_HELPER=y
# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
# CONFIG_FW_LOADER_COMPRESS is not set
CONFIG_FW_CACHE=y
# end of Firmware loader

CONFIG_WANT_DEV_COREDUMP=y
CONFIG_ALLOW_DEV_COREDUMP=y
CONFIG_DEV_COREDUMP=y
# CONFIG_DEBUG_DRIVER is not set
# CONFIG_DEBUG_DEVRES is not set
# CONFIG_DEBUG_TEST_DRIVER_REMOVE is not set
# CONFIG_PM_QOS_KUNIT_TEST is not set
# CONFIG_TEST_ASYNC_DRIVER_PROBE is not set
# CONFIG_KUNIT_DRIVER_PE_TEST is not set
CONFIG_SYS_HYPERVISOR=y
CONFIG_GENERIC_CPU_AUTOPROBE=y
CONFIG_GENERIC_CPU_VULNERABILITIES=y
CONFIG_REGMAP=y
CONFIG_REGMAP_I2C=m
CONFIG_REGMAP_SPI=m
CONFIG_REGMAP_IRQ=y
CONFIG_DMA_SHARED_BUFFER=y
# CONFIG_DMA_FENCE_TRACE is not set
# end of Generic Driver Options

#
# Bus devices
#
# CONFIG_MHI_BUS is not set
# end of Bus devices

CONFIG_CONNECTOR=y
CONFIG_PROC_EVENTS=y
# CONFIG_GNSS is not set
CONFIG_MTD=m
# CONFIG_MTD_TESTS is not set

#
# Partition parsers
#
# CONFIG_MTD_AR7_PARTS is not set
# CONFIG_MTD_CMDLINE_PARTS is not set
# CONFIG_MTD_REDBOOT_PARTS is not set
# end of Partition parsers

#
# User Modules And Translation Layers
#
CONFIG_MTD_BLKDEVS=m
CONFIG_MTD_BLOCK=m
# CONFIG_MTD_BLOCK_RO is not set
# CONFIG_FTL is not set
# CONFIG_NFTL is not set
# CONFIG_INFTL is not set
# CONFIG_RFD_FTL is not set
# CONFIG_SSFDC is not set
# CONFIG_SM_FTL is not set
# CONFIG_MTD_OOPS is not set
# CONFIG_MTD_SWAP is not set
# CONFIG_MTD_PARTITIONED_MASTER is not set

#
# RAM/ROM/Flash chip drivers
#
# CONFIG_MTD_CFI is not set
# CONFIG_MTD_JEDECPROBE is not set
CONFIG_MTD_MAP_BANK_WIDTH_1=y
CONFIG_MTD_MAP_BANK_WIDTH_2=y
CONFIG_MTD_MAP_BANK_WIDTH_4=y
CONFIG_MTD_CFI_I1=y
CONFIG_MTD_CFI_I2=y
# CONFIG_MTD_RAM is not set
# CONFIG_MTD_ROM is not set
# CONFIG_MTD_ABSENT is not set
# end of RAM/ROM/Flash chip drivers

#
# Mapping drivers for chip access
#
# CONFIG_MTD_COMPLEX_MAPPINGS is not set
# CONFIG_MTD_INTEL_VR_NOR is not set
# CONFIG_MTD_PLATRAM is not set
# end of Mapping drivers for chip access

#
# Self-contained MTD device drivers
#
# CONFIG_MTD_PMC551 is not set
# CONFIG_MTD_DATAFLASH is not set
# CONFIG_MTD_MCHP23K256 is not set
# CONFIG_MTD_SST25L is not set
# CONFIG_MTD_SLRAM is not set
# CONFIG_MTD_PHRAM is not set
# CONFIG_MTD_MTDRAM is not set
# CONFIG_MTD_BLOCK2MTD is not set

#
# Disk-On-Chip Device Drivers
#
# CONFIG_MTD_DOCG3 is not set
# end of Self-contained MTD device drivers

# CONFIG_MTD_ONENAND is not set
# CONFIG_MTD_RAW_NAND is not set
# CONFIG_MTD_SPI_NAND is not set

#
# LPDDR & LPDDR2 PCM memory drivers
#
# CONFIG_MTD_LPDDR is not set
# end of LPDDR & LPDDR2 PCM memory drivers

# CONFIG_MTD_SPI_NOR is not set
CONFIG_MTD_UBI=m
CONFIG_MTD_UBI_WL_THRESHOLD=4096
CONFIG_MTD_UBI_BEB_LIMIT=20
# CONFIG_MTD_UBI_FASTMAP is not set
# CONFIG_MTD_UBI_GLUEBI is not set
# CONFIG_MTD_UBI_BLOCK is not set
# CONFIG_MTD_HYPERBUS is not set
# CONFIG_OF is not set
CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
CONFIG_PARPORT=m
CONFIG_PARPORT_PC=m
CONFIG_PARPORT_SERIAL=m
# CONFIG_PARPORT_PC_FIFO is not set
# CONFIG_PARPORT_PC_SUPERIO is not set
# CONFIG_PARPORT_AX88796 is not set
CONFIG_PARPORT_1284=y
CONFIG_PARPORT_NOT_PC=y
CONFIG_PNP=y
# CONFIG_PNP_DEBUG_MESSAGES is not set

#
# Protocols
#
CONFIG_PNPACPI=y
CONFIG_BLK_DEV=y
CONFIG_BLK_DEV_NULL_BLK=m
CONFIG_BLK_DEV_NULL_BLK_FAULT_INJECTION=y
CONFIG_BLK_DEV_FD=m
CONFIG_CDROM=m
# CONFIG_PARIDE is not set
CONFIG_BLK_DEV_PCIESSD_MTIP32XX=m
# CONFIG_ZRAM is not set
# CONFIG_BLK_DEV_UMEM is not set
CONFIG_BLK_DEV_LOOP=m
CONFIG_BLK_DEV_LOOP_MIN_COUNT=0
# CONFIG_BLK_DEV_CRYPTOLOOP is not set
# CONFIG_BLK_DEV_DRBD is not set
CONFIG_BLK_DEV_NBD=m
# CONFIG_BLK_DEV_SKD is not set
CONFIG_BLK_DEV_SX8=m
CONFIG_BLK_DEV_RAM=m
CONFIG_BLK_DEV_RAM_COUNT=16
CONFIG_BLK_DEV_RAM_SIZE=16384
CONFIG_CDROM_PKTCDVD=m
CONFIG_CDROM_PKTCDVD_BUFFERS=8
# CONFIG_CDROM_PKTCDVD_WCACHE is not set
CONFIG_ATA_OVER_ETH=m
CONFIG_XEN_BLKDEV_FRONTEND=m
CONFIG_VIRTIO_BLK=y
CONFIG_BLK_DEV_RBD=m
# CONFIG_BLK_DEV_RSXX is not set

#
# NVME Support
#
CONFIG_NVME_CORE=m
CONFIG_BLK_DEV_NVME=m
CONFIG_NVME_MULTIPATH=y
# CONFIG_NVME_HWMON is not set
CONFIG_NVME_FABRICS=m
# CONFIG_NVME_RDMA is not set
CONFIG_NVME_FC=m
# CONFIG_NVME_TCP is not set
CONFIG_NVME_TARGET=m
CONFIG_NVME_TARGET_LOOP=m
# CONFIG_NVME_TARGET_RDMA is not set
CONFIG_NVME_TARGET_FC=m
CONFIG_NVME_TARGET_FCLOOP=m
# CONFIG_NVME_TARGET_TCP is not set
# end of NVME Support

#
# Misc devices
#
CONFIG_SENSORS_LIS3LV02D=m
# CONFIG_AD525X_DPOT is not set
# CONFIG_DUMMY_IRQ is not set
# CONFIG_IBM_ASM is not set
# CONFIG_PHANTOM is not set
CONFIG_TIFM_CORE=m
CONFIG_TIFM_7XX1=m
# CONFIG_ICS932S401 is not set
CONFIG_ENCLOSURE_SERVICES=m
CONFIG_SGI_XP=m
CONFIG_HP_ILO=m
CONFIG_SGI_GRU=m
# CONFIG_SGI_GRU_DEBUG is not set
CONFIG_APDS9802ALS=m
CONFIG_ISL29003=m
CONFIG_ISL29020=m
CONFIG_SENSORS_TSL2550=m
CONFIG_SENSORS_BH1770=m
CONFIG_SENSORS_APDS990X=m
# CONFIG_HMC6352 is not set
# CONFIG_DS1682 is not set
CONFIG_VMWARE_BALLOON=m
# CONFIG_LATTICE_ECP3_CONFIG is not set
# CONFIG_SRAM is not set
# CONFIG_PCI_ENDPOINT_TEST is not set
# CONFIG_XILINX_SDFEC is not set
CONFIG_PVPANIC=y
# CONFIG_C2PORT is not set

#
# EEPROM support
#
CONFIG_EEPROM_AT24=m
# CONFIG_EEPROM_AT25 is not set
CONFIG_EEPROM_LEGACY=m
CONFIG_EEPROM_MAX6875=m
CONFIG_EEPROM_93CX6=m
# CONFIG_EEPROM_93XX46 is not set
# CONFIG_EEPROM_IDT_89HPESX is not set
# CONFIG_EEPROM_EE1004 is not set
# end of EEPROM support

CONFIG_CB710_CORE=m
# CONFIG_CB710_DEBUG is not set
CONFIG_CB710_DEBUG_ASSUMPTIONS=y

#
# Texas Instruments shared transport line discipline
#
# CONFIG_TI_ST is not set
# end of Texas Instruments shared transport line discipline

CONFIG_SENSORS_LIS3_I2C=m
CONFIG_ALTERA_STAPL=m
CONFIG_INTEL_MEI=m
CONFIG_INTEL_MEI_ME=m
# CONFIG_INTEL_MEI_TXE is not set
# CONFIG_INTEL_MEI_HDCP is not set
CONFIG_VMWARE_VMCI=m

#
# Intel MIC & related support
#
# CONFIG_INTEL_MIC_BUS is not set
# CONFIG_SCIF_BUS is not set
# CONFIG_VOP_BUS is not set
# end of Intel MIC & related support

# CONFIG_GENWQE is not set
# CONFIG_ECHO is not set
# CONFIG_MISC_ALCOR_PCI is not set
# CONFIG_MISC_RTSX_PCI is not set
# CONFIG_MISC_RTSX_USB is not set
# CONFIG_HABANA_AI is not set
# CONFIG_UACCE is not set
# end of Misc devices

CONFIG_HAVE_IDE=y
# CONFIG_IDE is not set

#
# SCSI device support
#
CONFIG_SCSI_MOD=y
CONFIG_RAID_ATTRS=m
CONFIG_SCSI=y
CONFIG_SCSI_DMA=y
CONFIG_SCSI_NETLINK=y
CONFIG_SCSI_PROC_FS=y

#
# SCSI support type (disk, tape, CD-ROM)
#
CONFIG_BLK_DEV_SD=m
CONFIG_CHR_DEV_ST=m
CONFIG_BLK_DEV_SR=m
CONFIG_CHR_DEV_SG=m
CONFIG_CHR_DEV_SCH=m
CONFIG_SCSI_ENCLOSURE=m
CONFIG_SCSI_CONSTANTS=y
CONFIG_SCSI_LOGGING=y
CONFIG_SCSI_SCAN_ASYNC=y

#
# SCSI Transports
#
CONFIG_SCSI_SPI_ATTRS=m
CONFIG_SCSI_FC_ATTRS=m
CONFIG_SCSI_ISCSI_ATTRS=m
CONFIG_SCSI_SAS_ATTRS=m
CONFIG_SCSI_SAS_LIBSAS=m
CONFIG_SCSI_SAS_ATA=y
CONFIG_SCSI_SAS_HOST_SMP=y
CONFIG_SCSI_SRP_ATTRS=m
# end of SCSI Transports

CONFIG_SCSI_LOWLEVEL=y
CONFIG_ISCSI_TCP=m
CONFIG_ISCSI_BOOT_SYSFS=m
CONFIG_SCSI_CXGB3_ISCSI=m
CONFIG_SCSI_CXGB4_ISCSI=m
CONFIG_SCSI_BNX2_ISCSI=m
CONFIG_SCSI_BNX2X_FCOE=m
CONFIG_BE2ISCSI=m
# CONFIG_BLK_DEV_3W_XXXX_RAID is not set
CONFIG_SCSI_HPSA=m
CONFIG_SCSI_3W_9XXX=m
CONFIG_SCSI_3W_SAS=m
# CONFIG_SCSI_ACARD is not set
CONFIG_SCSI_AACRAID=m
# CONFIG_SCSI_AIC7XXX is not set
CONFIG_SCSI_AIC79XX=m
CONFIG_AIC79XX_CMDS_PER_DEVICE=4
CONFIG_AIC79XX_RESET_DELAY_MS=15000
# CONFIG_AIC79XX_DEBUG_ENABLE is not set
CONFIG_AIC79XX_DEBUG_MASK=0
# CONFIG_AIC79XX_REG_PRETTY_PRINT is not set
# CONFIG_SCSI_AIC94XX is not set
CONFIG_SCSI_MVSAS=m
# CONFIG_SCSI_MVSAS_DEBUG is not set
CONFIG_SCSI_MVSAS_TASKLET=y
CONFIG_SCSI_MVUMI=m
# CONFIG_SCSI_DPT_I2O is not set
# CONFIG_SCSI_ADVANSYS is not set
CONFIG_SCSI_ARCMSR=m
# CONFIG_SCSI_ESAS2R is not set
# CONFIG_MEGARAID_NEWGEN is not set
# CONFIG_MEGARAID_LEGACY is not set
CONFIG_MEGARAID_SAS=m
CONFIG_SCSI_MPT3SAS=m
CONFIG_SCSI_MPT2SAS_MAX_SGE=128
CONFIG_SCSI_MPT3SAS_MAX_SGE=128
CONFIG_SCSI_MPT2SAS=m
# CONFIG_SCSI_SMARTPQI is not set
CONFIG_SCSI_UFSHCD=m
CONFIG_SCSI_UFSHCD_PCI=m
# CONFIG_SCSI_UFS_DWC_TC_PCI is not set
# CONFIG_SCSI_UFSHCD_PLATFORM is not set
# CONFIG_SCSI_UFS_BSG is not set
CONFIG_SCSI_HPTIOP=m
# CONFIG_SCSI_BUSLOGIC is not set
# CONFIG_SCSI_MYRB is not set
# CONFIG_SCSI_MYRS is not set
CONFIG_VMWARE_PVSCSI=m
# CONFIG_XEN_SCSI_FRONTEND is not set
CONFIG_HYPERV_STORAGE=m
CONFIG_LIBFC=m
CONFIG_LIBFCOE=m
CONFIG_FCOE=m
CONFIG_FCOE_FNIC=m
# CONFIG_SCSI_SNIC is not set
# CONFIG_SCSI_DMX3191D is not set
# CONFIG_SCSI_FDOMAIN_PCI is not set
# CONFIG_SCSI_GDTH is not set
CONFIG_SCSI_ISCI=m
# CONFIG_SCSI_IPS is not set
CONFIG_SCSI_INITIO=m
# CONFIG_SCSI_INIA100 is not set
# CONFIG_SCSI_PPA is not set
# CONFIG_SCSI_IMM is not set
CONFIG_SCSI_STEX=m
# CONFIG_SCSI_SYM53C8XX_2 is not set
# CONFIG_SCSI_IPR is not set
# CONFIG_SCSI_QLOGIC_1280 is not set
CONFIG_SCSI_QLA_FC=m
CONFIG_TCM_QLA2XXX=m
# CONFIG_TCM_QLA2XXX_DEBUG is not set
CONFIG_SCSI_QLA_ISCSI=m
# CONFIG_QEDI is not set
# CONFIG_QEDF is not set
# CONFIG_SCSI_LPFC is not set
# CONFIG_SCSI_DC395x is not set
# CONFIG_SCSI_AM53C974 is not set
# CONFIG_SCSI_WD719X is not set
CONFIG_SCSI_DEBUG=m
CONFIG_SCSI_PMCRAID=m
CONFIG_SCSI_PM8001=m
# CONFIG_SCSI_BFA_FC is not set
CONFIG_SCSI_VIRTIO=m
# CONFIG_SCSI_CHELSIO_FCOE is not set
CONFIG_SCSI_DH=y
CONFIG_SCSI_DH_RDAC=y
CONFIG_SCSI_DH_HP_SW=y
CONFIG_SCSI_DH_EMC=y
CONFIG_SCSI_DH_ALUA=y
# end of SCSI device support

CONFIG_ATA=m
CONFIG_SATA_HOST=y
CONFIG_PATA_TIMINGS=y
CONFIG_ATA_VERBOSE_ERROR=y
CONFIG_ATA_FORCE=y
CONFIG_ATA_ACPI=y
# CONFIG_SATA_ZPODD is not set
CONFIG_SATA_PMP=y

#
# Controllers with non-SFF native interface
#
CONFIG_SATA_AHCI=m
CONFIG_SATA_MOBILE_LPM_POLICY=0
CONFIG_SATA_AHCI_PLATFORM=m
# CONFIG_SATA_INIC162X is not set
CONFIG_SATA_ACARD_AHCI=m
CONFIG_SATA_SIL24=m
CONFIG_ATA_SFF=y

#
# SFF controllers with custom DMA interface
#
CONFIG_PDC_ADMA=m
CONFIG_SATA_QSTOR=m
CONFIG_SATA_SX4=m
CONFIG_ATA_BMDMA=y

#
# SATA SFF controllers with BMDMA
#
CONFIG_ATA_PIIX=m
# CONFIG_SATA_DWC is not set
CONFIG_SATA_MV=m
CONFIG_SATA_NV=m
CONFIG_SATA_PROMISE=m
CONFIG_SATA_SIL=m
CONFIG_SATA_SIS=m
CONFIG_SATA_SVW=m
CONFIG_SATA_ULI=m
CONFIG_SATA_VIA=m
CONFIG_SATA_VITESSE=m

#
# PATA SFF controllers with BMDMA
#
CONFIG_PATA_ALI=m
CONFIG_PATA_AMD=m
CONFIG_PATA_ARTOP=m
CONFIG_PATA_ATIIXP=m
CONFIG_PATA_ATP867X=m
CONFIG_PATA_CMD64X=m
# CONFIG_PATA_CYPRESS is not set
# CONFIG_PATA_EFAR is not set
CONFIG_PATA_HPT366=m
CONFIG_PATA_HPT37X=m
CONFIG_PATA_HPT3X2N=m
CONFIG_PATA_HPT3X3=m
# CONFIG_PATA_HPT3X3_DMA is not set
CONFIG_PATA_IT8213=m
CONFIG_PATA_IT821X=m
CONFIG_PATA_JMICRON=m
CONFIG_PATA_MARVELL=m
CONFIG_PATA_NETCELL=m
CONFIG_PATA_NINJA32=m
# CONFIG_PATA_NS87415 is not set
CONFIG_PATA_OLDPIIX=m
# CONFIG_PATA_OPTIDMA is not set
CONFIG_PATA_PDC2027X=m
CONFIG_PATA_PDC_OLD=m
# CONFIG_PATA_RADISYS is not set
CONFIG_PATA_RDC=m
CONFIG_PATA_SCH=m
CONFIG_PATA_SERVERWORKS=m
CONFIG_PATA_SIL680=m
CONFIG_PATA_SIS=m
CONFIG_PATA_TOSHIBA=m
# CONFIG_PATA_TRIFLEX is not set
CONFIG_PATA_VIA=m
# CONFIG_PATA_WINBOND is not set

#
# PIO-only SFF controllers
#
# CONFIG_PATA_CMD640_PCI is not set
# CONFIG_PATA_MPIIX is not set
# CONFIG_PATA_NS87410 is not set
# CONFIG_PATA_OPTI is not set
# CONFIG_PATA_RZ1000 is not set

#
# Generic fallback / legacy drivers
#
CONFIG_PATA_ACPI=m
CONFIG_ATA_GENERIC=m
# CONFIG_PATA_LEGACY is not set
CONFIG_MD=y
CONFIG_BLK_DEV_MD=y
CONFIG_MD_AUTODETECT=y
CONFIG_MD_LINEAR=m
CONFIG_MD_RAID0=m
CONFIG_MD_RAID1=m
CONFIG_MD_RAID10=m
CONFIG_MD_RAID456=m
CONFIG_MD_MULTIPATH=m
CONFIG_MD_FAULTY=m
# CONFIG_MD_CLUSTER is not set
# CONFIG_BCACHE is not set
CONFIG_BLK_DEV_DM_BUILTIN=y
CONFIG_BLK_DEV_DM=m
CONFIG_DM_DEBUG=y
CONFIG_DM_BUFIO=m
# CONFIG_DM_DEBUG_BLOCK_MANAGER_LOCKING is not set
CONFIG_DM_BIO_PRISON=m
CONFIG_DM_PERSISTENT_DATA=m
# CONFIG_DM_UNSTRIPED is not set
CONFIG_DM_CRYPT=m
CONFIG_DM_SNAPSHOT=m
CONFIG_DM_THIN_PROVISIONING=m
CONFIG_DM_CACHE=m
CONFIG_DM_CACHE_SMQ=m
# CONFIG_DM_WRITECACHE is not set
CONFIG_DM_ERA=m
# CONFIG_DM_CLONE is not set
CONFIG_DM_MIRROR=m
CONFIG_DM_LOG_USERSPACE=m
CONFIG_DM_RAID=m
CONFIG_DM_ZERO=m
CONFIG_DM_MULTIPATH=m
CONFIG_DM_MULTIPATH_QL=m
CONFIG_DM_MULTIPATH_ST=m
CONFIG_DM_DELAY=m
# CONFIG_DM_DUST is not set
CONFIG_DM_UEVENT=y
CONFIG_DM_FLAKEY=m
CONFIG_DM_VERITY=m
# CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG is not set
# CONFIG_DM_VERITY_FEC is not set
CONFIG_DM_SWITCH=m
CONFIG_DM_LOG_WRITES=m
# CONFIG_DM_INTEGRITY is not set
# CONFIG_DM_ZONED is not set
CONFIG_TARGET_CORE=m
CONFIG_TCM_IBLOCK=m
CONFIG_TCM_FILEIO=m
CONFIG_TCM_PSCSI=m
CONFIG_TCM_USER2=m
CONFIG_LOOPBACK_TARGET=m
CONFIG_TCM_FC=m
CONFIG_ISCSI_TARGET=m
CONFIG_ISCSI_TARGET_CXGB4=m
# CONFIG_SBP_TARGET is not set
CONFIG_FUSION=y
CONFIG_FUSION_SPI=m
# CONFIG_FUSION_FC is not set
CONFIG_FUSION_SAS=m
CONFIG_FUSION_MAX_SGE=128
CONFIG_FUSION_CTL=m
CONFIG_FUSION_LOGGING=y

#
# IEEE 1394 (FireWire) support
#
CONFIG_FIREWIRE=m
CONFIG_FIREWIRE_OHCI=m
CONFIG_FIREWIRE_SBP2=m
CONFIG_FIREWIRE_NET=m
# CONFIG_FIREWIRE_NOSY is not set
# end of IEEE 1394 (FireWire) support

CONFIG_MACINTOSH_DRIVERS=y
CONFIG_MAC_EMUMOUSEBTN=y
CONFIG_NETDEVICES=y
CONFIG_MII=y
CONFIG_NET_CORE=y
CONFIG_BONDING=m
CONFIG_DUMMY=m
# CONFIG_WIREGUARD is not set
# CONFIG_EQUALIZER is not set
CONFIG_NET_FC=y
CONFIG_IFB=m
CONFIG_NET_TEAM=m
CONFIG_NET_TEAM_MODE_BROADCAST=m
CONFIG_NET_TEAM_MODE_ROUNDROBIN=m
CONFIG_NET_TEAM_MODE_RANDOM=m
CONFIG_NET_TEAM_MODE_ACTIVEBACKUP=m
CONFIG_NET_TEAM_MODE_LOADBALANCE=m
CONFIG_MACVLAN=m
CONFIG_MACVTAP=m
# CONFIG_IPVLAN is not set
CONFIG_VXLAN=m
CONFIG_GENEVE=m
# CONFIG_BAREUDP is not set
# CONFIG_GTP is not set
CONFIG_MACSEC=m
CONFIG_NETCONSOLE=m
CONFIG_NETCONSOLE_DYNAMIC=y
CONFIG_NETPOLL=y
CONFIG_NET_POLL_CONTROLLER=y
CONFIG_NTB_NETDEV=m
CONFIG_TUN=m
CONFIG_TAP=m
# CONFIG_TUN_VNET_CROSS_LE is not set
CONFIG_VETH=m
CONFIG_VIRTIO_NET=m
CONFIG_NLMON=m
CONFIG_VSOCKMON=m
# CONFIG_ARCNET is not set
# CONFIG_ATM_DRIVERS is not set

#
# Distributed Switch Architecture drivers
#
# end of Distributed Switch Architecture drivers

CONFIG_ETHERNET=y
CONFIG_MDIO=y
# CONFIG_NET_VENDOR_3COM is not set
# CONFIG_NET_VENDOR_ADAPTEC is not set
CONFIG_NET_VENDOR_AGERE=y
# CONFIG_ET131X is not set
CONFIG_NET_VENDOR_ALACRITECH=y
# CONFIG_SLICOSS is not set
# CONFIG_NET_VENDOR_ALTEON is not set
# CONFIG_ALTERA_TSE is not set
CONFIG_NET_VENDOR_AMAZON=y
CONFIG_ENA_ETHERNET=m
CONFIG_NET_VENDOR_AMD=y
CONFIG_AMD8111_ETH=m
CONFIG_PCNET32=m
CONFIG_AMD_XGBE=m
# CONFIG_AMD_XGBE_DCB is not set
CONFIG_AMD_XGBE_HAVE_ECC=y
CONFIG_NET_VENDOR_AQUANTIA=y
CONFIG_AQTION=m
CONFIG_NET_VENDOR_ARC=y
CONFIG_NET_VENDOR_ATHEROS=y
CONFIG_ATL2=m
CONFIG_ATL1=m
CONFIG_ATL1E=m
CONFIG_ATL1C=m
CONFIG_ALX=m
CONFIG_NET_VENDOR_AURORA=y
# CONFIG_AURORA_NB8800 is not set
CONFIG_NET_VENDOR_BROADCOM=y
CONFIG_B44=m
CONFIG_B44_PCI_AUTOSELECT=y
CONFIG_B44_PCICORE_AUTOSELECT=y
CONFIG_B44_PCI=y
# CONFIG_BCMGENET is not set
CONFIG_BNX2=m
CONFIG_CNIC=m
CONFIG_TIGON3=y
CONFIG_TIGON3_HWMON=y
CONFIG_BNX2X=m
CONFIG_BNX2X_SRIOV=y
# CONFIG_SYSTEMPORT is not set
CONFIG_BNXT=m
CONFIG_BNXT_SRIOV=y
CONFIG_BNXT_FLOWER_OFFLOAD=y
CONFIG_BNXT_DCB=y
CONFIG_BNXT_HWMON=y
CONFIG_NET_VENDOR_BROCADE=y
CONFIG_BNA=m
CONFIG_NET_VENDOR_CADENCE=y
CONFIG_MACB=m
CONFIG_MACB_USE_HWSTAMP=y
# CONFIG_MACB_PCI is not set
CONFIG_NET_VENDOR_CAVIUM=y
# CONFIG_THUNDER_NIC_PF is not set
# CONFIG_THUNDER_NIC_VF is not set
# CONFIG_THUNDER_NIC_BGX is not set
# CONFIG_THUNDER_NIC_RGX is not set
CONFIG_CAVIUM_PTP=y
CONFIG_LIQUIDIO=m
CONFIG_LIQUIDIO_VF=m
CONFIG_NET_VENDOR_CHELSIO=y
# CONFIG_CHELSIO_T1 is not set
CONFIG_CHELSIO_T3=m
CONFIG_CHELSIO_T4=m
# CONFIG_CHELSIO_T4_DCB is not set
CONFIG_CHELSIO_T4VF=m
CONFIG_CHELSIO_LIB=m
CONFIG_NET_VENDOR_CISCO=y
CONFIG_ENIC=m
CONFIG_NET_VENDOR_CORTINA=y
# CONFIG_CX_ECAT is not set
CONFIG_DNET=m
CONFIG_NET_VENDOR_DEC=y
CONFIG_NET_TULIP=y
CONFIG_DE2104X=m
CONFIG_DE2104X_DSL=0
CONFIG_TULIP=y
# CONFIG_TULIP_MWI is not set
CONFIG_TULIP_MMIO=y
# CONFIG_TULIP_NAPI is not set
CONFIG_DE4X5=m
CONFIG_WINBOND_840=m
CONFIG_DM9102=m
CONFIG_ULI526X=m
CONFIG_PCMCIA_XIRCOM=m
# CONFIG_NET_VENDOR_DLINK is not set
CONFIG_NET_VENDOR_EMULEX=y
CONFIG_BE2NET=m
CONFIG_BE2NET_HWMON=y
CONFIG_BE2NET_BE2=y
CONFIG_BE2NET_BE3=y
CONFIG_BE2NET_LANCER=y
CONFIG_BE2NET_SKYHAWK=y
CONFIG_NET_VENDOR_EZCHIP=y
CONFIG_NET_VENDOR_GOOGLE=y
# CONFIG_GVE is not set
CONFIG_NET_VENDOR_HUAWEI=y
# CONFIG_HINIC is not set
# CONFIG_NET_VENDOR_I825XX is not set
CONFIG_NET_VENDOR_INTEL=y
# CONFIG_E100 is not set
CONFIG_E1000=y
CONFIG_E1000E=y
CONFIG_E1000E_HWTS=y
CONFIG_IGB=y
CONFIG_IGB_HWMON=y
CONFIG_IGBVF=m
# CONFIG_IXGB is not set
CONFIG_IXGBE=y
CONFIG_IXGBE_HWMON=y
CONFIG_IXGBE_DCB=y
CONFIG_IXGBEVF=m
CONFIG_I40E=y
CONFIG_I40E_DCB=y
CONFIG_IAVF=m
CONFIG_I40EVF=m
# CONFIG_ICE is not set
CONFIG_FM10K=m
# CONFIG_IGC is not set
CONFIG_JME=m
CONFIG_NET_VENDOR_MARVELL=y
CONFIG_MVMDIO=m
CONFIG_SKGE=y
# CONFIG_SKGE_DEBUG is not set
CONFIG_SKGE_GENESIS=y
CONFIG_SKY2=m
# CONFIG_SKY2_DEBUG is not set
CONFIG_NET_VENDOR_MELLANOX=y
CONFIG_MLX4_EN=m
CONFIG_MLX4_EN_DCB=y
CONFIG_MLX4_CORE=m
CONFIG_MLX4_DEBUG=y
CONFIG_MLX4_CORE_GEN2=y
# CONFIG_MLX5_CORE is not set
# CONFIG_MLXSW_CORE is not set
# CONFIG_MLXFW is not set
# CONFIG_NET_VENDOR_MICREL is not set
# CONFIG_NET_VENDOR_MICROCHIP is not set
CONFIG_NET_VENDOR_MICROSEMI=y
# CONFIG_MSCC_OCELOT_SWITCH is not set
CONFIG_NET_VENDOR_MYRI=y
CONFIG_MYRI10GE=m
CONFIG_MYRI10GE_DCA=y
# CONFIG_FEALNX is not set
# CONFIG_NET_VENDOR_NATSEMI is not set
CONFIG_NET_VENDOR_NETERION=y
# CONFIG_S2IO is not set
# CONFIG_VXGE is not set
CONFIG_NET_VENDOR_NETRONOME=y
CONFIG_NFP=m
CONFIG_NFP_APP_FLOWER=y
CONFIG_NFP_APP_ABM_NIC=y
# CONFIG_NFP_DEBUG is not set
CONFIG_NET_VENDOR_NI=y
# CONFIG_NI_XGE_MANAGEMENT_ENET is not set
# CONFIG_NET_VENDOR_NVIDIA is not set
CONFIG_NET_VENDOR_OKI=y
CONFIG_ETHOC=m
CONFIG_NET_VENDOR_PACKET_ENGINES=y
# CONFIG_HAMACHI is not set
CONFIG_YELLOWFIN=m
CONFIG_NET_VENDOR_PENSANDO=y
# CONFIG_IONIC is not set
CONFIG_NET_VENDOR_QLOGIC=y
CONFIG_QLA3XXX=m
CONFIG_QLCNIC=m
CONFIG_QLCNIC_SRIOV=y
CONFIG_QLCNIC_DCB=y
CONFIG_QLCNIC_HWMON=y
CONFIG_NETXEN_NIC=m
CONFIG_QED=m
CONFIG_QED_SRIOV=y
CONFIG_QEDE=m
CONFIG_NET_VENDOR_QUALCOMM=y
# CONFIG_QCOM_EMAC is not set
# CONFIG_RMNET is not set
# CONFIG_NET_VENDOR_RDC is not set
CONFIG_NET_VENDOR_REALTEK=y
# CONFIG_ATP is not set
CONFIG_8139CP=y
CONFIG_8139TOO=y
# CONFIG_8139TOO_PIO is not set
# CONFIG_8139TOO_TUNE_TWISTER is not set
CONFIG_8139TOO_8129=y
# CONFIG_8139_OLD_RX_RESET is not set
CONFIG_R8169=y
CONFIG_NET_VENDOR_RENESAS=y
CONFIG_NET_VENDOR_ROCKER=y
CONFIG_ROCKER=m
CONFIG_NET_VENDOR_SAMSUNG=y
# CONFIG_SXGBE_ETH is not set
# CONFIG_NET_VENDOR_SEEQ is not set
CONFIG_NET_VENDOR_SOLARFLARE=y
CONFIG_SFC=m
CONFIG_SFC_MTD=y
CONFIG_SFC_MCDI_MON=y
CONFIG_SFC_SRIOV=y
CONFIG_SFC_MCDI_LOGGING=y
CONFIG_SFC_FALCON=m
CONFIG_SFC_FALCON_MTD=y
# CONFIG_NET_VENDOR_SILAN is not set
# CONFIG_NET_VENDOR_SIS is not set
CONFIG_NET_VENDOR_SMSC=y
CONFIG_EPIC100=m
# CONFIG_SMSC911X is not set
CONFIG_SMSC9420=m
CONFIG_NET_VENDOR_SOCIONEXT=y
# CONFIG_NET_VENDOR_STMICRO is not set
# CONFIG_NET_VENDOR_SUN is not set
CONFIG_NET_VENDOR_SYNOPSYS=y
# CONFIG_DWC_XLGMAC is not set
# CONFIG_NET_VENDOR_TEHUTI is not set
CONFIG_NET_VENDOR_TI=y
# CONFIG_TI_CPSW_PHY_SEL is not set
CONFIG_TLAN=m
# CONFIG_NET_VENDOR_VIA is not set
# CONFIG_NET_VENDOR_WIZNET is not set
CONFIG_NET_VENDOR_XILINX=y
# CONFIG_XILINX_AXI_EMAC is not set
# CONFIG_XILINX_LL_TEMAC is not set
# CONFIG_FDDI is not set
# CONFIG_HIPPI is not set
# CONFIG_NET_SB1000 is not set
CONFIG_MDIO_DEVICE=y
CONFIG_MDIO_BUS=y
# CONFIG_MDIO_BCM_UNIMAC is not set
CONFIG_MDIO_BITBANG=m
# CONFIG_MDIO_GPIO is not set
# CONFIG_MDIO_MSCC_MIIM is not set
# CONFIG_MDIO_MVUSB is not set
# CONFIG_MDIO_THUNDER is not set
# CONFIG_MDIO_XPCS is not set
CONFIG_PHYLINK=m
CONFIG_PHYLIB=y
CONFIG_SWPHY=y
# CONFIG_LED_TRIGGER_PHY is not set

#
# MII PHY device drivers
#
# CONFIG_SFP is not set
# CONFIG_ADIN_PHY is not set
CONFIG_AMD_PHY=m
# CONFIG_AQUANTIA_PHY is not set
# CONFIG_AX88796B_PHY is not set
# CONFIG_BCM7XXX_PHY is not set
CONFIG_BCM87XX_PHY=m
CONFIG_BCM_NET_PHYLIB=m
CONFIG_BROADCOM_PHY=m
# CONFIG_BCM84881_PHY is not set
CONFIG_CICADA_PHY=m
# CONFIG_CORTINA_PHY is not set
CONFIG_DAVICOM_PHY=m
# CONFIG_DP83822_PHY is not set
# CONFIG_DP83TC811_PHY is not set
# CONFIG_DP83848_PHY is not set
# CONFIG_DP83867_PHY is not set
# CONFIG_DP83869_PHY is not set
CONFIG_FIXED_PHY=y
CONFIG_ICPLUS_PHY=m
# CONFIG_INTEL_XWAY_PHY is not set
CONFIG_LSI_ET1011C_PHY=m
CONFIG_LXT_PHY=m
CONFIG_MARVELL_PHY=m
# CONFIG_MARVELL_10G_PHY is not set
CONFIG_MICREL_PHY=m
# CONFIG_MICROCHIP_PHY is not set
# CONFIG_MICROCHIP_T1_PHY is not set
# CONFIG_MICROSEMI_PHY is not set
CONFIG_NATIONAL_PHY=m
# CONFIG_NXP_TJA11XX_PHY is not set
CONFIG_QSEMI_PHY=m
CONFIG_REALTEK_PHY=y
# CONFIG_RENESAS_PHY is not set
# CONFIG_ROCKCHIP_PHY is not set
CONFIG_SMSC_PHY=m
CONFIG_STE10XP=m
# CONFIG_TERANETICS_PHY is not set
CONFIG_VITESSE_PHY=m
# CONFIG_XILINX_GMII2RGMII is not set
# CONFIG_MICREL_KS8995MA is not set
# CONFIG_PLIP is not set
CONFIG_PPP=m
CONFIG_PPP_BSDCOMP=m
CONFIG_PPP_DEFLATE=m
CONFIG_PPP_FILTER=y
CONFIG_PPP_MPPE=m
CONFIG_PPP_MULTILINK=y
CONFIG_PPPOATM=m
CONFIG_PPPOE=m
CONFIG_PPTP=m
CONFIG_PPPOL2TP=m
CONFIG_PPP_ASYNC=m
CONFIG_PPP_SYNC_TTY=m
CONFIG_SLIP=m
CONFIG_SLHC=m
CONFIG_SLIP_COMPRESSED=y
CONFIG_SLIP_SMART=y
# CONFIG_SLIP_MODE_SLIP6 is not set
CONFIG_USB_NET_DRIVERS=y
CONFIG_USB_CATC=y
CONFIG_USB_KAWETH=y
CONFIG_USB_PEGASUS=y
CONFIG_USB_RTL8150=y
CONFIG_USB_RTL8152=m
# CONFIG_USB_LAN78XX is not set
CONFIG_USB_USBNET=y
CONFIG_USB_NET_AX8817X=y
CONFIG_USB_NET_AX88179_178A=m
CONFIG_USB_NET_CDCETHER=y
CONFIG_USB_NET_CDC_EEM=y
CONFIG_USB_NET_CDC_NCM=m
CONFIG_USB_NET_HUAWEI_CDC_NCM=m
CONFIG_USB_NET_CDC_MBIM=m
CONFIG_USB_NET_DM9601=y
# CONFIG_USB_NET_SR9700 is not set
# CONFIG_USB_NET_SR9800 is not set
CONFIG_USB_NET_SMSC75XX=y
CONFIG_USB_NET_SMSC95XX=y
CONFIG_USB_NET_GL620A=y
CONFIG_USB_NET_NET1080=y
CONFIG_USB_NET_PLUSB=y
CONFIG_USB_NET_MCS7830=y
CONFIG_USB_NET_RNDIS_HOST=y
CONFIG_USB_NET_CDC_SUBSET_ENABLE=y
CONFIG_USB_NET_CDC_SUBSET=y
CONFIG_USB_ALI_M5632=y
CONFIG_USB_AN2720=y
CONFIG_USB_BELKIN=y
CONFIG_USB_ARMLINUX=y
CONFIG_USB_EPSON2888=y
CONFIG_USB_KC2190=y
CONFIG_USB_NET_ZAURUS=y
CONFIG_USB_NET_CX82310_ETH=m
CONFIG_USB_NET_KALMIA=m
CONFIG_USB_NET_QMI_WWAN=m
CONFIG_USB_HSO=m
CONFIG_USB_NET_INT51X1=y
CONFIG_USB_IPHETH=y
CONFIG_USB_SIERRA_NET=y
CONFIG_USB_VL600=m
# CONFIG_USB_NET_CH9200 is not set
# CONFIG_USB_NET_AQC111 is not set
CONFIG_WLAN=y
CONFIG_WLAN_VENDOR_ADMTEK=y
# CONFIG_ADM8211 is not set
CONFIG_ATH_COMMON=m
CONFIG_WLAN_VENDOR_ATH=y
# CONFIG_ATH_DEBUG is not set
# CONFIG_ATH5K is not set
# CONFIG_ATH5K_PCI is not set
CONFIG_ATH9K_HW=m
CONFIG_ATH9K_COMMON=m
CONFIG_ATH9K_BTCOEX_SUPPORT=y
# CONFIG_ATH9K is not set
CONFIG_ATH9K_HTC=m
# CONFIG_ATH9K_HTC_DEBUGFS is not set
# CONFIG_CARL9170 is not set
# CONFIG_ATH6KL is not set
# CONFIG_AR5523 is not set
# CONFIG_WIL6210 is not set
# CONFIG_ATH10K is not set
# CONFIG_WCN36XX is not set
CONFIG_WLAN_VENDOR_ATMEL=y
# CONFIG_ATMEL is not set
# CONFIG_AT76C50X_USB is not set
CONFIG_WLAN_VENDOR_BROADCOM=y
# CONFIG_B43 is not set
# CONFIG_B43LEGACY is not set
# CONFIG_BRCMSMAC is not set
# CONFIG_BRCMFMAC is not set
CONFIG_WLAN_VENDOR_CISCO=y
# CONFIG_AIRO is not set
CONFIG_WLAN_VENDOR_INTEL=y
# CONFIG_IPW2100 is not set
# CONFIG_IPW2200 is not set
CONFIG_IWLEGACY=m
CONFIG_IWL4965=m
CONFIG_IWL3945=m

#
# iwl3945 / iwl4965 Debugging Options
#
CONFIG_IWLEGACY_DEBUG=y
CONFIG_IWLEGACY_DEBUGFS=y
# end of iwl3945 / iwl4965 Debugging Options

CONFIG_IWLWIFI=m
CONFIG_IWLWIFI_LEDS=y
CONFIG_IWLDVM=m
CONFIG_IWLMVM=m
CONFIG_IWLWIFI_OPMODE_MODULAR=y
# CONFIG_IWLWIFI_BCAST_FILTERING is not set

#
# Debugging Options
#
# CONFIG_IWLWIFI_DEBUG is not set
CONFIG_IWLWIFI_DEBUGFS=y
# CONFIG_IWLWIFI_DEVICE_TRACING is not set
# end of Debugging Options

CONFIG_WLAN_VENDOR_INTERSIL=y
# CONFIG_HOSTAP is not set
# CONFIG_HERMES is not set
# CONFIG_P54_COMMON is not set
# CONFIG_PRISM54 is not set
CONFIG_WLAN_VENDOR_MARVELL=y
# CONFIG_LIBERTAS is not set
# CONFIG_LIBERTAS_THINFIRM is not set
# CONFIG_MWIFIEX is not set
# CONFIG_MWL8K is not set
CONFIG_WLAN_VENDOR_MEDIATEK=y
# CONFIG_MT7601U is not set
# CONFIG_MT76x0U is not set
# CONFIG_MT76x0E is not set
# CONFIG_MT76x2E is not set
# CONFIG_MT76x2U is not set
# CONFIG_MT7603E is not set
# CONFIG_MT7615E is not set
CONFIG_WLAN_VENDOR_RALINK=y
# CONFIG_RT2X00 is not set
CONFIG_WLAN_VENDOR_REALTEK=y
# CONFIG_RTL8180 is not set
# CONFIG_RTL8187 is not set
# CONFIG_RTL_CARDS is not set
# CONFIG_RTL8XXXU is not set
# CONFIG_RTW88 is not set
CONFIG_WLAN_VENDOR_RSI=y
# CONFIG_RSI_91X is not set
CONFIG_WLAN_VENDOR_ST=y
# CONFIG_CW1200 is not set
CONFIG_WLAN_VENDOR_TI=y
# CONFIG_WL1251 is not set
# CONFIG_WL12XX is not set
# CONFIG_WL18XX is not set
# CONFIG_WLCORE is not set
CONFIG_WLAN_VENDOR_ZYDAS=y
# CONFIG_USB_ZD1201 is not set
# CONFIG_ZD1211RW is not set
CONFIG_WLAN_VENDOR_QUANTENNA=y
# CONFIG_QTNFMAC_PCIE is not set
CONFIG_MAC80211_HWSIM=m
# CONFIG_USB_NET_RNDIS_WLAN is not set
# CONFIG_VIRT_WIFI is not set

#
# Enable WiMAX (Networking options) to see the WiMAX drivers
#
CONFIG_WAN=y
# CONFIG_LANMEDIA is not set
CONFIG_HDLC=m
CONFIG_HDLC_RAW=m
# CONFIG_HDLC_RAW_ETH is not set
CONFIG_HDLC_CISCO=m
CONFIG_HDLC_FR=m
CONFIG_HDLC_PPP=m

#
# X.25/LAPB support is disabled
#
# CONFIG_PCI200SYN is not set
# CONFIG_WANXL is not set
# CONFIG_PC300TOO is not set
# CONFIG_FARSYNC is not set
CONFIG_DLCI=m
CONFIG_DLCI_MAX=8
# CONFIG_SBNI is not set
CONFIG_IEEE802154_DRIVERS=m
CONFIG_IEEE802154_FAKELB=m
# CONFIG_IEEE802154_AT86RF230 is not set
# CONFIG_IEEE802154_MRF24J40 is not set
# CONFIG_IEEE802154_CC2520 is not set
# CONFIG_IEEE802154_ATUSB is not set
# CONFIG_IEEE802154_ADF7242 is not set
# CONFIG_IEEE802154_CA8210 is not set
# CONFIG_IEEE802154_MCR20A is not set
# CONFIG_IEEE802154_HWSIM is not set
CONFIG_XEN_NETDEV_FRONTEND=m
CONFIG_VMXNET3=m
CONFIG_FUJITSU_ES=m
CONFIG_HYPERV_NET=m
CONFIG_NETDEVSIM=m
CONFIG_NET_FAILOVER=m
CONFIG_ISDN=y
CONFIG_ISDN_CAPI=y
CONFIG_CAPI_TRACE=y
CONFIG_ISDN_CAPI_MIDDLEWARE=y
CONFIG_MISDN=m
CONFIG_MISDN_DSP=m
CONFIG_MISDN_L1OIP=m

#
# mISDN hardware drivers
#
CONFIG_MISDN_HFCPCI=m
CONFIG_MISDN_HFCMULTI=m
CONFIG_MISDN_HFCUSB=m
CONFIG_MISDN_AVMFRITZ=m
CONFIG_MISDN_SPEEDFAX=m
CONFIG_MISDN_INFINEON=m
CONFIG_MISDN_W6692=m
CONFIG_MISDN_NETJET=m
CONFIG_MISDN_HDLC=m
CONFIG_MISDN_IPAC=m
CONFIG_MISDN_ISAR=m
CONFIG_NVM=y
# CONFIG_NVM_PBLK is not set

#
# Input device support
#
CONFIG_INPUT=y
CONFIG_INPUT_LEDS=y
CONFIG_INPUT_FF_MEMLESS=y
CONFIG_INPUT_POLLDEV=m
CONFIG_INPUT_SPARSEKMAP=m
# CONFIG_INPUT_MATRIXKMAP is not set

#
# Userland interfaces
#
CONFIG_INPUT_MOUSEDEV=y
# CONFIG_INPUT_MOUSEDEV_PSAUX is not set
CONFIG_INPUT_MOUSEDEV_SCREEN_X=1024
CONFIG_INPUT_MOUSEDEV_SCREEN_Y=768
CONFIG_INPUT_JOYDEV=m
CONFIG_INPUT_EVDEV=y
# CONFIG_INPUT_EVBUG is not set

#
# Input Device Drivers
#
CONFIG_INPUT_KEYBOARD=y
# CONFIG_KEYBOARD_ADC is not set
# CONFIG_KEYBOARD_ADP5588 is not set
# CONFIG_KEYBOARD_ADP5589 is not set
# CONFIG_KEYBOARD_APPLESPI is not set
CONFIG_KEYBOARD_ATKBD=y
# CONFIG_KEYBOARD_QT1050 is not set
# CONFIG_KEYBOARD_QT1070 is not set
# CONFIG_KEYBOARD_QT2160 is not set
# CONFIG_KEYBOARD_DLINK_DIR685 is not set
# CONFIG_KEYBOARD_LKKBD is not set
# CONFIG_KEYBOARD_GPIO is not set
# CONFIG_KEYBOARD_GPIO_POLLED is not set
# CONFIG_KEYBOARD_TCA6416 is not set
# CONFIG_KEYBOARD_TCA8418 is not set
# CONFIG_KEYBOARD_MATRIX is not set
# CONFIG_KEYBOARD_LM8323 is not set
# CONFIG_KEYBOARD_LM8333 is not set
# CONFIG_KEYBOARD_MAX7359 is not set
# CONFIG_KEYBOARD_MCS is not set
# CONFIG_KEYBOARD_MPR121 is not set
# CONFIG_KEYBOARD_NEWTON is not set
# CONFIG_KEYBOARD_OPENCORES is not set
# CONFIG_KEYBOARD_SAMSUNG is not set
# CONFIG_KEYBOARD_STOWAWAY is not set
# CONFIG_KEYBOARD_SUNKBD is not set
# CONFIG_KEYBOARD_TM2_TOUCHKEY is not set
# CONFIG_KEYBOARD_XTKBD is not set
CONFIG_INPUT_MOUSE=y
CONFIG_MOUSE_PS2=y
CONFIG_MOUSE_PS2_ALPS=y
CONFIG_MOUSE_PS2_BYD=y
CONFIG_MOUSE_PS2_LOGIPS2PP=y
CONFIG_MOUSE_PS2_SYNAPTICS=y
CONFIG_MOUSE_PS2_SYNAPTICS_SMBUS=y
CONFIG_MOUSE_PS2_CYPRESS=y
CONFIG_MOUSE_PS2_LIFEBOOK=y
CONFIG_MOUSE_PS2_TRACKPOINT=y
CONFIG_MOUSE_PS2_ELANTECH=y
CONFIG_MOUSE_PS2_ELANTECH_SMBUS=y
CONFIG_MOUSE_PS2_SENTELIC=y
# CONFIG_MOUSE_PS2_TOUCHKIT is not set
CONFIG_MOUSE_PS2_FOCALTECH=y
CONFIG_MOUSE_PS2_VMMOUSE=y
CONFIG_MOUSE_PS2_SMBUS=y
CONFIG_MOUSE_SERIAL=m
CONFIG_MOUSE_APPLETOUCH=m
CONFIG_MOUSE_BCM5974=m
CONFIG_MOUSE_CYAPA=m
# CONFIG_MOUSE_ELAN_I2C is not set
CONFIG_MOUSE_VSXXXAA=m
# CONFIG_MOUSE_GPIO is not set
CONFIG_MOUSE_SYNAPTICS_I2C=m
CONFIG_MOUSE_SYNAPTICS_USB=m
# CONFIG_INPUT_JOYSTICK is not set
CONFIG_INPUT_TABLET=y
CONFIG_TABLET_USB_ACECAD=m
CONFIG_TABLET_USB_AIPTEK=m
CONFIG_TABLET_USB_GTCO=m
# CONFIG_TABLET_USB_HANWANG is not set
CONFIG_TABLET_USB_KBTAB=m
# CONFIG_TABLET_USB_PEGASUS is not set
# CONFIG_TABLET_SERIAL_WACOM4 is not set
CONFIG_INPUT_TOUCHSCREEN=y
CONFIG_TOUCHSCREEN_PROPERTIES=y
# CONFIG_TOUCHSCREEN_ADS7846 is not set
# CONFIG_TOUCHSCREEN_AD7877 is not set
# CONFIG_TOUCHSCREEN_AD7879 is not set
# CONFIG_TOUCHSCREEN_ADC is not set
# CONFIG_TOUCHSCREEN_ATMEL_MXT is not set
# CONFIG_TOUCHSCREEN_AUO_PIXCIR is not set
# CONFIG_TOUCHSCREEN_BU21013 is not set
# CONFIG_TOUCHSCREEN_BU21029 is not set
# CONFIG_TOUCHSCREEN_CHIPONE_ICN8505 is not set
# CONFIG_TOUCHSCREEN_CY8CTMG110 is not set
# CONFIG_TOUCHSCREEN_CYTTSP_CORE is not set
# CONFIG_TOUCHSCREEN_CYTTSP4_CORE is not set
# CONFIG_TOUCHSCREEN_DYNAPRO is not set
# CONFIG_TOUCHSCREEN_HAMPSHIRE is not set
# CONFIG_TOUCHSCREEN_EETI is not set
# CONFIG_TOUCHSCREEN_EGALAX_SERIAL is not set
# CONFIG_TOUCHSCREEN_EXC3000 is not set
# CONFIG_TOUCHSCREEN_FUJITSU is not set
# CONFIG_TOUCHSCREEN_GOODIX is not set
# CONFIG_TOUCHSCREEN_HIDEEP is not set
# CONFIG_TOUCHSCREEN_ILI210X is not set
# CONFIG_TOUCHSCREEN_S6SY761 is not set
# CONFIG_TOUCHSCREEN_GUNZE is not set
# CONFIG_TOUCHSCREEN_EKTF2127 is not set
# CONFIG_TOUCHSCREEN_ELAN is not set
CONFIG_TOUCHSCREEN_ELO=m
CONFIG_TOUCHSCREEN_WACOM_W8001=m
CONFIG_TOUCHSCREEN_WACOM_I2C=m
# CONFIG_TOUCHSCREEN_MAX11801 is not set
# CONFIG_TOUCHSCREEN_MCS5000 is not set
# CONFIG_TOUCHSCREEN_MMS114 is not set
# CONFIG_TOUCHSCREEN_MELFAS_MIP4 is not set
# CONFIG_TOUCHSCREEN_MTOUCH is not set
# CONFIG_TOUCHSCREEN_INEXIO is not set
# CONFIG_TOUCHSCREEN_MK712 is not set
# CONFIG_TOUCHSCREEN_PENMOUNT is not set
# CONFIG_TOUCHSCREEN_EDT_FT5X06 is not set
# CONFIG_TOUCHSCREEN_TOUCHRIGHT is not set
# CONFIG_TOUCHSCREEN_TOUCHWIN is not set
# CONFIG_TOUCHSCREEN_PIXCIR is not set
# CONFIG_TOUCHSCREEN_WDT87XX_I2C is not set
# CONFIG_TOUCHSCREEN_WM97XX is not set
# CONFIG_TOUCHSCREEN_USB_COMPOSITE is not set
# CONFIG_TOUCHSCREEN_TOUCHIT213 is not set
# CONFIG_TOUCHSCREEN_TSC_SERIO is not set
# CONFIG_TOUCHSCREEN_TSC2004 is not set
# CONFIG_TOUCHSCREEN_TSC2005 is not set
# CONFIG_TOUCHSCREEN_TSC2007 is not set
# CONFIG_TOUCHSCREEN_RM_TS is not set
# CONFIG_TOUCHSCREEN_SILEAD is not set
# CONFIG_TOUCHSCREEN_SIS_I2C is not set
# CONFIG_TOUCHSCREEN_ST1232 is not set
# CONFIG_TOUCHSCREEN_STMFTS is not set
# CONFIG_TOUCHSCREEN_SUR40 is not set
# CONFIG_TOUCHSCREEN_SURFACE3_SPI is not set
# CONFIG_TOUCHSCREEN_SX8654 is not set
# CONFIG_TOUCHSCREEN_TPS6507X is not set
# CONFIG_TOUCHSCREEN_ZET6223 is not set
# CONFIG_TOUCHSCREEN_ZFORCE is not set
# CONFIG_TOUCHSCREEN_ROHM_BU21023 is not set
# CONFIG_TOUCHSCREEN_IQS5XX is not set
CONFIG_INPUT_MISC=y
# CONFIG_INPUT_AD714X is not set
# CONFIG_INPUT_BMA150 is not set
# CONFIG_INPUT_E3X0_BUTTON is not set
# CONFIG_INPUT_MSM_VIBRATOR is not set
CONFIG_INPUT_PCSPKR=m
# CONFIG_INPUT_MMA8450 is not set
CONFIG_INPUT_APANEL=m
CONFIG_INPUT_GP2A=m
# CONFIG_INPUT_GPIO_BEEPER is not set
# CONFIG_INPUT_GPIO_DECODER is not set
# CONFIG_INPUT_GPIO_VIBRA is not set
CONFIG_INPUT_ATLAS_BTNS=m
CONFIG_INPUT_ATI_REMOTE2=m
CONFIG_INPUT_KEYSPAN_REMOTE=m
# CONFIG_INPUT_KXTJ9 is not set
CONFIG_INPUT_POWERMATE=m
CONFIG_INPUT_YEALINK=m
CONFIG_INPUT_CM109=m
CONFIG_INPUT_UINPUT=m
# CONFIG_INPUT_PCF8574 is not set
# CONFIG_INPUT_PWM_BEEPER is not set
# CONFIG_INPUT_PWM_VIBRA is not set
CONFIG_INPUT_GPIO_ROTARY_ENCODER=m
# CONFIG_INPUT_ADXL34X is not set
# CONFIG_INPUT_IMS_PCU is not set
# CONFIG_INPUT_CMA3000 is not set
CONFIG_INPUT_XEN_KBDDEV_FRONTEND=m
# CONFIG_INPUT_IDEAPAD_SLIDEBAR is not set
# CONFIG_INPUT_DRV260X_HAPTICS is not set
# CONFIG_INPUT_DRV2665_HAPTICS is not set
# CONFIG_INPUT_DRV2667_HAPTICS is not set
CONFIG_RMI4_CORE=m
# CONFIG_RMI4_I2C is not set
# CONFIG_RMI4_SPI is not set
CONFIG_RMI4_SMB=m
CONFIG_RMI4_F03=y
CONFIG_RMI4_F03_SERIO=m
CONFIG_RMI4_2D_SENSOR=y
CONFIG_RMI4_F11=y
CONFIG_RMI4_F12=y
CONFIG_RMI4_F30=y
# CONFIG_RMI4_F34 is not set
# CONFIG_RMI4_F54 is not set
# CONFIG_RMI4_F55 is not set

#
# Hardware I/O ports
#
CONFIG_SERIO=y
CONFIG_ARCH_MIGHT_HAVE_PC_SERIO=y
CONFIG_SERIO_I8042=y
CONFIG_SERIO_SERPORT=y
# CONFIG_SERIO_CT82C710 is not set
# CONFIG_SERIO_PARKBD is not set
# CONFIG_SERIO_PCIPS2 is not set
CONFIG_SERIO_LIBPS2=y
CONFIG_SERIO_RAW=m
CONFIG_SERIO_ALTERA_PS2=m
# CONFIG_SERIO_PS2MULT is not set
CONFIG_SERIO_ARC_PS2=m
CONFIG_HYPERV_KEYBOARD=m
# CONFIG_SERIO_GPIO_PS2 is not set
# CONFIG_USERIO is not set
# CONFIG_GAMEPORT is not set
# end of Hardware I/O ports
# end of Input device support

#
# Character devices
#
CONFIG_TTY=y
CONFIG_VT=y
CONFIG_CONSOLE_TRANSLATIONS=y
CONFIG_VT_CONSOLE=y
CONFIG_VT_CONSOLE_SLEEP=y
CONFIG_HW_CONSOLE=y
CONFIG_VT_HW_CONSOLE_BINDING=y
CONFIG_UNIX98_PTYS=y
# CONFIG_LEGACY_PTYS is not set
CONFIG_LDISC_AUTOLOAD=y

#
# Serial drivers
#
CONFIG_SERIAL_EARLYCON=y
CONFIG_SERIAL_8250=y
# CONFIG_SERIAL_8250_DEPRECATED_OPTIONS is not set
CONFIG_SERIAL_8250_PNP=y
# CONFIG_SERIAL_8250_16550A_VARIANTS is not set
# CONFIG_SERIAL_8250_FINTEK is not set
CONFIG_SERIAL_8250_CONSOLE=y
CONFIG_SERIAL_8250_DMA=y
CONFIG_SERIAL_8250_PCI=y
CONFIG_SERIAL_8250_EXAR=y
CONFIG_SERIAL_8250_NR_UARTS=32
CONFIG_SERIAL_8250_RUNTIME_UARTS=4
CONFIG_SERIAL_8250_EXTENDED=y
CONFIG_SERIAL_8250_MANY_PORTS=y
CONFIG_SERIAL_8250_SHARE_IRQ=y
# CONFIG_SERIAL_8250_DETECT_IRQ is not set
CONFIG_SERIAL_8250_RSA=y
CONFIG_SERIAL_8250_DWLIB=y
CONFIG_SERIAL_8250_DW=y
# CONFIG_SERIAL_8250_RT288X is not set
CONFIG_SERIAL_8250_LPSS=y
CONFIG_SERIAL_8250_MID=y

#
# Non-8250 serial port support
#
# CONFIG_SERIAL_MAX3100 is not set
# CONFIG_SERIAL_MAX310X is not set
# CONFIG_SERIAL_UARTLITE is not set
CONFIG_SERIAL_CORE=y
CONFIG_SERIAL_CORE_CONSOLE=y
CONFIG_SERIAL_JSM=m
# CONFIG_SERIAL_SCCNXP is not set
# CONFIG_SERIAL_SC16IS7XX is not set
# CONFIG_SERIAL_ALTERA_JTAGUART is not set
# CONFIG_SERIAL_ALTERA_UART is not set
# CONFIG_SERIAL_IFX6X60 is not set
CONFIG_SERIAL_ARC=m
CONFIG_SERIAL_ARC_NR_PORTS=1
# CONFIG_SERIAL_RP2 is not set
# CONFIG_SERIAL_FSL_LPUART is not set
# CONFIG_SERIAL_FSL_LINFLEXUART is not set
# CONFIG_SERIAL_SPRD is not set
# end of Serial drivers

CONFIG_SERIAL_MCTRL_GPIO=y
CONFIG_SERIAL_NONSTANDARD=y
# CONFIG_ROCKETPORT is not set
CONFIG_CYCLADES=m
# CONFIG_CYZ_INTR is not set
# CONFIG_MOXA_INTELLIO is not set
# CONFIG_MOXA_SMARTIO is not set
CONFIG_SYNCLINK=m
CONFIG_SYNCLINKMP=m
CONFIG_SYNCLINK_GT=m
# CONFIG_ISI is not set
CONFIG_N_HDLC=m
CONFIG_N_GSM=m
CONFIG_NOZOMI=m
# CONFIG_NULL_TTY is not set
# CONFIG_TRACE_SINK is not set
CONFIG_HVC_DRIVER=y
CONFIG_HVC_IRQ=y
CONFIG_HVC_XEN=y
CONFIG_HVC_XEN_FRONTEND=y
# CONFIG_SERIAL_DEV_BUS is not set
CONFIG_PRINTER=m
# CONFIG_LP_CONSOLE is not set
CONFIG_PPDEV=m
CONFIG_VIRTIO_CONSOLE=y
CONFIG_IPMI_HANDLER=m
CONFIG_IPMI_DMI_DECODE=y
CONFIG_IPMI_PLAT_DATA=y
# CONFIG_IPMI_PANIC_EVENT is not set
CONFIG_IPMI_DEVICE_INTERFACE=m
CONFIG_IPMI_SI=m
CONFIG_IPMI_SSIF=m
CONFIG_IPMI_WATCHDOG=m
CONFIG_IPMI_POWEROFF=m
CONFIG_HW_RANDOM=y
CONFIG_HW_RANDOM_TIMERIOMEM=m
CONFIG_HW_RANDOM_INTEL=m
CONFIG_HW_RANDOM_AMD=m
CONFIG_HW_RANDOM_VIA=m
CONFIG_HW_RANDOM_VIRTIO=y
# CONFIG_APPLICOM is not set
# CONFIG_MWAVE is not set
CONFIG_DEVMEM=y
# CONFIG_DEVKMEM is not set
CONFIG_NVRAM=y
CONFIG_RAW_DRIVER=y
CONFIG_MAX_RAW_DEVS=8192
CONFIG_DEVPORT=y
CONFIG_HPET=y
CONFIG_HPET_MMAP=y
# CONFIG_HPET_MMAP_DEFAULT is not set
CONFIG_HANGCHECK_TIMER=m
CONFIG_UV_MMTIMER=m
CONFIG_TCG_TPM=y
CONFIG_HW_RANDOM_TPM=y
CONFIG_TCG_TIS_CORE=y
CONFIG_TCG_TIS=y
# CONFIG_TCG_TIS_SPI is not set
CONFIG_TCG_TIS_I2C_ATMEL=m
CONFIG_TCG_TIS_I2C_INFINEON=m
CONFIG_TCG_TIS_I2C_NUVOTON=m
CONFIG_TCG_NSC=m
CONFIG_TCG_ATMEL=m
CONFIG_TCG_INFINEON=m
# CONFIG_TCG_XEN is not set
CONFIG_TCG_CRB=y
# CONFIG_TCG_VTPM_PROXY is not set
CONFIG_TCG_TIS_ST33ZP24=m
CONFIG_TCG_TIS_ST33ZP24_I2C=m
# CONFIG_TCG_TIS_ST33ZP24_SPI is not set
CONFIG_TELCLOCK=m
# CONFIG_XILLYBUS is not set
# end of Character devices

# CONFIG_RANDOM_TRUST_CPU is not set
# CONFIG_RANDOM_TRUST_BOOTLOADER is not set

#
# I2C support
#
CONFIG_I2C=y
CONFIG_ACPI_I2C_OPREGION=y
CONFIG_I2C_BOARDINFO=y
CONFIG_I2C_COMPAT=y
CONFIG_I2C_CHARDEV=m
CONFIG_I2C_MUX=m

#
# Multiplexer I2C Chip support
#
# CONFIG_I2C_MUX_GPIO is not set
# CONFIG_I2C_MUX_LTC4306 is not set
# CONFIG_I2C_MUX_PCA9541 is not set
# CONFIG_I2C_MUX_PCA954x is not set
# CONFIG_I2C_MUX_REG is not set
# CONFIG_I2C_MUX_MLXCPLD is not set
# end of Multiplexer I2C Chip support

CONFIG_I2C_HELPER_AUTO=y
CONFIG_I2C_SMBUS=y
CONFIG_I2C_ALGOBIT=y
CONFIG_I2C_ALGOPCA=m

#
# I2C Hardware Bus support
#

#
# PC SMBus host controller drivers
#
# CONFIG_I2C_ALI1535 is not set
# CONFIG_I2C_ALI1563 is not set
# CONFIG_I2C_ALI15X3 is not set
CONFIG_I2C_AMD756=m
CONFIG_I2C_AMD756_S4882=m
CONFIG_I2C_AMD8111=m
# CONFIG_I2C_AMD_MP2 is not set
CONFIG_I2C_I801=y
CONFIG_I2C_ISCH=m
CONFIG_I2C_ISMT=m
CONFIG_I2C_PIIX4=m
CONFIG_I2C_NFORCE2=m
CONFIG_I2C_NFORCE2_S4985=m
# CONFIG_I2C_NVIDIA_GPU is not set
# CONFIG_I2C_SIS5595 is not set
# CONFIG_I2C_SIS630 is not set
CONFIG_I2C_SIS96X=m
CONFIG_I2C_VIA=m
CONFIG_I2C_VIAPRO=m

#
# ACPI drivers
#
CONFIG_I2C_SCMI=m

#
# I2C system bus drivers (mostly embedded / system-on-chip)
#
# CONFIG_I2C_CBUS_GPIO is not set
CONFIG_I2C_DESIGNWARE_CORE=m
CONFIG_I2C_DESIGNWARE_PLATFORM=m
# CONFIG_I2C_DESIGNWARE_SLAVE is not set
# CONFIG_I2C_DESIGNWARE_PCI is not set
# CONFIG_I2C_DESIGNWARE_BAYTRAIL is not set
# CONFIG_I2C_EMEV2 is not set
# CONFIG_I2C_GPIO is not set
# CONFIG_I2C_OCORES is not set
CONFIG_I2C_PCA_PLATFORM=m
CONFIG_I2C_SIMTEC=m
# CONFIG_I2C_XILINX is not set

#
# External I2C/SMBus adapter drivers
#
CONFIG_I2C_DIOLAN_U2C=m
CONFIG_I2C_PARPORT=m
# CONFIG_I2C_ROBOTFUZZ_OSIF is not set
# CONFIG_I2C_TAOS_EVM is not set
CONFIG_I2C_TINY_USB=m
CONFIG_I2C_VIPERBOARD=m

#
# Other I2C/SMBus bus drivers
#
# CONFIG_I2C_MLXCPLD is not set
# end of I2C Hardware Bus support

CONFIG_I2C_STUB=m
# CONFIG_I2C_SLAVE is not set
# CONFIG_I2C_DEBUG_CORE is not set
# CONFIG_I2C_DEBUG_ALGO is not set
# CONFIG_I2C_DEBUG_BUS is not set
# end of I2C support

# CONFIG_I3C is not set
CONFIG_SPI=y
# CONFIG_SPI_DEBUG is not set
CONFIG_SPI_MASTER=y
# CONFIG_SPI_MEM is not set

#
# SPI Master Controller Drivers
#
# CONFIG_SPI_ALTERA is not set
# CONFIG_SPI_AXI_SPI_ENGINE is not set
# CONFIG_SPI_BITBANG is not set
# CONFIG_SPI_BUTTERFLY is not set
# CONFIG_SPI_CADENCE is not set
# CONFIG_SPI_DESIGNWARE is not set
# CONFIG_SPI_NXP_FLEXSPI is not set
# CONFIG_SPI_GPIO is not set
# CONFIG_SPI_LM70_LLP is not set
# CONFIG_SPI_OC_TINY is not set
CONFIG_SPI_PXA2XX=m
CONFIG_SPI_PXA2XX_PCI=m
# CONFIG_SPI_ROCKCHIP is not set
# CONFIG_SPI_SC18IS602 is not set
# CONFIG_SPI_SIFIVE is not set
# CONFIG_SPI_MXIC is not set
# CONFIG_SPI_XCOMM is not set
# CONFIG_SPI_XILINX is not set
# CONFIG_SPI_ZYNQMP_GQSPI is not set
# CONFIG_SPI_AMD is not set

#
# SPI Multiplexer support
#
# CONFIG_SPI_MUX is not set

#
# SPI Protocol Masters
#
# CONFIG_SPI_SPIDEV is not set
# CONFIG_SPI_LOOPBACK_TEST is not set
# CONFIG_SPI_TLE62X0 is not set
# CONFIG_SPI_SLAVE is not set
# CONFIG_SPMI is not set
# CONFIG_HSI is not set
CONFIG_PPS=y
# CONFIG_PPS_DEBUG is not set

#
# PPS clients support
#
# CONFIG_PPS_CLIENT_KTIMER is not set
CONFIG_PPS_CLIENT_LDISC=m
CONFIG_PPS_CLIENT_PARPORT=m
CONFIG_PPS_CLIENT_GPIO=m

#
# PPS generators support
#

#
# PTP clock support
#
CONFIG_PTP_1588_CLOCK=y
CONFIG_DP83640_PHY=m
# CONFIG_PTP_1588_CLOCK_INES is not set
CONFIG_PTP_1588_CLOCK_KVM=m
# CONFIG_PTP_1588_CLOCK_IDT82P33 is not set
# CONFIG_PTP_1588_CLOCK_IDTCM is not set
# CONFIG_PTP_1588_CLOCK_VMW is not set
# end of PTP clock support

CONFIG_PINCTRL=y
CONFIG_PINMUX=y
CONFIG_PINCONF=y
CONFIG_GENERIC_PINCONF=y
# CONFIG_DEBUG_PINCTRL is not set
CONFIG_PINCTRL_AMD=m
# CONFIG_PINCTRL_MCP23S08 is not set
# CONFIG_PINCTRL_SX150X is not set
CONFIG_PINCTRL_BAYTRAIL=y
# CONFIG_PINCTRL_CHERRYVIEW is not set
# CONFIG_PINCTRL_LYNXPOINT is not set
CONFIG_PINCTRL_INTEL=m
# CONFIG_PINCTRL_BROXTON is not set
CONFIG_PINCTRL_CANNONLAKE=m
# CONFIG_PINCTRL_CEDARFORK is not set
CONFIG_PINCTRL_DENVERTON=m
CONFIG_PINCTRL_GEMINILAKE=m
# CONFIG_PINCTRL_ICELAKE is not set
CONFIG_PINCTRL_LEWISBURG=m
CONFIG_PINCTRL_SUNRISEPOINT=m
# CONFIG_PINCTRL_TIGERLAKE is not set
CONFIG_GPIOLIB=y
CONFIG_GPIOLIB_FASTPATH_LIMIT=512
CONFIG_GPIO_ACPI=y
CONFIG_GPIOLIB_IRQCHIP=y
# CONFIG_DEBUG_GPIO is not set
CONFIG_GPIO_SYSFS=y
CONFIG_GPIO_GENERIC=m

#
# Memory mapped GPIO drivers
#
CONFIG_GPIO_AMDPT=m
# CONFIG_GPIO_DWAPB is not set
# CONFIG_GPIO_EXAR is not set
# CONFIG_GPIO_GENERIC_PLATFORM is not set
CONFIG_GPIO_ICH=m
# CONFIG_GPIO_MB86S7X is not set
# CONFIG_GPIO_VX855 is not set
# CONFIG_GPIO_XILINX is not set
# CONFIG_GPIO_AMD_FCH is not set
# end of Memory mapped GPIO drivers

#
# Port-mapped I/O GPIO drivers
#
# CONFIG_GPIO_F7188X is not set
# CONFIG_GPIO_IT87 is not set
# CONFIG_GPIO_SCH is not set
# CONFIG_GPIO_SCH311X is not set
# CONFIG_GPIO_WINBOND is not set
# CONFIG_GPIO_WS16C48 is not set
# end of Port-mapped I/O GPIO drivers

#
# I2C GPIO expanders
#
# CONFIG_GPIO_ADP5588 is not set
# CONFIG_GPIO_MAX7300 is not set
# CONFIG_GPIO_MAX732X is not set
# CONFIG_GPIO_PCA953X is not set
# CONFIG_GPIO_PCF857X is not set
# CONFIG_GPIO_TPIC2810 is not set
# end of I2C GPIO expanders

#
# MFD GPIO expanders
#
# end of MFD GPIO expanders

#
# PCI GPIO expanders
#
# CONFIG_GPIO_AMD8111 is not set
# CONFIG_GPIO_ML_IOH is not set
# CONFIG_GPIO_PCI_IDIO_16 is not set
# CONFIG_GPIO_PCIE_IDIO_24 is not set
# CONFIG_GPIO_RDC321X is not set
# end of PCI GPIO expanders

#
# SPI GPIO expanders
#
# CONFIG_GPIO_MAX3191X is not set
# CONFIG_GPIO_MAX7301 is not set
# CONFIG_GPIO_MC33880 is not set
# CONFIG_GPIO_PISOSR is not set
# CONFIG_GPIO_XRA1403 is not set
# end of SPI GPIO expanders

#
# USB GPIO expanders
#
CONFIG_GPIO_VIPERBOARD=m
# end of USB GPIO expanders

# CONFIG_GPIO_MOCKUP is not set
# CONFIG_W1 is not set
# CONFIG_POWER_AVS is not set
CONFIG_POWER_RESET=y
# CONFIG_POWER_RESET_RESTART is not set
CONFIG_POWER_SUPPLY=y
# CONFIG_POWER_SUPPLY_DEBUG is not set
CONFIG_POWER_SUPPLY_HWMON=y
# CONFIG_PDA_POWER is not set
# CONFIG_GENERIC_ADC_BATTERY is not set
# CONFIG_TEST_POWER is not set
# CONFIG_CHARGER_ADP5061 is not set
# CONFIG_BATTERY_DS2780 is not set
# CONFIG_BATTERY_DS2781 is not set
# CONFIG_BATTERY_DS2782 is not set
# CONFIG_BATTERY_SBS is not set
# CONFIG_CHARGER_SBS is not set
# CONFIG_MANAGER_SBS is not set
# CONFIG_BATTERY_BQ27XXX is not set
# CONFIG_BATTERY_MAX17040 is not set
# CONFIG_BATTERY_MAX17042 is not set
# CONFIG_CHARGER_MAX8903 is not set
# CONFIG_CHARGER_LP8727 is not set
# CONFIG_CHARGER_GPIO is not set
# CONFIG_CHARGER_LT3651 is not set
# CONFIG_CHARGER_BQ2415X is not set
# CONFIG_CHARGER_BQ24257 is not set
# CONFIG_CHARGER_BQ24735 is not set
# CONFIG_CHARGER_BQ25890 is not set
CONFIG_CHARGER_SMB347=m
# CONFIG_BATTERY_GAUGE_LTC2941 is not set
# CONFIG_CHARGER_RT9455 is not set
CONFIG_HWMON=y
CONFIG_HWMON_VID=m
# CONFIG_HWMON_DEBUG_CHIP is not set

#
# Native drivers
#
CONFIG_SENSORS_ABITUGURU=m
CONFIG_SENSORS_ABITUGURU3=m
# CONFIG_SENSORS_AD7314 is not set
CONFIG_SENSORS_AD7414=m
CONFIG_SENSORS_AD7418=m
CONFIG_SENSORS_ADM1021=m
CONFIG_SENSORS_ADM1025=m
CONFIG_SENSORS_ADM1026=m
CONFIG_SENSORS_ADM1029=m
CONFIG_SENSORS_ADM1031=m
# CONFIG_SENSORS_ADM1177 is not set
CONFIG_SENSORS_ADM9240=m
CONFIG_SENSORS_ADT7X10=m
# CONFIG_SENSORS_ADT7310 is not set
CONFIG_SENSORS_ADT7410=m
CONFIG_SENSORS_ADT7411=m
CONFIG_SENSORS_ADT7462=m
CONFIG_SENSORS_ADT7470=m
CONFIG_SENSORS_ADT7475=m
# CONFIG_SENSORS_AS370 is not set
CONFIG_SENSORS_ASC7621=m
# CONFIG_SENSORS_AXI_FAN_CONTROL is not set
CONFIG_SENSORS_K8TEMP=m
CONFIG_SENSORS_K10TEMP=m
CONFIG_SENSORS_FAM15H_POWER=m
# CONFIG_SENSORS_AMD_ENERGY is not set
CONFIG_SENSORS_APPLESMC=m
CONFIG_SENSORS_ASB100=m
# CONFIG_SENSORS_ASPEED is not set
CONFIG_SENSORS_ATXP1=m
# CONFIG_SENSORS_DRIVETEMP is not set
CONFIG_SENSORS_DS620=m
CONFIG_SENSORS_DS1621=m
CONFIG_SENSORS_DELL_SMM=m
CONFIG_SENSORS_I5K_AMB=m
CONFIG_SENSORS_F71805F=m
CONFIG_SENSORS_F71882FG=m
CONFIG_SENSORS_F75375S=m
CONFIG_SENSORS_FSCHMD=m
# CONFIG_SENSORS_FTSTEUTATES is not set
CONFIG_SENSORS_GL518SM=m
CONFIG_SENSORS_GL520SM=m
CONFIG_SENSORS_G760A=m
# CONFIG_SENSORS_G762 is not set
# CONFIG_SENSORS_HIH6130 is not set
CONFIG_SENSORS_IBMAEM=m
CONFIG_SENSORS_IBMPEX=m
# CONFIG_SENSORS_IIO_HWMON is not set
# CONFIG_SENSORS_I5500 is not set
CONFIG_SENSORS_CORETEMP=m
CONFIG_SENSORS_IT87=m
CONFIG_SENSORS_JC42=m
# CONFIG_SENSORS_POWR1220 is not set
CONFIG_SENSORS_LINEAGE=m
# CONFIG_SENSORS_LTC2945 is not set
# CONFIG_SENSORS_LTC2947_I2C is not set
# CONFIG_SENSORS_LTC2947_SPI is not set
# CONFIG_SENSORS_LTC2990 is not set
CONFIG_SENSORS_LTC4151=m
CONFIG_SENSORS_LTC4215=m
# CONFIG_SENSORS_LTC4222 is not set
CONFIG_SENSORS_LTC4245=m
# CONFIG_SENSORS_LTC4260 is not set
CONFIG_SENSORS_LTC4261=m
# CONFIG_SENSORS_MAX1111 is not set
CONFIG_SENSORS_MAX16065=m
CONFIG_SENSORS_MAX1619=m
CONFIG_SENSORS_MAX1668=m
CONFIG_SENSORS_MAX197=m
# CONFIG_SENSORS_MAX31722 is not set
# CONFIG_SENSORS_MAX31730 is not set
# CONFIG_SENSORS_MAX6621 is not set
CONFIG_SENSORS_MAX6639=m
CONFIG_SENSORS_MAX6642=m
CONFIG_SENSORS_MAX6650=m
CONFIG_SENSORS_MAX6697=m
# CONFIG_SENSORS_MAX31790 is not set
CONFIG_SENSORS_MCP3021=m
# CONFIG_SENSORS_TC654 is not set
# CONFIG_SENSORS_ADCXX is not set
CONFIG_SENSORS_LM63=m
# CONFIG_SENSORS_LM70 is not set
CONFIG_SENSORS_LM73=m
CONFIG_SENSORS_LM75=m
CONFIG_SENSORS_LM77=m
CONFIG_SENSORS_LM78=m
CONFIG_SENSORS_LM80=m
CONFIG_SENSORS_LM83=m
CONFIG_SENSORS_LM85=m
CONFIG_SENSORS_LM87=m
CONFIG_SENSORS_LM90=m
CONFIG_SENSORS_LM92=m
CONFIG_SENSORS_LM93=m
CONFIG_SENSORS_LM95234=m
CONFIG_SENSORS_LM95241=m
CONFIG_SENSORS_LM95245=m
CONFIG_SENSORS_PC87360=m
CONFIG_SENSORS_PC87427=m
CONFIG_SENSORS_NTC_THERMISTOR=m
# CONFIG_SENSORS_NCT6683 is not set
CONFIG_SENSORS_NCT6775=m
# CONFIG_SENSORS_NCT7802 is not set
# CONFIG_SENSORS_NCT7904 is not set
# CONFIG_SENSORS_NPCM7XX is not set
CONFIG_SENSORS_PCF8591=m
CONFIG_PMBUS=m
CONFIG_SENSORS_PMBUS=m
CONFIG_SENSORS_ADM1275=m
# CONFIG_SENSORS_BEL_PFE is not set
# CONFIG_SENSORS_IBM_CFFPS is not set
# CONFIG_SENSORS_INSPUR_IPSPS is not set
# CONFIG_SENSORS_IR35221 is not set
# CONFIG_SENSORS_IR38064 is not set
# CONFIG_SENSORS_IRPS5401 is not set
# CONFIG_SENSORS_ISL68137 is not set
CONFIG_SENSORS_LM25066=m
CONFIG_SENSORS_LTC2978=m
# CONFIG_SENSORS_LTC3815 is not set
CONFIG_SENSORS_MAX16064=m
# CONFIG_SENSORS_MAX16601 is not set
# CONFIG_SENSORS_MAX20730 is not set
# CONFIG_SENSORS_MAX20751 is not set
# CONFIG_SENSORS_MAX31785 is not set
CONFIG_SENSORS_MAX34440=m
CONFIG_SENSORS_MAX8688=m
# CONFIG_SENSORS_PXE1610 is not set
# CONFIG_SENSORS_TPS40422 is not set
# CONFIG_SENSORS_TPS53679 is not set
CONFIG_SENSORS_UCD9000=m
CONFIG_SENSORS_UCD9200=m
# CONFIG_SENSORS_XDPE122 is not set
CONFIG_SENSORS_ZL6100=m
CONFIG_SENSORS_SHT15=m
CONFIG_SENSORS_SHT21=m
# CONFIG_SENSORS_SHT3x is not set
# CONFIG_SENSORS_SHTC1 is not set
CONFIG_SENSORS_SIS5595=m
CONFIG_SENSORS_DME1737=m
CONFIG_SENSORS_EMC1403=m
# CONFIG_SENSORS_EMC2103 is not set
CONFIG_SENSORS_EMC6W201=m
CONFIG_SENSORS_SMSC47M1=m
CONFIG_SENSORS_SMSC47M192=m
CONFIG_SENSORS_SMSC47B397=m
CONFIG_SENSORS_SCH56XX_COMMON=m
CONFIG_SENSORS_SCH5627=m
CONFIG_SENSORS_SCH5636=m
# CONFIG_SENSORS_STTS751 is not set
# CONFIG_SENSORS_SMM665 is not set
# CONFIG_SENSORS_ADC128D818 is not set
CONFIG_SENSORS_ADS7828=m
# CONFIG_SENSORS_ADS7871 is not set
CONFIG_SENSORS_AMC6821=m
CONFIG_SENSORS_INA209=m
CONFIG_SENSORS_INA2XX=m
# CONFIG_SENSORS_INA3221 is not set
# CONFIG_SENSORS_TC74 is not set
CONFIG_SENSORS_THMC50=m
CONFIG_SENSORS_TMP102=m
# CONFIG_SENSORS_TMP103 is not set
# CONFIG_SENSORS_TMP108 is not set
CONFIG_SENSORS_TMP401=m
CONFIG_SENSORS_TMP421=m
# CONFIG_SENSORS_TMP513 is not set
CONFIG_SENSORS_VIA_CPUTEMP=m
CONFIG_SENSORS_VIA686A=m
CONFIG_SENSORS_VT1211=m
CONFIG_SENSORS_VT8231=m
# CONFIG_SENSORS_W83773G is not set
CONFIG_SENSORS_W83781D=m
CONFIG_SENSORS_W83791D=m
CONFIG_SENSORS_W83792D=m
CONFIG_SENSORS_W83793=m
CONFIG_SENSORS_W83795=m
# CONFIG_SENSORS_W83795_FANCTRL is not set
CONFIG_SENSORS_W83L785TS=m
CONFIG_SENSORS_W83L786NG=m
CONFIG_SENSORS_W83627HF=m
CONFIG_SENSORS_W83627EHF=m
# CONFIG_SENSORS_XGENE is not set

#
# ACPI drivers
#
CONFIG_SENSORS_ACPI_POWER=m
CONFIG_SENSORS_ATK0110=m
CONFIG_THERMAL=y
# CONFIG_THERMAL_STATISTICS is not set
CONFIG_THERMAL_EMERGENCY_POWEROFF_DELAY_MS=0
CONFIG_THERMAL_HWMON=y
CONFIG_THERMAL_WRITABLE_TRIPS=y
CONFIG_THERMAL_DEFAULT_GOV_STEP_WISE=y
# CONFIG_THERMAL_DEFAULT_GOV_FAIR_SHARE is not set
# CONFIG_THERMAL_DEFAULT_GOV_USER_SPACE is not set
CONFIG_THERMAL_GOV_FAIR_SHARE=y
CONFIG_THERMAL_GOV_STEP_WISE=y
CONFIG_THERMAL_GOV_BANG_BANG=y
CONFIG_THERMAL_GOV_USER_SPACE=y
# CONFIG_CLOCK_THERMAL is not set
# CONFIG_DEVFREQ_THERMAL is not set
# CONFIG_THERMAL_EMULATION is not set

#
# Intel thermal drivers
#
CONFIG_INTEL_POWERCLAMP=m
CONFIG_X86_PKG_TEMP_THERMAL=m
CONFIG_INTEL_SOC_DTS_IOSF_CORE=m
# CONFIG_INTEL_SOC_DTS_THERMAL is not set

#
# ACPI INT340X thermal drivers
#
CONFIG_INT340X_THERMAL=m
CONFIG_ACPI_THERMAL_REL=m
# CONFIG_INT3406_THERMAL is not set
CONFIG_PROC_THERMAL_MMIO_RAPL=y
# end of ACPI INT340X thermal drivers

# CONFIG_INTEL_PCH_THERMAL is not set
# end of Intel thermal drivers

# CONFIG_GENERIC_ADC_THERMAL is not set
CONFIG_WATCHDOG=y
CONFIG_WATCHDOG_CORE=y
# CONFIG_WATCHDOG_NOWAYOUT is not set
CONFIG_WATCHDOG_HANDLE_BOOT_ENABLED=y
CONFIG_WATCHDOG_OPEN_TIMEOUT=0
CONFIG_WATCHDOG_SYSFS=y

#
# Watchdog Pretimeout Governors
#
# CONFIG_WATCHDOG_PRETIMEOUT_GOV is not set

#
# Watchdog Device Drivers
#
CONFIG_SOFT_WATCHDOG=m
CONFIG_WDAT_WDT=m
# CONFIG_XILINX_WATCHDOG is not set
# CONFIG_ZIIRAVE_WATCHDOG is not set
# CONFIG_CADENCE_WATCHDOG is not set
# CONFIG_DW_WATCHDOG is not set
# CONFIG_MAX63XX_WATCHDOG is not set
# CONFIG_ACQUIRE_WDT is not set
# CONFIG_ADVANTECH_WDT is not set
CONFIG_ALIM1535_WDT=m
CONFIG_ALIM7101_WDT=m
# CONFIG_EBC_C384_WDT is not set
CONFIG_F71808E_WDT=m
CONFIG_SP5100_TCO=m
CONFIG_SBC_FITPC2_WATCHDOG=m
# CONFIG_EUROTECH_WDT is not set
CONFIG_IB700_WDT=m
CONFIG_IBMASR=m
# CONFIG_WAFER_WDT is not set
CONFIG_I6300ESB_WDT=y
CONFIG_IE6XX_WDT=m
CONFIG_ITCO_WDT=y
CONFIG_ITCO_VENDOR_SUPPORT=y
CONFIG_IT8712F_WDT=m
CONFIG_IT87_WDT=m
CONFIG_HP_WATCHDOG=m
CONFIG_HPWDT_NMI_DECODING=y
# CONFIG_SC1200_WDT is not set
# CONFIG_PC87413_WDT is not set
CONFIG_NV_TCO=m
# CONFIG_60XX_WDT is not set
# CONFIG_CPU5_WDT is not set
CONFIG_SMSC_SCH311X_WDT=m
# CONFIG_SMSC37B787_WDT is not set
# CONFIG_TQMX86_WDT is not set
CONFIG_VIA_WDT=m
CONFIG_W83627HF_WDT=m
CONFIG_W83877F_WDT=m
CONFIG_W83977F_WDT=m
CONFIG_MACHZ_WDT=m
# CONFIG_SBC_EPX_C3_WATCHDOG is not set
CONFIG_INTEL_MEI_WDT=m
# CONFIG_NI903X_WDT is not set
# CONFIG_NIC7018_WDT is not set
# CONFIG_MEN_A21_WDT is not set
CONFIG_XEN_WDT=m

#
# PCI-based Watchdog Cards
#
CONFIG_PCIPCWATCHDOG=m
CONFIG_WDTPCI=m

#
# USB-based Watchdog Cards
#
CONFIG_USBPCWATCHDOG=m
CONFIG_SSB_POSSIBLE=y
CONFIG_SSB=m
CONFIG_SSB_SPROM=y
CONFIG_SSB_PCIHOST_POSSIBLE=y
CONFIG_SSB_PCIHOST=y
CONFIG_SSB_SDIOHOST_POSSIBLE=y
CONFIG_SSB_SDIOHOST=y
CONFIG_SSB_DRIVER_PCICORE_POSSIBLE=y
CONFIG_SSB_DRIVER_PCICORE=y
CONFIG_SSB_DRIVER_GPIO=y
CONFIG_BCMA_POSSIBLE=y
CONFIG_BCMA=m
CONFIG_BCMA_HOST_PCI_POSSIBLE=y
CONFIG_BCMA_HOST_PCI=y
# CONFIG_BCMA_HOST_SOC is not set
CONFIG_BCMA_DRIVER_PCI=y
CONFIG_BCMA_DRIVER_GMAC_CMN=y
CONFIG_BCMA_DRIVER_GPIO=y
# CONFIG_BCMA_DEBUG is not set

#
# Multifunction device drivers
#
CONFIG_MFD_CORE=y
# CONFIG_MFD_AS3711 is not set
# CONFIG_PMIC_ADP5520 is not set
# CONFIG_MFD_AAT2870_CORE is not set
# CONFIG_MFD_BCM590XX is not set
# CONFIG_MFD_BD9571MWV is not set
# CONFIG_MFD_AXP20X_I2C is not set
# CONFIG_MFD_MADERA is not set
# CONFIG_PMIC_DA903X is not set
# CONFIG_MFD_DA9052_SPI is not set
# CONFIG_MFD_DA9052_I2C is not set
# CONFIG_MFD_DA9055 is not set
# CONFIG_MFD_DA9062 is not set
# CONFIG_MFD_DA9063 is not set
# CONFIG_MFD_DA9150 is not set
# CONFIG_MFD_DLN2 is not set
# CONFIG_MFD_MC13XXX_SPI is not set
# CONFIG_MFD_MC13XXX_I2C is not set
# CONFIG_HTC_PASIC3 is not set
# CONFIG_HTC_I2CPLD is not set
# CONFIG_MFD_INTEL_QUARK_I2C_GPIO is not set
CONFIG_LPC_ICH=y
CONFIG_LPC_SCH=m
# CONFIG_INTEL_SOC_PMIC_CHTDC_TI is not set
CONFIG_MFD_INTEL_LPSS=y
CONFIG_MFD_INTEL_LPSS_ACPI=y
CONFIG_MFD_INTEL_LPSS_PCI=y
# CONFIG_MFD_INTEL_PMC_BXT is not set
# CONFIG_MFD_IQS62X is not set
# CONFIG_MFD_JANZ_CMODIO is not set
# CONFIG_MFD_KEMPLD is not set
# CONFIG_MFD_88PM800 is not set
# CONFIG_MFD_88PM805 is not set
# CONFIG_MFD_88PM860X is not set
# CONFIG_MFD_MAX14577 is not set
# CONFIG_MFD_MAX77693 is not set
# CONFIG_MFD_MAX77843 is not set
# CONFIG_MFD_MAX8907 is not set
# CONFIG_MFD_MAX8925 is not set
# CONFIG_MFD_MAX8997 is not set
# CONFIG_MFD_MAX8998 is not set
# CONFIG_MFD_MT6397 is not set
# CONFIG_MFD_MENF21BMC is not set
# CONFIG_EZX_PCAP is not set
CONFIG_MFD_VIPERBOARD=m
# CONFIG_MFD_RETU is not set
# CONFIG_MFD_PCF50633 is not set
# CONFIG_UCB1400_CORE is not set
# CONFIG_MFD_RDC321X is not set
# CONFIG_MFD_RT5033 is not set
# CONFIG_MFD_RC5T583 is not set
# CONFIG_MFD_SEC_CORE is not set
# CONFIG_MFD_SI476X_CORE is not set
CONFIG_MFD_SM501=m
CONFIG_MFD_SM501_GPIO=y
# CONFIG_MFD_SKY81452 is not set
# CONFIG_MFD_SMSC is not set
# CONFIG_ABX500_CORE is not set
# CONFIG_MFD_SYSCON is not set
# CONFIG_MFD_TI_AM335X_TSCADC is not set
# CONFIG_MFD_LP3943 is not set
# CONFIG_MFD_LP8788 is not set
# CONFIG_MFD_TI_LMU is not set
# CONFIG_MFD_PALMAS is not set
# CONFIG_TPS6105X is not set
# CONFIG_TPS65010 is not set
# CONFIG_TPS6507X is not set
# CONFIG_MFD_TPS65086 is not set
# CONFIG_MFD_TPS65090 is not set
# CONFIG_MFD_TI_LP873X is not set
# CONFIG_MFD_TPS6586X is not set
# CONFIG_MFD_TPS65910 is not set
# CONFIG_MFD_TPS65912_I2C is not set
# CONFIG_MFD_TPS65912_SPI is not set
# CONFIG_MFD_TPS80031 is not set
# CONFIG_TWL4030_CORE is not set
# CONFIG_TWL6040_CORE is not set
# CONFIG_MFD_WL1273_CORE is not set
# CONFIG_MFD_LM3533 is not set
# CONFIG_MFD_TQMX86 is not set
CONFIG_MFD_VX855=m
# CONFIG_MFD_ARIZONA_I2C is not set
# CONFIG_MFD_ARIZONA_SPI is not set
# CONFIG_MFD_WM8400 is not set
# CONFIG_MFD_WM831X_I2C is not set
# CONFIG_MFD_WM831X_SPI is not set
# CONFIG_MFD_WM8350_I2C is not set
# CONFIG_MFD_WM8994 is not set
# end of Multifunction device drivers

# CONFIG_REGULATOR is not set
CONFIG_RC_CORE=m
CONFIG_RC_MAP=m
# CONFIG_LIRC is not set
CONFIG_RC_DECODERS=y
CONFIG_IR_NEC_DECODER=m
CONFIG_IR_RC5_DECODER=m
CONFIG_IR_RC6_DECODER=m
CONFIG_IR_JVC_DECODER=m
CONFIG_IR_SONY_DECODER=m
CONFIG_IR_SANYO_DECODER=m
# CONFIG_IR_SHARP_DECODER is not set
CONFIG_IR_MCE_KBD_DECODER=m
# CONFIG_IR_XMP_DECODER is not set
# CONFIG_IR_IMON_DECODER is not set
# CONFIG_IR_RCMM_DECODER is not set
CONFIG_RC_DEVICES=y
CONFIG_RC_ATI_REMOTE=m
CONFIG_IR_ENE=m
CONFIG_IR_IMON=m
# CONFIG_IR_IMON_RAW is not set
CONFIG_IR_MCEUSB=m
CONFIG_IR_ITE_CIR=m
CONFIG_IR_FINTEK=m
CONFIG_IR_NUVOTON=m
CONFIG_IR_REDRAT3=m
CONFIG_IR_STREAMZAP=m
CONFIG_IR_WINBOND_CIR=m
# CONFIG_IR_IGORPLUGUSB is not set
CONFIG_IR_IGUANA=m
CONFIG_IR_TTUSBIR=m
# CONFIG_RC_LOOPBACK is not set
# CONFIG_IR_SERIAL is not set
# CONFIG_IR_SIR is not set
# CONFIG_RC_XBOX_DVD is not set
CONFIG_MEDIA_SUPPORT=m

#
# Multimedia core support
#
CONFIG_MEDIA_CAMERA_SUPPORT=y
CONFIG_MEDIA_ANALOG_TV_SUPPORT=y
CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
CONFIG_MEDIA_RADIO_SUPPORT=y
# CONFIG_MEDIA_SDR_SUPPORT is not set
# CONFIG_MEDIA_CEC_SUPPORT is not set
CONFIG_MEDIA_CONTROLLER=y
CONFIG_MEDIA_CONTROLLER_DVB=y
CONFIG_VIDEO_DEV=m
# CONFIG_VIDEO_V4L2_SUBDEV_API is not set
CONFIG_VIDEO_V4L2=m
CONFIG_VIDEO_V4L2_I2C=y
# CONFIG_VIDEO_ADV_DEBUG is not set
# CONFIG_VIDEO_FIXED_MINOR_RANGES is not set
CONFIG_VIDEO_TUNER=m
CONFIG_VIDEOBUF_GEN=m
CONFIG_VIDEOBUF_DMA_SG=m
CONFIG_VIDEOBUF_VMALLOC=m
CONFIG_DVB_CORE=m
# CONFIG_DVB_MMAP is not set
CONFIG_DVB_NET=y
CONFIG_TTPCI_EEPROM=m
CONFIG_DVB_MAX_ADAPTERS=8
CONFIG_DVB_DYNAMIC_MINORS=y
# CONFIG_DVB_DEMUX_SECTION_LOSS_LOG is not set
# CONFIG_DVB_ULE_DEBUG is not set

#
# Media drivers
#
CONFIG_MEDIA_USB_SUPPORT=y

#
# Webcam devices
#
CONFIG_USB_VIDEO_CLASS=m
CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV=y
CONFIG_USB_GSPCA=m
CONFIG_USB_M5602=m
CONFIG_USB_STV06XX=m
CONFIG_USB_GL860=m
CONFIG_USB_GSPCA_BENQ=m
CONFIG_USB_GSPCA_CONEX=m
CONFIG_USB_GSPCA_CPIA1=m
# CONFIG_USB_GSPCA_DTCS033 is not set
CONFIG_USB_GSPCA_ETOMS=m
CONFIG_USB_GSPCA_FINEPIX=m
CONFIG_USB_GSPCA_JEILINJ=m
CONFIG_USB_GSPCA_JL2005BCD=m
# CONFIG_USB_GSPCA_KINECT is not set
CONFIG_USB_GSPCA_KONICA=m
CONFIG_USB_GSPCA_MARS=m
CONFIG_USB_GSPCA_MR97310A=m
CONFIG_USB_GSPCA_NW80X=m
CONFIG_USB_GSPCA_OV519=m
CONFIG_USB_GSPCA_OV534=m
CONFIG_USB_GSPCA_OV534_9=m
CONFIG_USB_GSPCA_PAC207=m
CONFIG_USB_GSPCA_PAC7302=m
CONFIG_USB_GSPCA_PAC7311=m
CONFIG_USB_GSPCA_SE401=m
CONFIG_USB_GSPCA_SN9C2028=m
CONFIG_USB_GSPCA_SN9C20X=m
CONFIG_USB_GSPCA_SONIXB=m
CONFIG_USB_GSPCA_SONIXJ=m
CONFIG_USB_GSPCA_SPCA500=m
CONFIG_USB_GSPCA_SPCA501=m
CONFIG_USB_GSPCA_SPCA505=m
CONFIG_USB_GSPCA_SPCA506=m
CONFIG_USB_GSPCA_SPCA508=m
CONFIG_USB_GSPCA_SPCA561=m
CONFIG_USB_GSPCA_SPCA1528=m
CONFIG_USB_GSPCA_SQ905=m
CONFIG_USB_GSPCA_SQ905C=m
CONFIG_USB_GSPCA_SQ930X=m
CONFIG_USB_GSPCA_STK014=m
# CONFIG_USB_GSPCA_STK1135 is not set
CONFIG_USB_GSPCA_STV0680=m
CONFIG_USB_GSPCA_SUNPLUS=m
CONFIG_USB_GSPCA_T613=m
CONFIG_USB_GSPCA_TOPRO=m
# CONFIG_USB_GSPCA_TOUPTEK is not set
CONFIG_USB_GSPCA_TV8532=m
CONFIG_USB_GSPCA_VC032X=m
CONFIG_USB_GSPCA_VICAM=m
CONFIG_USB_GSPCA_XIRLINK_CIT=m
CONFIG_USB_GSPCA_ZC3XX=m
CONFIG_USB_PWC=m
# CONFIG_USB_PWC_DEBUG is not set
CONFIG_USB_PWC_INPUT_EVDEV=y
# CONFIG_VIDEO_CPIA2 is not set
CONFIG_USB_ZR364XX=m
CONFIG_USB_STKWEBCAM=m
CONFIG_USB_S2255=m
# CONFIG_VIDEO_USBTV is not set

#
# Analog TV USB devices
#
CONFIG_VIDEO_PVRUSB2=m
CONFIG_VIDEO_PVRUSB2_SYSFS=y
CONFIG_VIDEO_PVRUSB2_DVB=y
# CONFIG_VIDEO_PVRUSB2_DEBUGIFC is not set
CONFIG_VIDEO_HDPVR=m
# CONFIG_VIDEO_STK1160_COMMON is not set
# CONFIG_VIDEO_GO7007 is not set

#
# Analog/digital TV USB devices
#
CONFIG_VIDEO_AU0828=m
CONFIG_VIDEO_AU0828_V4L2=y
# CONFIG_VIDEO_AU0828_RC is not set
CONFIG_VIDEO_CX231XX=m
CONFIG_VIDEO_CX231XX_RC=y
CONFIG_VIDEO_CX231XX_ALSA=m
CONFIG_VIDEO_CX231XX_DVB=m
CONFIG_VIDEO_TM6000=m
CONFIG_VIDEO_TM6000_ALSA=m
CONFIG_VIDEO_TM6000_DVB=m

#
# Digital TV USB devices
#
CONFIG_DVB_USB=m
# CONFIG_DVB_USB_DEBUG is not set
CONFIG_DVB_USB_DIB3000MC=m
CONFIG_DVB_USB_A800=m
CONFIG_DVB_USB_DIBUSB_MB=m
# CONFIG_DVB_USB_DIBUSB_MB_FAULTY is not set
CONFIG_DVB_USB_DIBUSB_MC=m
CONFIG_DVB_USB_DIB0700=m
CONFIG_DVB_USB_UMT_010=m
CONFIG_DVB_USB_CXUSB=m
# CONFIG_DVB_USB_CXUSB_ANALOG is not set
CONFIG_DVB_USB_M920X=m
CONFIG_DVB_USB_DIGITV=m
CONFIG_DVB_USB_VP7045=m
CONFIG_DVB_USB_VP702X=m
CONFIG_DVB_USB_GP8PSK=m
CONFIG_DVB_USB_NOVA_T_USB2=m
CONFIG_DVB_USB_TTUSB2=m
CONFIG_DVB_USB_DTT200U=m
CONFIG_DVB_USB_OPERA1=m
CONFIG_DVB_USB_AF9005=m
CONFIG_DVB_USB_AF9005_REMOTE=m
CONFIG_DVB_USB_PCTV452E=m
CONFIG_DVB_USB_DW2102=m
CONFIG_DVB_USB_CINERGY_T2=m
CONFIG_DVB_USB_DTV5100=m
CONFIG_DVB_USB_AZ6027=m
CONFIG_DVB_USB_TECHNISAT_USB2=m
CONFIG_DVB_USB_V2=m
CONFIG_DVB_USB_AF9015=m
CONFIG_DVB_USB_AF9035=m
CONFIG_DVB_USB_ANYSEE=m
CONFIG_DVB_USB_AU6610=m
CONFIG_DVB_USB_AZ6007=m
CONFIG_DVB_USB_CE6230=m
CONFIG_DVB_USB_EC168=m
CONFIG_DVB_USB_GL861=m
CONFIG_DVB_USB_LME2510=m
CONFIG_DVB_USB_MXL111SF=m
CONFIG_DVB_USB_RTL28XXU=m
# CONFIG_DVB_USB_DVBSKY is not set
# CONFIG_DVB_USB_ZD1301 is not set
CONFIG_DVB_TTUSB_BUDGET=m
CONFIG_DVB_TTUSB_DEC=m
CONFIG_SMS_USB_DRV=m
CONFIG_DVB_B2C2_FLEXCOP_USB=m
# CONFIG_DVB_B2C2_FLEXCOP_USB_DEBUG is not set
# CONFIG_DVB_AS102 is not set

#
# Webcam, TV (analog/digital) USB devices
#
CONFIG_VIDEO_EM28XX=m
# CONFIG_VIDEO_EM28XX_V4L2 is not set
CONFIG_VIDEO_EM28XX_ALSA=m
CONFIG_VIDEO_EM28XX_DVB=m
CONFIG_VIDEO_EM28XX_RC=m
CONFIG_MEDIA_PCI_SUPPORT=y

#
# Media capture support
#
# CONFIG_VIDEO_MEYE is not set
# CONFIG_VIDEO_SOLO6X10 is not set
# CONFIG_VIDEO_TW5864 is not set
# CONFIG_VIDEO_TW68 is not set
# CONFIG_VIDEO_TW686X is not set

#
# Media capture/analog TV support
#
CONFIG_VIDEO_IVTV=m
# CONFIG_VIDEO_IVTV_DEPRECATED_IOCTLS is not set
# CONFIG_VIDEO_IVTV_ALSA is not set
CONFIG_VIDEO_FB_IVTV=m
# CONFIG_VIDEO_FB_IVTV_FORCE_PAT is not set
# CONFIG_VIDEO_HEXIUM_GEMINI is not set
# CONFIG_VIDEO_HEXIUM_ORION is not set
# CONFIG_VIDEO_MXB is not set
# CONFIG_VIDEO_DT3155 is not set

#
# Media capture/analog/hybrid TV support
#
CONFIG_VIDEO_CX18=m
CONFIG_VIDEO_CX18_ALSA=m
CONFIG_VIDEO_CX23885=m
CONFIG_MEDIA_ALTERA_CI=m
# CONFIG_VIDEO_CX25821 is not set
CONFIG_VIDEO_CX88=m
CONFIG_VIDEO_CX88_ALSA=m
CONFIG_VIDEO_CX88_BLACKBIRD=m
CONFIG_VIDEO_CX88_DVB=m
CONFIG_VIDEO_CX88_ENABLE_VP3054=y
CONFIG_VIDEO_CX88_VP3054=m
CONFIG_VIDEO_CX88_MPEG=m
CONFIG_VIDEO_BT848=m
CONFIG_DVB_BT8XX=m
CONFIG_VIDEO_SAA7134=m
CONFIG_VIDEO_SAA7134_ALSA=m
CONFIG_VIDEO_SAA7134_RC=y
CONFIG_VIDEO_SAA7134_DVB=m
CONFIG_VIDEO_SAA7164=m

#
# Media digital TV PCI Adapters
#
CONFIG_DVB_AV7110_IR=y
CONFIG_DVB_AV7110=m
CONFIG_DVB_AV7110_OSD=y
CONFIG_DVB_BUDGET_CORE=m
CONFIG_DVB_BUDGET=m
CONFIG_DVB_BUDGET_CI=m
CONFIG_DVB_BUDGET_AV=m
CONFIG_DVB_BUDGET_PATCH=m
CONFIG_DVB_B2C2_FLEXCOP_PCI=m
# CONFIG_DVB_B2C2_FLEXCOP_PCI_DEBUG is not set
CONFIG_DVB_PLUTO2=m
CONFIG_DVB_DM1105=m
CONFIG_DVB_PT1=m
# CONFIG_DVB_PT3 is not set
CONFIG_MANTIS_CORE=m
CONFIG_DVB_MANTIS=m
CONFIG_DVB_HOPPER=m
CONFIG_DVB_NGENE=m
CONFIG_DVB_DDBRIDGE=m
# CONFIG_DVB_DDBRIDGE_MSIENABLE is not set
# CONFIG_DVB_SMIPCIE is not set
# CONFIG_DVB_NETUP_UNIDVB is not set
# CONFIG_V4L_PLATFORM_DRIVERS is not set
# CONFIG_V4L_MEM2MEM_DRIVERS is not set
# CONFIG_V4L_TEST_DRIVERS is not set
# CONFIG_DVB_PLATFORM_DRIVERS is not set

#
# Supported MMC/SDIO adapters
#
CONFIG_SMS_SDIO_DRV=m
CONFIG_RADIO_ADAPTERS=y
CONFIG_RADIO_TEA575X=m
# CONFIG_RADIO_SI470X is not set
# CONFIG_RADIO_SI4713 is not set
# CONFIG_USB_MR800 is not set
# CONFIG_USB_DSBR is not set
# CONFIG_RADIO_MAXIRADIO is not set
# CONFIG_RADIO_SHARK is not set
# CONFIG_RADIO_SHARK2 is not set
# CONFIG_USB_KEENE is not set
# CONFIG_USB_RAREMONO is not set
# CONFIG_USB_MA901 is not set
# CONFIG_RADIO_TEA5764 is not set
# CONFIG_RADIO_SAA7706H is not set
# CONFIG_RADIO_TEF6862 is not set
# CONFIG_RADIO_WL1273 is not set

#
# Texas Instruments WL128x FM driver (ST based)
#
# end of Texas Instruments WL128x FM driver (ST based)

#
# Supported FireWire (IEEE 1394) Adapters
#
CONFIG_DVB_FIREDTV=m
CONFIG_DVB_FIREDTV_INPUT=y
CONFIG_MEDIA_COMMON_OPTIONS=y

#
# common driver options
#
CONFIG_VIDEO_CX2341X=m
CONFIG_VIDEO_TVEEPROM=m
CONFIG_CYPRESS_FIRMWARE=m
CONFIG_VIDEOBUF2_CORE=m
CONFIG_VIDEOBUF2_V4L2=m
CONFIG_VIDEOBUF2_MEMOPS=m
CONFIG_VIDEOBUF2_VMALLOC=m
CONFIG_VIDEOBUF2_DMA_SG=m
CONFIG_VIDEOBUF2_DVB=m
CONFIG_DVB_B2C2_FLEXCOP=m
CONFIG_VIDEO_SAA7146=m
CONFIG_VIDEO_SAA7146_VV=m
CONFIG_SMS_SIANO_MDTV=m
CONFIG_SMS_SIANO_RC=y
# CONFIG_SMS_SIANO_DEBUGFS is not set

#
# Media ancillary drivers (tuners, sensors, i2c, spi, frontends)
#
CONFIG_MEDIA_SUBDRV_AUTOSELECT=y
CONFIG_MEDIA_HIDE_ANCILLARY_SUBDRV=y
CONFIG_MEDIA_ATTACH=y
CONFIG_VIDEO_IR_I2C=m

#
# I2C drivers hidden by 'Autoselect ancillary drivers'
#

#
# Audio decoders, processors and mixers
#
CONFIG_VIDEO_TVAUDIO=m
CONFIG_VIDEO_TDA7432=m
CONFIG_VIDEO_MSP3400=m
CONFIG_VIDEO_CS3308=m
CONFIG_VIDEO_CS5345=m
CONFIG_VIDEO_CS53L32A=m
CONFIG_VIDEO_WM8775=m
CONFIG_VIDEO_WM8739=m
CONFIG_VIDEO_VP27SMPX=m

#
# RDS decoders
#
CONFIG_VIDEO_SAA6588=m

#
# Video decoders
#
CONFIG_VIDEO_SAA711X=m

#
# Video and audio decoders
#
CONFIG_VIDEO_SAA717X=m
CONFIG_VIDEO_CX25840=m

#
# Video encoders
#
CONFIG_VIDEO_SAA7127=m

#
# Camera sensor devices
#

#
# Lens drivers
#

#
# Flash devices
#

#
# Video improvement chips
#
CONFIG_VIDEO_UPD64031A=m
CONFIG_VIDEO_UPD64083=m

#
# Audio/Video compression chips
#
CONFIG_VIDEO_SAA6752HS=m

#
# SDR tuner chips
#

#
# Miscellaneous helper chips
#
CONFIG_VIDEO_M52790=m

#
# SPI drivers hidden by 'Autoselect ancillary drivers'
#

#
# Media SPI Adapters
#
# CONFIG_CXD2880_SPI_DRV is not set
# end of Media SPI Adapters

CONFIG_MEDIA_TUNER=m

#
# Tuner drivers hidden by 'Autoselect ancillary drivers'
#
CONFIG_MEDIA_TUNER_SIMPLE=m
CONFIG_MEDIA_TUNER_TDA18250=m
CONFIG_MEDIA_TUNER_TDA8290=m
CONFIG_MEDIA_TUNER_TDA827X=m
CONFIG_MEDIA_TUNER_TDA18271=m
CONFIG_MEDIA_TUNER_TDA9887=m
CONFIG_MEDIA_TUNER_TEA5761=m
CONFIG_MEDIA_TUNER_TEA5767=m
CONFIG_MEDIA_TUNER_MT20XX=m
CONFIG_MEDIA_TUNER_MT2060=m
CONFIG_MEDIA_TUNER_MT2063=m
CONFIG_MEDIA_TUNER_MT2266=m
CONFIG_MEDIA_TUNER_MT2131=m
CONFIG_MEDIA_TUNER_QT1010=m
CONFIG_MEDIA_TUNER_XC2028=m
CONFIG_MEDIA_TUNER_XC5000=m
CONFIG_MEDIA_TUNER_XC4000=m
CONFIG_MEDIA_TUNER_MXL5005S=m
CONFIG_MEDIA_TUNER_MXL5007T=m
CONFIG_MEDIA_TUNER_MC44S803=m
CONFIG_MEDIA_TUNER_MAX2165=m
CONFIG_MEDIA_TUNER_TDA18218=m
CONFIG_MEDIA_TUNER_FC0011=m
CONFIG_MEDIA_TUNER_FC0012=m
CONFIG_MEDIA_TUNER_FC0013=m
CONFIG_MEDIA_TUNER_TDA18212=m
CONFIG_MEDIA_TUNER_E4000=m
CONFIG_MEDIA_TUNER_FC2580=m
CONFIG_MEDIA_TUNER_M88RS6000T=m
CONFIG_MEDIA_TUNER_TUA9001=m
CONFIG_MEDIA_TUNER_SI2157=m
CONFIG_MEDIA_TUNER_IT913X=m
CONFIG_MEDIA_TUNER_R820T=m
CONFIG_MEDIA_TUNER_QM1D1C0042=m
CONFIG_MEDIA_TUNER_QM1D1B0004=m

#
# DVB Frontend drivers hidden by 'Autoselect ancillary drivers'
#

#
# Multistandard (satellite) frontends
#
CONFIG_DVB_STB0899=m
CONFIG_DVB_STB6100=m
CONFIG_DVB_STV090x=m
CONFIG_DVB_STV0910=m
CONFIG_DVB_STV6110x=m
CONFIG_DVB_STV6111=m
CONFIG_DVB_MXL5XX=m
CONFIG_DVB_M88DS3103=m

#
# Multistandard (cable + terrestrial) frontends
#
CONFIG_DVB_DRXK=m
CONFIG_DVB_TDA18271C2DD=m
CONFIG_DVB_SI2165=m
CONFIG_DVB_MN88472=m
CONFIG_DVB_MN88473=m

#
# DVB-S (satellite) frontends
#
CONFIG_DVB_CX24110=m
CONFIG_DVB_CX24123=m
CONFIG_DVB_MT312=m
CONFIG_DVB_ZL10036=m
CONFIG_DVB_ZL10039=m
CONFIG_DVB_S5H1420=m
CONFIG_DVB_STV0288=m
CONFIG_DVB_STB6000=m
CONFIG_DVB_STV0299=m
CONFIG_DVB_STV6110=m
CONFIG_DVB_STV0900=m
CONFIG_DVB_TDA8083=m
CONFIG_DVB_TDA10086=m
CONFIG_DVB_TDA8261=m
CONFIG_DVB_VES1X93=m
CONFIG_DVB_TUNER_ITD1000=m
CONFIG_DVB_TUNER_CX24113=m
CONFIG_DVB_TDA826X=m
CONFIG_DVB_TUA6100=m
CONFIG_DVB_CX24116=m
CONFIG_DVB_CX24117=m
CONFIG_DVB_CX24120=m
CONFIG_DVB_SI21XX=m
CONFIG_DVB_TS2020=m
CONFIG_DVB_DS3000=m
CONFIG_DVB_MB86A16=m
CONFIG_DVB_TDA10071=m

#
# DVB-T (terrestrial) frontends
#
CONFIG_DVB_SP8870=m
CONFIG_DVB_SP887X=m
CONFIG_DVB_CX22700=m
CONFIG_DVB_CX22702=m
CONFIG_DVB_DRXD=m
CONFIG_DVB_L64781=m
CONFIG_DVB_TDA1004X=m
CONFIG_DVB_NXT6000=m
CONFIG_DVB_MT352=m
CONFIG_DVB_ZL10353=m
CONFIG_DVB_DIB3000MB=m
CONFIG_DVB_DIB3000MC=m
CONFIG_DVB_DIB7000M=m
CONFIG_DVB_DIB7000P=m
CONFIG_DVB_TDA10048=m
CONFIG_DVB_AF9013=m
CONFIG_DVB_EC100=m
CONFIG_DVB_STV0367=m
CONFIG_DVB_CXD2820R=m
CONFIG_DVB_CXD2841ER=m
CONFIG_DVB_RTL2830=m
CONFIG_DVB_RTL2832=m
CONFIG_DVB_SI2168=m
CONFIG_DVB_GP8PSK_FE=m

#
# DVB-C (cable) frontends
#
CONFIG_DVB_VES1820=m
CONFIG_DVB_TDA10021=m
CONFIG_DVB_TDA10023=m
CONFIG_DVB_STV0297=m

#
# ATSC (North American/Korean Terrestrial/Cable DTV) frontends
#
CONFIG_DVB_NXT200X=m
CONFIG_DVB_OR51211=m
CONFIG_DVB_OR51132=m
CONFIG_DVB_BCM3510=m
CONFIG_DVB_LGDT330X=m
CONFIG_DVB_LGDT3305=m
CONFIG_DVB_LGDT3306A=m
CONFIG_DVB_LG2160=m
CONFIG_DVB_S5H1409=m
CONFIG_DVB_AU8522=m
CONFIG_DVB_AU8522_DTV=m
CONFIG_DVB_AU8522_V4L=m
CONFIG_DVB_S5H1411=m

#
# ISDB-T (terrestrial) frontends
#
CONFIG_DVB_S921=m
CONFIG_DVB_DIB8000=m
CONFIG_DVB_MB86A20S=m

#
# ISDB-S (satellite) & ISDB-T (terrestrial) frontends
#
CONFIG_DVB_TC90522=m

#
# Digital terrestrial only tuners/PLL
#
CONFIG_DVB_PLL=m
CONFIG_DVB_TUNER_DIB0070=m
CONFIG_DVB_TUNER_DIB0090=m

#
# SEC control devices for DVB-S
#
CONFIG_DVB_DRX39XYJ=m
CONFIG_DVB_LNBH25=m
CONFIG_DVB_LNBP21=m
CONFIG_DVB_LNBP22=m
CONFIG_DVB_ISL6405=m
CONFIG_DVB_ISL6421=m
CONFIG_DVB_ISL6423=m
CONFIG_DVB_A8293=m
CONFIG_DVB_LGS8GXX=m
CONFIG_DVB_ATBM8830=m
CONFIG_DVB_TDA665x=m
CONFIG_DVB_IX2505V=m
CONFIG_DVB_M88RS2000=m
CONFIG_DVB_AF9033=m

#
# Common Interface (EN50221) controller drivers
#
CONFIG_DVB_CXD2099=m

#
# Tools to develop new frontends
#
CONFIG_DVB_DUMMY_FE=m

#
# Graphics support
#
CONFIG_AGP=y
CONFIG_AGP_AMD64=y
CONFIG_AGP_INTEL=y
CONFIG_AGP_SIS=y
CONFIG_AGP_VIA=y
CONFIG_INTEL_GTT=y
CONFIG_VGA_ARB=y
CONFIG_VGA_ARB_MAX_GPUS=64
CONFIG_VGA_SWITCHEROO=y
CONFIG_DRM=m
CONFIG_DRM_MIPI_DSI=y
CONFIG_DRM_DP_AUX_CHARDEV=y
# CONFIG_DRM_DEBUG_SELFTEST is not set
CONFIG_DRM_KMS_HELPER=m
CONFIG_DRM_KMS_FB_HELPER=y
CONFIG_DRM_FBDEV_EMULATION=y
CONFIG_DRM_FBDEV_OVERALLOC=100
CONFIG_DRM_LOAD_EDID_FIRMWARE=y
# CONFIG_DRM_DP_CEC is not set
CONFIG_DRM_TTM=m
CONFIG_DRM_TTM_DMA_PAGE_POOL=y
CONFIG_DRM_VRAM_HELPER=m
CONFIG_DRM_TTM_HELPER=m
CONFIG_DRM_GEM_SHMEM_HELPER=y

#
# I2C encoder or helper chips
#
CONFIG_DRM_I2C_CH7006=m
CONFIG_DRM_I2C_SIL164=m
# CONFIG_DRM_I2C_NXP_TDA998X is not set
# CONFIG_DRM_I2C_NXP_TDA9950 is not set
# end of I2C encoder or helper chips

#
# ARM devices
#
# end of ARM devices

# CONFIG_DRM_RADEON is not set
# CONFIG_DRM_AMDGPU is not set
# CONFIG_DRM_NOUVEAU is not set
CONFIG_DRM_I915=m
CONFIG_DRM_I915_FORCE_PROBE=""
CONFIG_DRM_I915_CAPTURE_ERROR=y
CONFIG_DRM_I915_COMPRESS_ERROR=y
CONFIG_DRM_I915_USERPTR=y
CONFIG_DRM_I915_GVT=y
CONFIG_DRM_I915_GVT_KVMGT=m
CONFIG_DRM_I915_USERFAULT_AUTOSUSPEND=250
CONFIG_DRM_I915_HEARTBEAT_INTERVAL=2500
CONFIG_DRM_I915_PREEMPT_TIMEOUT=640
CONFIG_DRM_I915_MAX_REQUEST_BUSYWAIT=8000
CONFIG_DRM_I915_STOP_TIMEOUT=100
CONFIG_DRM_I915_TIMESLICE_DURATION=1
CONFIG_DRM_VGEM=m
# CONFIG_DRM_VKMS is not set
CONFIG_DRM_VMWGFX=m
CONFIG_DRM_VMWGFX_FBCON=y
CONFIG_DRM_GMA500=m
CONFIG_DRM_GMA600=y
CONFIG_DRM_GMA3600=y
CONFIG_DRM_UDL=m
CONFIG_DRM_AST=m
CONFIG_DRM_MGAG200=m
CONFIG_DRM_CIRRUS_QEMU=m
CONFIG_DRM_QXL=m
CONFIG_DRM_BOCHS=m
CONFIG_DRM_VIRTIO_GPU=m
CONFIG_DRM_PANEL=y

#
# Display Panels
#
# CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN is not set
# end of Display Panels

CONFIG_DRM_BRIDGE=y
CONFIG_DRM_PANEL_BRIDGE=y

#
# Display Interface Bridges
#
# CONFIG_DRM_ANALOGIX_ANX78XX is not set
# end of Display Interface Bridges

# CONFIG_DRM_ETNAVIV is not set
# CONFIG_DRM_GM12U320 is not set
# CONFIG_TINYDRM_HX8357D is not set
# CONFIG_TINYDRM_ILI9225 is not set
# CONFIG_TINYDRM_ILI9341 is not set
# CONFIG_TINYDRM_ILI9486 is not set
# CONFIG_TINYDRM_MI0283QT is not set
# CONFIG_TINYDRM_REPAPER is not set
# CONFIG_TINYDRM_ST7586 is not set
# CONFIG_TINYDRM_ST7735R is not set
# CONFIG_DRM_XEN is not set
# CONFIG_DRM_VBOXVIDEO is not set
# CONFIG_DRM_LEGACY is not set
CONFIG_DRM_PANEL_ORIENTATION_QUIRKS=y

#
# Frame buffer Devices
#
CONFIG_FB_CMDLINE=y
CONFIG_FB_NOTIFY=y
CONFIG_FB=y
# CONFIG_FIRMWARE_EDID is not set
CONFIG_FB_BOOT_VESA_SUPPORT=y
CONFIG_FB_CFB_FILLRECT=y
CONFIG_FB_CFB_COPYAREA=y
CONFIG_FB_CFB_IMAGEBLIT=y
CONFIG_FB_SYS_FILLRECT=m
CONFIG_FB_SYS_COPYAREA=m
CONFIG_FB_SYS_IMAGEBLIT=m
# CONFIG_FB_FOREIGN_ENDIAN is not set
CONFIG_FB_SYS_FOPS=m
CONFIG_FB_DEFERRED_IO=y
# CONFIG_FB_MODE_HELPERS is not set
CONFIG_FB_TILEBLITTING=y

#
# Frame buffer hardware drivers
#
# CONFIG_FB_CIRRUS is not set
# CONFIG_FB_PM2 is not set
# CONFIG_FB_CYBER2000 is not set
# CONFIG_FB_ARC is not set
# CONFIG_FB_ASILIANT is not set
# CONFIG_FB_IMSTT is not set
# CONFIG_FB_VGA16 is not set
# CONFIG_FB_UVESA is not set
CONFIG_FB_VESA=y
CONFIG_FB_EFI=y
# CONFIG_FB_N411 is not set
# CONFIG_FB_HGA is not set
# CONFIG_FB_OPENCORES is not set
# CONFIG_FB_S1D13XXX is not set
# CONFIG_FB_NVIDIA is not set
# CONFIG_FB_RIVA is not set
# CONFIG_FB_I740 is not set
# CONFIG_FB_LE80578 is not set
# CONFIG_FB_MATROX is not set
# CONFIG_FB_RADEON is not set
# CONFIG_FB_ATY128 is not set
# CONFIG_FB_ATY is not set
# CONFIG_FB_S3 is not set
# CONFIG_FB_SAVAGE is not set
# CONFIG_FB_SIS is not set
# CONFIG_FB_VIA is not set
# CONFIG_FB_NEOMAGIC is not set
# CONFIG_FB_KYRO is not set
# CONFIG_FB_3DFX is not set
# CONFIG_FB_VOODOO1 is not set
# CONFIG_FB_VT8623 is not set
# CONFIG_FB_TRIDENT is not set
# CONFIG_FB_ARK is not set
# CONFIG_FB_PM3 is not set
# CONFIG_FB_CARMINE is not set
# CONFIG_FB_SM501 is not set
# CONFIG_FB_SMSCUFX is not set
# CONFIG_FB_UDL is not set
# CONFIG_FB_IBM_GXT4500 is not set
# CONFIG_FB_VIRTUAL is not set
# CONFIG_XEN_FBDEV_FRONTEND is not set
# CONFIG_FB_METRONOME is not set
# CONFIG_FB_MB862XX is not set
CONFIG_FB_HYPERV=m
# CONFIG_FB_SIMPLE is not set
# CONFIG_FB_SM712 is not set
# end of Frame buffer Devices

#
# Backlight & LCD device support
#
CONFIG_LCD_CLASS_DEVICE=m
# CONFIG_LCD_L4F00242T03 is not set
# CONFIG_LCD_LMS283GF05 is not set
# CONFIG_LCD_LTV350QV is not set
# CONFIG_LCD_ILI922X is not set
# CONFIG_LCD_ILI9320 is not set
# CONFIG_LCD_TDO24M is not set
# CONFIG_LCD_VGG2432A4 is not set
CONFIG_LCD_PLATFORM=m
# CONFIG_LCD_AMS369FG06 is not set
# CONFIG_LCD_LMS501KF03 is not set
# CONFIG_LCD_HX8357 is not set
# CONFIG_LCD_OTM3225A is not set
CONFIG_BACKLIGHT_CLASS_DEVICE=y
# CONFIG_BACKLIGHT_GENERIC is not set
# CONFIG_BACKLIGHT_PWM is not set
CONFIG_BACKLIGHT_APPLE=m
# CONFIG_BACKLIGHT_QCOM_WLED is not set
# CONFIG_BACKLIGHT_SAHARA is not set
# CONFIG_BACKLIGHT_ADP8860 is not set
# CONFIG_BACKLIGHT_ADP8870 is not set
# CONFIG_BACKLIGHT_LM3630A is not set
# CONFIG_BACKLIGHT_LM3639 is not set
CONFIG_BACKLIGHT_LP855X=m
# CONFIG_BACKLIGHT_GPIO is not set
# CONFIG_BACKLIGHT_LV5207LP is not set
# CONFIG_BACKLIGHT_BD6107 is not set
# CONFIG_BACKLIGHT_ARCXCNN is not set
# end of Backlight & LCD device support

CONFIG_HDMI=y

#
# Console display driver support
#
CONFIG_VGA_CONSOLE=y
CONFIG_VGACON_SOFT_SCROLLBACK=y
CONFIG_VGACON_SOFT_SCROLLBACK_SIZE=64
# CONFIG_VGACON_SOFT_SCROLLBACK_PERSISTENT_ENABLE_BY_DEFAULT is not set
CONFIG_DUMMY_CONSOLE=y
CONFIG_DUMMY_CONSOLE_COLUMNS=80
CONFIG_DUMMY_CONSOLE_ROWS=25
CONFIG_FRAMEBUFFER_CONSOLE=y
CONFIG_FRAMEBUFFER_CONSOLE_DETECT_PRIMARY=y
CONFIG_FRAMEBUFFER_CONSOLE_ROTATION=y
# CONFIG_FRAMEBUFFER_CONSOLE_DEFERRED_TAKEOVER is not set
# end of Console display driver support

CONFIG_LOGO=y
# CONFIG_LOGO_LINUX_MONO is not set
# CONFIG_LOGO_LINUX_VGA16 is not set
CONFIG_LOGO_LINUX_CLUT224=y
# end of Graphics support

CONFIG_SOUND=m
CONFIG_SOUND_OSS_CORE=y
CONFIG_SOUND_OSS_CORE_PRECLAIM=y
CONFIG_SND=m
CONFIG_SND_TIMER=m
CONFIG_SND_PCM=m
CONFIG_SND_PCM_ELD=y
CONFIG_SND_HWDEP=m
CONFIG_SND_SEQ_DEVICE=m
CONFIG_SND_RAWMIDI=m
CONFIG_SND_COMPRESS_OFFLOAD=m
CONFIG_SND_JACK=y
CONFIG_SND_JACK_INPUT_DEV=y
CONFIG_SND_OSSEMUL=y
# CONFIG_SND_MIXER_OSS is not set
# CONFIG_SND_PCM_OSS is not set
CONFIG_SND_PCM_TIMER=y
CONFIG_SND_HRTIMER=m
CONFIG_SND_DYNAMIC_MINORS=y
CONFIG_SND_MAX_CARDS=32
# CONFIG_SND_SUPPORT_OLD_API is not set
CONFIG_SND_PROC_FS=y
CONFIG_SND_VERBOSE_PROCFS=y
# CONFIG_SND_VERBOSE_PRINTK is not set
# CONFIG_SND_DEBUG is not set
CONFIG_SND_VMASTER=y
CONFIG_SND_DMA_SGBUF=y
CONFIG_SND_SEQUENCER=m
CONFIG_SND_SEQ_DUMMY=m
CONFIG_SND_SEQUENCER_OSS=m
CONFIG_SND_SEQ_HRTIMER_DEFAULT=y
CONFIG_SND_SEQ_MIDI_EVENT=m
CONFIG_SND_SEQ_MIDI=m
CONFIG_SND_SEQ_MIDI_EMUL=m
CONFIG_SND_SEQ_VIRMIDI=m
CONFIG_SND_MPU401_UART=m
CONFIG_SND_OPL3_LIB=m
CONFIG_SND_OPL3_LIB_SEQ=m
CONFIG_SND_VX_LIB=m
CONFIG_SND_AC97_CODEC=m
CONFIG_SND_DRIVERS=y
CONFIG_SND_PCSP=m
CONFIG_SND_DUMMY=m
CONFIG_SND_ALOOP=m
CONFIG_SND_VIRMIDI=m
CONFIG_SND_MTPAV=m
# CONFIG_SND_MTS64 is not set
# CONFIG_SND_SERIAL_U16550 is not set
CONFIG_SND_MPU401=m
# CONFIG_SND_PORTMAN2X4 is not set
CONFIG_SND_AC97_POWER_SAVE=y
CONFIG_SND_AC97_POWER_SAVE_DEFAULT=5
CONFIG_SND_PCI=y
CONFIG_SND_AD1889=m
# CONFIG_SND_ALS300 is not set
# CONFIG_SND_ALS4000 is not set
CONFIG_SND_ALI5451=m
CONFIG_SND_ASIHPI=m
CONFIG_SND_ATIIXP=m
CONFIG_SND_ATIIXP_MODEM=m
CONFIG_SND_AU8810=m
CONFIG_SND_AU8820=m
CONFIG_SND_AU8830=m
# CONFIG_SND_AW2 is not set
# CONFIG_SND_AZT3328 is not set
CONFIG_SND_BT87X=m
# CONFIG_SND_BT87X_OVERCLOCK is not set
CONFIG_SND_CA0106=m
CONFIG_SND_CMIPCI=m
CONFIG_SND_OXYGEN_LIB=m
CONFIG_SND_OXYGEN=m
# CONFIG_SND_CS4281 is not set
CONFIG_SND_CS46XX=m
CONFIG_SND_CS46XX_NEW_DSP=y
CONFIG_SND_CTXFI=m
CONFIG_SND_DARLA20=m
CONFIG_SND_GINA20=m
CONFIG_SND_LAYLA20=m
CONFIG_SND_DARLA24=m
CONFIG_SND_GINA24=m
CONFIG_SND_LAYLA24=m
CONFIG_SND_MONA=m
CONFIG_SND_MIA=m
CONFIG_SND_ECHO3G=m
CONFIG_SND_INDIGO=m
CONFIG_SND_INDIGOIO=m
CONFIG_SND_INDIGODJ=m
CONFIG_SND_INDIGOIOX=m
CONFIG_SND_INDIGODJX=m
CONFIG_SND_EMU10K1=m
CONFIG_SND_EMU10K1_SEQ=m
CONFIG_SND_EMU10K1X=m
CONFIG_SND_ENS1370=m
CONFIG_SND_ENS1371=m
# CONFIG_SND_ES1938 is not set
CONFIG_SND_ES1968=m
CONFIG_SND_ES1968_INPUT=y
CONFIG_SND_ES1968_RADIO=y
# CONFIG_SND_FM801 is not set
CONFIG_SND_HDSP=m
CONFIG_SND_HDSPM=m
CONFIG_SND_ICE1712=m
CONFIG_SND_ICE1724=m
CONFIG_SND_INTEL8X0=m
CONFIG_SND_INTEL8X0M=m
CONFIG_SND_KORG1212=m
CONFIG_SND_LOLA=m
CONFIG_SND_LX6464ES=m
CONFIG_SND_MAESTRO3=m
CONFIG_SND_MAESTRO3_INPUT=y
CONFIG_SND_MIXART=m
# CONFIG_SND_NM256 is not set
CONFIG_SND_PCXHR=m
# CONFIG_SND_RIPTIDE is not set
CONFIG_SND_RME32=m
CONFIG_SND_RME96=m
CONFIG_SND_RME9652=m
# CONFIG_SND_SONICVIBES is not set
CONFIG_SND_TRIDENT=m
CONFIG_SND_VIA82XX=m
CONFIG_SND_VIA82XX_MODEM=m
CONFIG_SND_VIRTUOSO=m
CONFIG_SND_VX222=m
# CONFIG_SND_YMFPCI is not set

#
# HD-Audio
#
CONFIG_SND_HDA=m
CONFIG_SND_HDA_INTEL=m
CONFIG_SND_HDA_HWDEP=y
CONFIG_SND_HDA_RECONFIG=y
CONFIG_SND_HDA_INPUT_BEEP=y
CONFIG_SND_HDA_INPUT_BEEP_MODE=0
CONFIG_SND_HDA_PATCH_LOADER=y
CONFIG_SND_HDA_CODEC_REALTEK=m
CONFIG_SND_HDA_CODEC_ANALOG=m
CONFIG_SND_HDA_CODEC_SIGMATEL=m
CONFIG_SND_HDA_CODEC_VIA=m
CONFIG_SND_HDA_CODEC_HDMI=m
CONFIG_SND_HDA_CODEC_CIRRUS=m
CONFIG_SND_HDA_CODEC_CONEXANT=m
CONFIG_SND_HDA_CODEC_CA0110=m
CONFIG_SND_HDA_CODEC_CA0132=m
CONFIG_SND_HDA_CODEC_CA0132_DSP=y
CONFIG_SND_HDA_CODEC_CMEDIA=m
CONFIG_SND_HDA_CODEC_SI3054=m
CONFIG_SND_HDA_GENERIC=m
CONFIG_SND_HDA_POWER_SAVE_DEFAULT=0
# end of HD-Audio

CONFIG_SND_HDA_CORE=m
CONFIG_SND_HDA_DSP_LOADER=y
CONFIG_SND_HDA_COMPONENT=y
CONFIG_SND_HDA_I915=y
CONFIG_SND_HDA_EXT_CORE=m
CONFIG_SND_HDA_PREALLOC_SIZE=512
CONFIG_SND_INTEL_NHLT=y
CONFIG_SND_INTEL_DSP_CONFIG=m
# CONFIG_SND_SPI is not set
CONFIG_SND_USB=y
CONFIG_SND_USB_AUDIO=m
CONFIG_SND_USB_AUDIO_USE_MEDIA_CONTROLLER=y
CONFIG_SND_USB_UA101=m
CONFIG_SND_USB_USX2Y=m
CONFIG_SND_USB_CAIAQ=m
CONFIG_SND_USB_CAIAQ_INPUT=y
CONFIG_SND_USB_US122L=m
CONFIG_SND_USB_6FIRE=m
CONFIG_SND_USB_HIFACE=m
CONFIG_SND_BCD2000=m
CONFIG_SND_USB_LINE6=m
CONFIG_SND_USB_POD=m
CONFIG_SND_USB_PODHD=m
CONFIG_SND_USB_TONEPORT=m
CONFIG_SND_USB_VARIAX=m
CONFIG_SND_FIREWIRE=y
CONFIG_SND_FIREWIRE_LIB=m
# CONFIG_SND_DICE is not set
# CONFIG_SND_OXFW is not set
CONFIG_SND_ISIGHT=m
# CONFIG_SND_FIREWORKS is not set
# CONFIG_SND_BEBOB is not set
# CONFIG_SND_FIREWIRE_DIGI00X is not set
# CONFIG_SND_FIREWIRE_TASCAM is not set
# CONFIG_SND_FIREWIRE_MOTU is not set
# CONFIG_SND_FIREFACE is not set
CONFIG_SND_SOC=m
CONFIG_SND_SOC_COMPRESS=y
CONFIG_SND_SOC_TOPOLOGY=y
CONFIG_SND_SOC_ACPI=m
# CONFIG_SND_SOC_AMD_ACP is not set
# CONFIG_SND_SOC_AMD_ACP3x is not set
# CONFIG_SND_ATMEL_SOC is not set
# CONFIG_SND_BCM63XX_I2S_WHISTLER is not set
# CONFIG_SND_DESIGNWARE_I2S is not set

#
# SoC Audio for Freescale CPUs
#

#
# Common SoC Audio options for Freescale CPUs:
#
# CONFIG_SND_SOC_FSL_ASRC is not set
# CONFIG_SND_SOC_FSL_SAI is not set
# CONFIG_SND_SOC_FSL_AUDMIX is not set
# CONFIG_SND_SOC_FSL_SSI is not set
# CONFIG_SND_SOC_FSL_SPDIF is not set
# CONFIG_SND_SOC_FSL_ESAI is not set
# CONFIG_SND_SOC_FSL_MICFIL is not set
# CONFIG_SND_SOC_IMX_AUDMUX is not set
# end of SoC Audio for Freescale CPUs

# CONFIG_SND_I2S_HI6210_I2S is not set
# CONFIG_SND_SOC_IMG is not set
CONFIG_SND_SOC_INTEL_SST_TOPLEVEL=y
CONFIG_SND_SST_IPC=m
CONFIG_SND_SST_IPC_ACPI=m
CONFIG_SND_SOC_INTEL_SST_ACPI=m
CONFIG_SND_SOC_INTEL_SST=m
CONFIG_SND_SOC_INTEL_SST_FIRMWARE=m
CONFIG_SND_SOC_INTEL_HASWELL=m
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m
# CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI is not set
CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m
CONFIG_SND_SOC_INTEL_SKYLAKE=m
CONFIG_SND_SOC_INTEL_SKL=m
CONFIG_SND_SOC_INTEL_APL=m
CONFIG_SND_SOC_INTEL_KBL=m
CONFIG_SND_SOC_INTEL_GLK=m
CONFIG_SND_SOC_INTEL_CNL=m
CONFIG_SND_SOC_INTEL_CFL=m
# CONFIG_SND_SOC_INTEL_CML_H is not set
# CONFIG_SND_SOC_INTEL_CML_LP is not set
CONFIG_SND_SOC_INTEL_SKYLAKE_FAMILY=m
CONFIG_SND_SOC_INTEL_SKYLAKE_SSP_CLK=m
# CONFIG_SND_SOC_INTEL_SKYLAKE_HDAUDIO_CODEC is not set
CONFIG_SND_SOC_INTEL_SKYLAKE_COMMON=m
CONFIG_SND_SOC_ACPI_INTEL_MATCH=m
CONFIG_SND_SOC_INTEL_MACH=y
# CONFIG_SND_SOC_INTEL_USER_FRIENDLY_LONG_NAMES is not set
CONFIG_SND_SOC_INTEL_HASWELL_MACH=m
# CONFIG_SND_SOC_INTEL_BDW_RT5650_MACH is not set
CONFIG_SND_SOC_INTEL_BDW_RT5677_MACH=m
CONFIG_SND_SOC_INTEL_BROADWELL_MACH=m
CONFIG_SND_SOC_INTEL_BYTCR_RT5640_MACH=m
CONFIG_SND_SOC_INTEL_BYTCR_RT5651_MACH=m
CONFIG_SND_SOC_INTEL_CHT_BSW_RT5672_MACH=m
CONFIG_SND_SOC_INTEL_CHT_BSW_RT5645_MACH=m
CONFIG_SND_SOC_INTEL_CHT_BSW_MAX98090_TI_MACH=m
# CONFIG_SND_SOC_INTEL_CHT_BSW_NAU8824_MACH is not set
# CONFIG_SND_SOC_INTEL_BYT_CHT_CX2072X_MACH is not set
CONFIG_SND_SOC_INTEL_BYT_CHT_DA7213_MACH=m
CONFIG_SND_SOC_INTEL_BYT_CHT_ES8316_MACH=m
CONFIG_SND_SOC_INTEL_BYT_CHT_NOCODEC_MACH=m
CONFIG_SND_SOC_INTEL_SKL_RT286_MACH=m
CONFIG_SND_SOC_INTEL_SKL_NAU88L25_SSM4567_MACH=m
CONFIG_SND_SOC_INTEL_SKL_NAU88L25_MAX98357A_MACH=m
CONFIG_SND_SOC_INTEL_DA7219_MAX98357A_GENERIC=m
CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_COMMON=m
CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_MACH=m
CONFIG_SND_SOC_INTEL_BXT_RT298_MACH=m
CONFIG_SND_SOC_INTEL_KBL_RT5663_MAX98927_MACH=m
CONFIG_SND_SOC_INTEL_KBL_RT5663_RT5514_MAX98927_MACH=m
# CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98357A_MACH is not set
# CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98927_MACH is not set
# CONFIG_SND_SOC_INTEL_KBL_RT5660_MACH is not set
# CONFIG_SND_SOC_MTK_BTCVSD is not set
# CONFIG_SND_SOC_SOF_TOPLEVEL is not set

#
# STMicroelectronics STM32 SOC audio support
#
# end of STMicroelectronics STM32 SOC audio support

# CONFIG_SND_SOC_XILINX_I2S is not set
# CONFIG_SND_SOC_XILINX_AUDIO_FORMATTER is not set
# CONFIG_SND_SOC_XILINX_SPDIF is not set
# CONFIG_SND_SOC_XTFPGA_I2S is not set
# CONFIG_ZX_TDM is not set
CONFIG_SND_SOC_I2C_AND_SPI=m

#
# CODEC drivers
#
# CONFIG_SND_SOC_AC97_CODEC is not set
# CONFIG_SND_SOC_ADAU1701 is not set
# CONFIG_SND_SOC_ADAU1761_I2C is not set
# CONFIG_SND_SOC_ADAU1761_SPI is not set
# CONFIG_SND_SOC_ADAU7002 is not set
# CONFIG_SND_SOC_ADAU7118_HW is not set
# CONFIG_SND_SOC_ADAU7118_I2C is not set
# CONFIG_SND_SOC_AK4104 is not set
# CONFIG_SND_SOC_AK4118 is not set
# CONFIG_SND_SOC_AK4458 is not set
# CONFIG_SND_SOC_AK4554 is not set
# CONFIG_SND_SOC_AK4613 is not set
# CONFIG_SND_SOC_AK4642 is not set
# CONFIG_SND_SOC_AK5386 is not set
# CONFIG_SND_SOC_AK5558 is not set
# CONFIG_SND_SOC_ALC5623 is not set
# CONFIG_SND_SOC_BD28623 is not set
# CONFIG_SND_SOC_BT_SCO is not set
# CONFIG_SND_SOC_CS35L32 is not set
# CONFIG_SND_SOC_CS35L33 is not set
# CONFIG_SND_SOC_CS35L34 is not set
# CONFIG_SND_SOC_CS35L35 is not set
# CONFIG_SND_SOC_CS35L36 is not set
# CONFIG_SND_SOC_CS42L42 is not set
# CONFIG_SND_SOC_CS42L51_I2C is not set
# CONFIG_SND_SOC_CS42L52 is not set
# CONFIG_SND_SOC_CS42L56 is not set
# CONFIG_SND_SOC_CS42L73 is not set
# CONFIG_SND_SOC_CS4265 is not set
# CONFIG_SND_SOC_CS4270 is not set
# CONFIG_SND_SOC_CS4271_I2C is not set
# CONFIG_SND_SOC_CS4271_SPI is not set
# CONFIG_SND_SOC_CS42XX8_I2C is not set
# CONFIG_SND_SOC_CS43130 is not set
# CONFIG_SND_SOC_CS4341 is not set
# CONFIG_SND_SOC_CS4349 is not set
# CONFIG_SND_SOC_CS53L30 is not set
# CONFIG_SND_SOC_CX2072X is not set
CONFIG_SND_SOC_DA7213=m
CONFIG_SND_SOC_DA7219=m
CONFIG_SND_SOC_DMIC=m
# CONFIG_SND_SOC_ES7134 is not set
# CONFIG_SND_SOC_ES7241 is not set
CONFIG_SND_SOC_ES8316=m
# CONFIG_SND_SOC_ES8328_I2C is not set
# CONFIG_SND_SOC_ES8328_SPI is not set
# CONFIG_SND_SOC_GTM601 is not set
CONFIG_SND_SOC_HDAC_HDMI=m
# CONFIG_SND_SOC_INNO_RK3036 is not set
# CONFIG_SND_SOC_MAX98088 is not set
CONFIG_SND_SOC_MAX98090=m
CONFIG_SND_SOC_MAX98357A=m
# CONFIG_SND_SOC_MAX98504 is not set
# CONFIG_SND_SOC_MAX9867 is not set
CONFIG_SND_SOC_MAX98927=m
# CONFIG_SND_SOC_MAX98373 is not set
# CONFIG_SND_SOC_MAX9860 is not set
# CONFIG_SND_SOC_MSM8916_WCD_DIGITAL is not set
# CONFIG_SND_SOC_PCM1681 is not set
# CONFIG_SND_SOC_PCM1789_I2C is not set
# CONFIG_SND_SOC_PCM179X_I2C is not set
# CONFIG_SND_SOC_PCM179X_SPI is not set
# CONFIG_SND_SOC_PCM186X_I2C is not set
# CONFIG_SND_SOC_PCM186X_SPI is not set
# CONFIG_SND_SOC_PCM3060_I2C is not set
# CONFIG_SND_SOC_PCM3060_SPI is not set
# CONFIG_SND_SOC_PCM3168A_I2C is not set
# CONFIG_SND_SOC_PCM3168A_SPI is not set
# CONFIG_SND_SOC_PCM512x_I2C is not set
# CONFIG_SND_SOC_PCM512x_SPI is not set
# CONFIG_SND_SOC_RK3328 is not set
CONFIG_SND_SOC_RL6231=m
CONFIG_SND_SOC_RL6347A=m
CONFIG_SND_SOC_RT286=m
CONFIG_SND_SOC_RT298=m
CONFIG_SND_SOC_RT5514=m
CONFIG_SND_SOC_RT5514_SPI=m
# CONFIG_SND_SOC_RT5616 is not set
# CONFIG_SND_SOC_RT5631 is not set
CONFIG_SND_SOC_RT5640=m
CONFIG_SND_SOC_RT5645=m
CONFIG_SND_SOC_RT5651=m
CONFIG_SND_SOC_RT5663=m
CONFIG_SND_SOC_RT5670=m
CONFIG_SND_SOC_RT5677=m
CONFIG_SND_SOC_RT5677_SPI=m
# CONFIG_SND_SOC_SGTL5000 is not set
# CONFIG_SND_SOC_SIMPLE_AMPLIFIER is not set
# CONFIG_SND_SOC_SIRF_AUDIO_CODEC is not set
# CONFIG_SND_SOC_SPDIF is not set
# CONFIG_SND_SOC_SSM2305 is not set
# CONFIG_SND_SOC_SSM2602_SPI is not set
# CONFIG_SND_SOC_SSM2602_I2C is not set
CONFIG_SND_SOC_SSM4567=m
# CONFIG_SND_SOC_STA32X is not set
# CONFIG_SND_SOC_STA350 is not set
# CONFIG_SND_SOC_STI_SAS is not set
# CONFIG_SND_SOC_TAS2552 is not set
# CONFIG_SND_SOC_TAS2562 is not set
# CONFIG_SND_SOC_TAS2770 is not set
# CONFIG_SND_SOC_TAS5086 is not set
# CONFIG_SND_SOC_TAS571X is not set
# CONFIG_SND_SOC_TAS5720 is not set
# CONFIG_SND_SOC_TAS6424 is not set
# CONFIG_SND_SOC_TDA7419 is not set
# CONFIG_SND_SOC_TFA9879 is not set
# CONFIG_SND_SOC_TLV320AIC23_I2C is not set
# CONFIG_SND_SOC_TLV320AIC23_SPI is not set
# CONFIG_SND_SOC_TLV320AIC31XX is not set
# CONFIG_SND_SOC_TLV320AIC32X4_I2C is not set
# CONFIG_SND_SOC_TLV320AIC32X4_SPI is not set
# CONFIG_SND_SOC_TLV320AIC3X is not set
# CONFIG_SND_SOC_TLV320ADCX140 is not set
CONFIG_SND_SOC_TS3A227E=m
# CONFIG_SND_SOC_TSCS42XX is not set
# CONFIG_SND_SOC_TSCS454 is not set
# CONFIG_SND_SOC_UDA1334 is not set
# CONFIG_SND_SOC_WM8510 is not set
# CONFIG_SND_SOC_WM8523 is not set
# CONFIG_SND_SOC_WM8524 is not set
# CONFIG_SND_SOC_WM8580 is not set
# CONFIG_SND_SOC_WM8711 is not set
# CONFIG_SND_SOC_WM8728 is not set
# CONFIG_SND_SOC_WM8731 is not set
# CONFIG_SND_SOC_WM8737 is not set
# CONFIG_SND_SOC_WM8741 is not set
# CONFIG_SND_SOC_WM8750 is not set
# CONFIG_SND_SOC_WM8753 is not set
# CONFIG_SND_SOC_WM8770 is not set
# CONFIG_SND_SOC_WM8776 is not set
# CONFIG_SND_SOC_WM8782 is not set
# CONFIG_SND_SOC_WM8804_I2C is not set
# CONFIG_SND_SOC_WM8804_SPI is not set
# CONFIG_SND_SOC_WM8903 is not set
# CONFIG_SND_SOC_WM8904 is not set
# CONFIG_SND_SOC_WM8960 is not set
# CONFIG_SND_SOC_WM8962 is not set
# CONFIG_SND_SOC_WM8974 is not set
# CONFIG_SND_SOC_WM8978 is not set
# CONFIG_SND_SOC_WM8985 is not set
# CONFIG_SND_SOC_ZX_AUD96P22 is not set
# CONFIG_SND_SOC_MAX9759 is not set
# CONFIG_SND_SOC_MT6351 is not set
# CONFIG_SND_SOC_MT6358 is not set
# CONFIG_SND_SOC_MT6660 is not set
# CONFIG_SND_SOC_NAU8540 is not set
# CONFIG_SND_SOC_NAU8810 is not set
# CONFIG_SND_SOC_NAU8822 is not set
CONFIG_SND_SOC_NAU8824=m
CONFIG_SND_SOC_NAU8825=m
# CONFIG_SND_SOC_TPA6130A2 is not set
# end of CODEC drivers

# CONFIG_SND_SIMPLE_CARD is not set
CONFIG_SND_X86=y
CONFIG_HDMI_LPE_AUDIO=m
CONFIG_SND_SYNTH_EMUX=m
# CONFIG_SND_XEN_FRONTEND is not set
CONFIG_AC97_BUS=m

#
# HID support
#
CONFIG_HID=y
CONFIG_HID_BATTERY_STRENGTH=y
CONFIG_HIDRAW=y
CONFIG_UHID=m
CONFIG_HID_GENERIC=y

#
# Special HID drivers
#
CONFIG_HID_A4TECH=y
# CONFIG_HID_ACCUTOUCH is not set
CONFIG_HID_ACRUX=m
# CONFIG_HID_ACRUX_FF is not set
CONFIG_HID_APPLE=y
CONFIG_HID_APPLEIR=m
# CONFIG_HID_ASUS is not set
CONFIG_HID_AUREAL=m
CONFIG_HID_BELKIN=y
# CONFIG_HID_BETOP_FF is not set
# CONFIG_HID_BIGBEN_FF is not set
CONFIG_HID_CHERRY=y
CONFIG_HID_CHICONY=y
# CONFIG_HID_CORSAIR is not set
# CONFIG_HID_COUGAR is not set
# CONFIG_HID_MACALLY is not set
CONFIG_HID_PRODIKEYS=m
# CONFIG_HID_CMEDIA is not set
# CONFIG_HID_CP2112 is not set
# CONFIG_HID_CREATIVE_SB0540 is not set
CONFIG_HID_CYPRESS=y
CONFIG_HID_DRAGONRISE=m
# CONFIG_DRAGONRISE_FF is not set
# CONFIG_HID_EMS_FF is not set
# CONFIG_HID_ELAN is not set
CONFIG_HID_ELECOM=m
# CONFIG_HID_ELO is not set
CONFIG_HID_EZKEY=y
# CONFIG_HID_GEMBIRD is not set
# CONFIG_HID_GFRM is not set
# CONFIG_HID_GLORIOUS is not set
CONFIG_HID_HOLTEK=m
# CONFIG_HOLTEK_FF is not set
# CONFIG_HID_GT683R is not set
CONFIG_HID_KEYTOUCH=m
CONFIG_HID_KYE=m
CONFIG_HID_UCLOGIC=m
CONFIG_HID_WALTOP=m
# CONFIG_HID_VIEWSONIC is not set
CONFIG_HID_GYRATION=m
CONFIG_HID_ICADE=m
CONFIG_HID_ITE=y
# CONFIG_HID_JABRA is not set
CONFIG_HID_TWINHAN=m
CONFIG_HID_KENSINGTON=y
CONFIG_HID_LCPOWER=m
CONFIG_HID_LED=m
# CONFIG_HID_LENOVO is not set
CONFIG_HID_LOGITECH=y
CONFIG_HID_LOGITECH_DJ=m
CONFIG_HID_LOGITECH_HIDPP=m
# CONFIG_LOGITECH_FF is not set
# CONFIG_LOGIRUMBLEPAD2_FF is not set
# CONFIG_LOGIG940_FF is not set
# CONFIG_LOGIWHEELS_FF is not set
CONFIG_HID_MAGICMOUSE=y
# CONFIG_HID_MALTRON is not set
# CONFIG_HID_MAYFLASH is not set
CONFIG_HID_REDRAGON=y
CONFIG_HID_MICROSOFT=y
CONFIG_HID_MONTEREY=y
CONFIG_HID_MULTITOUCH=m
# CONFIG_HID_NTI is not set
CONFIG_HID_NTRIG=y
CONFIG_HID_ORTEK=m
CONFIG_HID_PANTHERLORD=m
# CONFIG_PANTHERLORD_FF is not set
# CONFIG_HID_PENMOUNT is not set
CONFIG_HID_PETALYNX=m
CONFIG_HID_PICOLCD=m
CONFIG_HID_PICOLCD_FB=y
CONFIG_HID_PICOLCD_BACKLIGHT=y
CONFIG_HID_PICOLCD_LCD=y
CONFIG_HID_PICOLCD_LEDS=y
CONFIG_HID_PICOLCD_CIR=y
CONFIG_HID_PLANTRONICS=y
CONFIG_HID_PRIMAX=m
# CONFIG_HID_RETRODE is not set
CONFIG_HID_ROCCAT=m
CONFIG_HID_SAITEK=m
CONFIG_HID_SAMSUNG=m
CONFIG_HID_SONY=m
# CONFIG_SONY_FF is not set
CONFIG_HID_SPEEDLINK=m
# CONFIG_HID_STEAM is not set
CONFIG_HID_STEELSERIES=m
CONFIG_HID_SUNPLUS=m
CONFIG_HID_RMI=m
CONFIG_HID_GREENASIA=m
# CONFIG_GREENASIA_FF is not set
CONFIG_HID_HYPERV_MOUSE=m
CONFIG_HID_SMARTJOYPLUS=m
# CONFIG_SMARTJOYPLUS_FF is not set
CONFIG_HID_TIVO=m
CONFIG_HID_TOPSEED=m
CONFIG_HID_THINGM=m
CONFIG_HID_THRUSTMASTER=m
# CONFIG_THRUSTMASTER_FF is not set
# CONFIG_HID_UDRAW_PS3 is not set
# CONFIG_HID_U2FZERO is not set
CONFIG_HID_WACOM=m
CONFIG_HID_WIIMOTE=m
# CONFIG_HID_XINMO is not set
CONFIG_HID_ZEROPLUS=m
# CONFIG_ZEROPLUS_FF is not set
CONFIG_HID_ZYDACRON=m
CONFIG_HID_SENSOR_HUB=m
CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
CONFIG_HID_ALPS=m
# CONFIG_HID_MCP2221 is not set
# end of Special HID drivers

#
# USB HID support
#
CONFIG_USB_HID=y
CONFIG_HID_PID=y
CONFIG_USB_HIDDEV=y
# end of USB HID support

#
# I2C HID support
#
CONFIG_I2C_HID=m
# end of I2C HID support

#
# Intel ISH HID support
#
CONFIG_INTEL_ISH_HID=y
# CONFIG_INTEL_ISH_FIRMWARE_DOWNLOADER is not set
# end of Intel ISH HID support
# end of HID support

CONFIG_USB_OHCI_LITTLE_ENDIAN=y
CONFIG_USB_SUPPORT=y
CONFIG_USB_COMMON=y
# CONFIG_USB_LED_TRIG is not set
# CONFIG_USB_ULPI_BUS is not set
# CONFIG_USB_CONN_GPIO is not set
CONFIG_USB_ARCH_HAS_HCD=y
CONFIG_USB=y
CONFIG_USB_PCI=y
CONFIG_USB_ANNOUNCE_NEW_DEVICES=y

#
# Miscellaneous USB options
#
CONFIG_USB_DEFAULT_PERSIST=y
# CONFIG_USB_DYNAMIC_MINORS is not set
# CONFIG_USB_OTG is not set
# CONFIG_USB_OTG_WHITELIST is not set
CONFIG_USB_LEDS_TRIGGER_USBPORT=m
CONFIG_USB_AUTOSUSPEND_DELAY=2
CONFIG_USB_MON=y

#
# USB Host Controller Drivers
#
# CONFIG_USB_C67X00_HCD is not set
CONFIG_USB_XHCI_HCD=y
# CONFIG_USB_XHCI_DBGCAP is not set
CONFIG_USB_XHCI_PCI=y
# CONFIG_USB_XHCI_PLATFORM is not set
CONFIG_USB_EHCI_HCD=y
CONFIG_USB_EHCI_ROOT_HUB_TT=y
CONFIG_USB_EHCI_TT_NEWSCHED=y
CONFIG_USB_EHCI_PCI=y
# CONFIG_USB_EHCI_FSL is not set
# CONFIG_USB_EHCI_HCD_PLATFORM is not set
# CONFIG_USB_OXU210HP_HCD is not set
# CONFIG_USB_ISP116X_HCD is not set
# CONFIG_USB_FOTG210_HCD is not set
# CONFIG_USB_MAX3421_HCD is not set
CONFIG_USB_OHCI_HCD=y
CONFIG_USB_OHCI_HCD_PCI=y
# CONFIG_USB_OHCI_HCD_PLATFORM is not set
CONFIG_USB_UHCI_HCD=y
# CONFIG_USB_U132_HCD is not set
# CONFIG_USB_SL811_HCD is not set
# CONFIG_USB_R8A66597_HCD is not set
# CONFIG_USB_HCD_BCMA is not set
# CONFIG_USB_HCD_SSB is not set
# CONFIG_USB_HCD_TEST_MODE is not set

#
# USB Device Class drivers
#
CONFIG_USB_ACM=m
CONFIG_USB_PRINTER=m
CONFIG_USB_WDM=m
CONFIG_USB_TMC=m

#
# NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may
#

#
# also be needed; see USB_STORAGE Help for more info
#
CONFIG_USB_STORAGE=m
# CONFIG_USB_STORAGE_DEBUG is not set
CONFIG_USB_STORAGE_REALTEK=m
CONFIG_REALTEK_AUTOPM=y
CONFIG_USB_STORAGE_DATAFAB=m
CONFIG_USB_STORAGE_FREECOM=m
CONFIG_USB_STORAGE_ISD200=m
CONFIG_USB_STORAGE_USBAT=m
CONFIG_USB_STORAGE_SDDR09=m
CONFIG_USB_STORAGE_SDDR55=m
CONFIG_USB_STORAGE_JUMPSHOT=m
CONFIG_USB_STORAGE_ALAUDA=m
CONFIG_USB_STORAGE_ONETOUCH=m
CONFIG_USB_STORAGE_KARMA=m
CONFIG_USB_STORAGE_CYPRESS_ATACB=m
CONFIG_USB_STORAGE_ENE_UB6250=m
CONFIG_USB_UAS=m

#
# USB Imaging devices
#
CONFIG_USB_MDC800=m
CONFIG_USB_MICROTEK=m
CONFIG_USBIP_CORE=m
# CONFIG_USBIP_VHCI_HCD is not set
# CONFIG_USBIP_HOST is not set
# CONFIG_USBIP_DEBUG is not set
# CONFIG_USB_CDNS3 is not set
# CONFIG_USB_MUSB_HDRC is not set
# CONFIG_USB_DWC3 is not set
# CONFIG_USB_DWC2 is not set
# CONFIG_USB_CHIPIDEA is not set
# CONFIG_USB_ISP1760 is not set

#
# USB port drivers
#
CONFIG_USB_USS720=m
CONFIG_USB_SERIAL=y
CONFIG_USB_SERIAL_CONSOLE=y
CONFIG_USB_SERIAL_GENERIC=y
# CONFIG_USB_SERIAL_SIMPLE is not set
CONFIG_USB_SERIAL_AIRCABLE=m
CONFIG_USB_SERIAL_ARK3116=m
CONFIG_USB_SERIAL_BELKIN=m
CONFIG_USB_SERIAL_CH341=m
CONFIG_USB_SERIAL_WHITEHEAT=m
CONFIG_USB_SERIAL_DIGI_ACCELEPORT=m
CONFIG_USB_SERIAL_CP210X=m
CONFIG_USB_SERIAL_CYPRESS_M8=m
CONFIG_USB_SERIAL_EMPEG=m
CONFIG_USB_SERIAL_FTDI_SIO=m
CONFIG_USB_SERIAL_VISOR=m
CONFIG_USB_SERIAL_IPAQ=m
CONFIG_USB_SERIAL_IR=m
CONFIG_USB_SERIAL_EDGEPORT=m
CONFIG_USB_SERIAL_EDGEPORT_TI=m
# CONFIG_USB_SERIAL_F81232 is not set
# CONFIG_USB_SERIAL_F8153X is not set
CONFIG_USB_SERIAL_GARMIN=m
CONFIG_USB_SERIAL_IPW=m
CONFIG_USB_SERIAL_IUU=m
CONFIG_USB_SERIAL_KEYSPAN_PDA=m
CONFIG_USB_SERIAL_KEYSPAN=m
CONFIG_USB_SERIAL_KLSI=m
CONFIG_USB_SERIAL_KOBIL_SCT=m
CONFIG_USB_SERIAL_MCT_U232=m
# CONFIG_USB_SERIAL_METRO is not set
CONFIG_USB_SERIAL_MOS7720=m
CONFIG_USB_SERIAL_MOS7715_PARPORT=y
CONFIG_USB_SERIAL_MOS7840=m
# CONFIG_USB_SERIAL_MXUPORT is not set
CONFIG_USB_SERIAL_NAVMAN=m
CONFIG_USB_SERIAL_PL2303=m
CONFIG_USB_SERIAL_OTI6858=m
CONFIG_USB_SERIAL_QCAUX=m
CONFIG_USB_SERIAL_QUALCOMM=m
CONFIG_USB_SERIAL_SPCP8X5=m
CONFIG_USB_SERIAL_SAFE=m
CONFIG_USB_SERIAL_SAFE_PADDED=y
CONFIG_USB_SERIAL_SIERRAWIRELESS=m
CONFIG_USB_SERIAL_SYMBOL=m
# CONFIG_USB_SERIAL_TI is not set
CONFIG_USB_SERIAL_CYBERJACK=m
CONFIG_USB_SERIAL_XIRCOM=m
CONFIG_USB_SERIAL_WWAN=m
CONFIG_USB_SERIAL_OPTION=m
CONFIG_USB_SERIAL_OMNINET=m
CONFIG_USB_SERIAL_OPTICON=m
CONFIG_USB_SERIAL_XSENS_MT=m
# CONFIG_USB_SERIAL_WISHBONE is not set
CONFIG_USB_SERIAL_SSU100=m
CONFIG_USB_SERIAL_QT2=m
# CONFIG_USB_SERIAL_UPD78F0730 is not set
CONFIG_USB_SERIAL_DEBUG=m

#
# USB Miscellaneous drivers
#
CONFIG_USB_EMI62=m
CONFIG_USB_EMI26=m
CONFIG_USB_ADUTUX=m
CONFIG_USB_SEVSEG=m
CONFIG_USB_LEGOTOWER=m
CONFIG_USB_LCD=m
# CONFIG_USB_CYPRESS_CY7C63 is not set
# CONFIG_USB_CYTHERM is not set
CONFIG_USB_IDMOUSE=m
CONFIG_USB_FTDI_ELAN=m
CONFIG_USB_APPLEDISPLAY=m
# CONFIG_APPLE_MFI_FASTCHARGE is not set
CONFIG_USB_SISUSBVGA=m
CONFIG_USB_SISUSBVGA_CON=y
CONFIG_USB_LD=m
# CONFIG_USB_TRANCEVIBRATOR is not set
CONFIG_USB_IOWARRIOR=m
# CONFIG_USB_TEST is not set
# CONFIG_USB_EHSET_TEST_FIXTURE is not set
CONFIG_USB_ISIGHTFW=m
# CONFIG_USB_YUREX is not set
CONFIG_USB_EZUSB_FX2=m
# CONFIG_USB_HUB_USB251XB is not set
CONFIG_USB_HSIC_USB3503=m
# CONFIG_USB_HSIC_USB4604 is not set
# CONFIG_USB_LINK_LAYER_TEST is not set
# CONFIG_USB_CHAOSKEY is not set
CONFIG_USB_ATM=m
CONFIG_USB_SPEEDTOUCH=m
CONFIG_USB_CXACRU=m
CONFIG_USB_UEAGLEATM=m
CONFIG_USB_XUSBATM=m

#
# USB Physical Layer drivers
#
# CONFIG_NOP_USB_XCEIV is not set
# CONFIG_USB_GPIO_VBUS is not set
# CONFIG_USB_ISP1301 is not set
# end of USB Physical Layer drivers

# CONFIG_USB_GADGET is not set
CONFIG_TYPEC=y
# CONFIG_TYPEC_TCPM is not set
CONFIG_TYPEC_UCSI=y
# CONFIG_UCSI_CCG is not set
CONFIG_UCSI_ACPI=y
# CONFIG_TYPEC_TPS6598X is not set

#
# USB Type-C Multiplexer/DeMultiplexer Switch support
#
# CONFIG_TYPEC_MUX_PI3USB30532 is not set
# end of USB Type-C Multiplexer/DeMultiplexer Switch support

#
# USB Type-C Alternate Mode drivers
#
# CONFIG_TYPEC_DP_ALTMODE is not set
# end of USB Type-C Alternate Mode drivers

# CONFIG_USB_ROLE_SWITCH is not set
CONFIG_MMC=m
CONFIG_MMC_BLOCK=m
CONFIG_MMC_BLOCK_MINORS=8
CONFIG_SDIO_UART=m
# CONFIG_MMC_TEST is not set

#
# MMC/SD/SDIO Host Controller Drivers
#
# CONFIG_MMC_DEBUG is not set
CONFIG_MMC_SDHCI=m
CONFIG_MMC_SDHCI_IO_ACCESSORS=y
CONFIG_MMC_SDHCI_PCI=m
CONFIG_MMC_RICOH_MMC=y
CONFIG_MMC_SDHCI_ACPI=m
CONFIG_MMC_SDHCI_PLTFM=m
# CONFIG_MMC_SDHCI_F_SDH30 is not set
# CONFIG_MMC_WBSD is not set
CONFIG_MMC_TIFM_SD=m
# CONFIG_MMC_SPI is not set
CONFIG_MMC_CB710=m
CONFIG_MMC_VIA_SDMMC=m
CONFIG_MMC_VUB300=m
CONFIG_MMC_USHC=m
# CONFIG_MMC_USDHI6ROL0 is not set
CONFIG_MMC_CQHCI=m
# CONFIG_MMC_HSQ is not set
# CONFIG_MMC_TOSHIBA_PCI is not set
# CONFIG_MMC_MTK is not set
# CONFIG_MMC_SDHCI_XENON is not set
CONFIG_MEMSTICK=m
# CONFIG_MEMSTICK_DEBUG is not set

#
# MemoryStick drivers
#
# CONFIG_MEMSTICK_UNSAFE_RESUME is not set
CONFIG_MSPRO_BLOCK=m
# CONFIG_MS_BLOCK is not set

#
# MemoryStick Host Controller Drivers
#
CONFIG_MEMSTICK_TIFM_MS=m
CONFIG_MEMSTICK_JMICRON_38X=m
CONFIG_MEMSTICK_R592=m
CONFIG_NEW_LEDS=y
CONFIG_LEDS_CLASS=y
# CONFIG_LEDS_CLASS_FLASH is not set
# CONFIG_LEDS_BRIGHTNESS_HW_CHANGED is not set

#
# LED drivers
#
# CONFIG_LEDS_APU is not set
CONFIG_LEDS_LM3530=m
# CONFIG_LEDS_LM3532 is not set
# CONFIG_LEDS_LM3642 is not set
# CONFIG_LEDS_PCA9532 is not set
# CONFIG_LEDS_GPIO is not set
CONFIG_LEDS_LP3944=m
# CONFIG_LEDS_LP3952 is not set
CONFIG_LEDS_LP55XX_COMMON=m
CONFIG_LEDS_LP5521=m
CONFIG_LEDS_LP5523=m
CONFIG_LEDS_LP5562=m
# CONFIG_LEDS_LP8501 is not set
CONFIG_LEDS_CLEVO_MAIL=m
# CONFIG_LEDS_PCA955X is not set
# CONFIG_LEDS_PCA963X is not set
# CONFIG_LEDS_DAC124S085 is not set
# CONFIG_LEDS_PWM is not set
# CONFIG_LEDS_BD2802 is not set
CONFIG_LEDS_INTEL_SS4200=m
# CONFIG_LEDS_TCA6507 is not set
# CONFIG_LEDS_TLC591XX is not set
# CONFIG_LEDS_LM355x is not set

#
# LED driver for blink(1) USB RGB LED is under Special HID drivers (HID_THINGM)
#
CONFIG_LEDS_BLINKM=m
# CONFIG_LEDS_MLXCPLD is not set
# CONFIG_LEDS_MLXREG is not set
# CONFIG_LEDS_USER is not set
# CONFIG_LEDS_NIC78BX is not set
# CONFIG_LEDS_TI_LMU_COMMON is not set

#
# LED Triggers
#
CONFIG_LEDS_TRIGGERS=y
CONFIG_LEDS_TRIGGER_TIMER=m
CONFIG_LEDS_TRIGGER_ONESHOT=m
# CONFIG_LEDS_TRIGGER_DISK is not set
# CONFIG_LEDS_TRIGGER_MTD is not set
CONFIG_LEDS_TRIGGER_HEARTBEAT=m
CONFIG_LEDS_TRIGGER_BACKLIGHT=m
# CONFIG_LEDS_TRIGGER_CPU is not set
# CONFIG_LEDS_TRIGGER_ACTIVITY is not set
CONFIG_LEDS_TRIGGER_GPIO=m
CONFIG_LEDS_TRIGGER_DEFAULT_ON=m

#
# iptables trigger is under Netfilter config (LED target)
#
CONFIG_LEDS_TRIGGER_TRANSIENT=m
CONFIG_LEDS_TRIGGER_CAMERA=m
# CONFIG_LEDS_TRIGGER_PANIC is not set
# CONFIG_LEDS_TRIGGER_NETDEV is not set
# CONFIG_LEDS_TRIGGER_PATTERN is not set
CONFIG_LEDS_TRIGGER_AUDIO=m
# CONFIG_ACCESSIBILITY is not set
CONFIG_INFINIBAND=m
CONFIG_INFINIBAND_USER_MAD=m
CONFIG_INFINIBAND_USER_ACCESS=m
# CONFIG_INFINIBAND_EXP_LEGACY_VERBS_NEW_UAPI is not set
CONFIG_INFINIBAND_USER_MEM=y
CONFIG_INFINIBAND_ON_DEMAND_PAGING=y
CONFIG_INFINIBAND_ADDR_TRANS=y
CONFIG_INFINIBAND_ADDR_TRANS_CONFIGFS=y
# CONFIG_INFINIBAND_MTHCA is not set
# CONFIG_INFINIBAND_CXGB4 is not set
# CONFIG_INFINIBAND_EFA is not set
# CONFIG_INFINIBAND_I40IW is not set
# CONFIG_MLX4_INFINIBAND is not set
# CONFIG_INFINIBAND_OCRDMA is not set
# CONFIG_INFINIBAND_VMWARE_PVRDMA is not set
# CONFIG_INFINIBAND_USNIC is not set
# CONFIG_INFINIBAND_BNXT_RE is not set
# CONFIG_INFINIBAND_QEDR is not set
# CONFIG_INFINIBAND_RDMAVT is not set
CONFIG_RDMA_RXE=m
CONFIG_RDMA_SIW=m
CONFIG_INFINIBAND_IPOIB=m
# CONFIG_INFINIBAND_IPOIB_CM is not set
CONFIG_INFINIBAND_IPOIB_DEBUG=y
# CONFIG_INFINIBAND_IPOIB_DEBUG_DATA is not set
CONFIG_INFINIBAND_SRP=m
CONFIG_INFINIBAND_SRPT=m
# CONFIG_INFINIBAND_ISER is not set
# CONFIG_INFINIBAND_ISERT is not set
# CONFIG_INFINIBAND_OPA_VNIC is not set
CONFIG_EDAC_ATOMIC_SCRUB=y
CONFIG_EDAC_SUPPORT=y
CONFIG_EDAC=y
CONFIG_EDAC_LEGACY_SYSFS=y
# CONFIG_EDAC_DEBUG is not set
CONFIG_EDAC_DECODE_MCE=m
CONFIG_EDAC_GHES=y
CONFIG_EDAC_AMD64=m
# CONFIG_EDAC_AMD64_ERROR_INJECTION is not set
CONFIG_EDAC_E752X=m
CONFIG_EDAC_I82975X=m
CONFIG_EDAC_I3000=m
CONFIG_EDAC_I3200=m
CONFIG_EDAC_IE31200=m
CONFIG_EDAC_X38=m
CONFIG_EDAC_I5400=m
CONFIG_EDAC_I7CORE=m
CONFIG_EDAC_I5000=m
CONFIG_EDAC_I5100=m
CONFIG_EDAC_I7300=m
CONFIG_EDAC_SBRIDGE=m
CONFIG_EDAC_SKX=m
# CONFIG_EDAC_I10NM is not set
CONFIG_EDAC_PND2=m
CONFIG_RTC_LIB=y
CONFIG_RTC_MC146818_LIB=y
CONFIG_RTC_CLASS=y
CONFIG_RTC_HCTOSYS=y
CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
# CONFIG_RTC_SYSTOHC is not set
# CONFIG_RTC_DEBUG is not set
CONFIG_RTC_NVMEM=y

#
# RTC interfaces
#
CONFIG_RTC_INTF_SYSFS=y
CONFIG_RTC_INTF_PROC=y
CONFIG_RTC_INTF_DEV=y
# CONFIG_RTC_INTF_DEV_UIE_EMUL is not set
# CONFIG_RTC_DRV_TEST is not set

#
# I2C RTC drivers
#
# CONFIG_RTC_DRV_ABB5ZES3 is not set
# CONFIG_RTC_DRV_ABEOZ9 is not set
# CONFIG_RTC_DRV_ABX80X is not set
CONFIG_RTC_DRV_DS1307=m
# CONFIG_RTC_DRV_DS1307_CENTURY is not set
CONFIG_RTC_DRV_DS1374=m
# CONFIG_RTC_DRV_DS1374_WDT is not set
CONFIG_RTC_DRV_DS1672=m
CONFIG_RTC_DRV_MAX6900=m
CONFIG_RTC_DRV_RS5C372=m
CONFIG_RTC_DRV_ISL1208=m
CONFIG_RTC_DRV_ISL12022=m
CONFIG_RTC_DRV_X1205=m
CONFIG_RTC_DRV_PCF8523=m
# CONFIG_RTC_DRV_PCF85063 is not set
# CONFIG_RTC_DRV_PCF85363 is not set
CONFIG_RTC_DRV_PCF8563=m
CONFIG_RTC_DRV_PCF8583=m
CONFIG_RTC_DRV_M41T80=m
CONFIG_RTC_DRV_M41T80_WDT=y
CONFIG_RTC_DRV_BQ32K=m
# CONFIG_RTC_DRV_S35390A is not set
CONFIG_RTC_DRV_FM3130=m
# CONFIG_RTC_DRV_RX8010 is not set
CONFIG_RTC_DRV_RX8581=m
CONFIG_RTC_DRV_RX8025=m
CONFIG_RTC_DRV_EM3027=m
# CONFIG_RTC_DRV_RV3028 is not set
# CONFIG_RTC_DRV_RV8803 is not set
# CONFIG_RTC_DRV_SD3078 is not set

#
# SPI RTC drivers
#
# CONFIG_RTC_DRV_M41T93 is not set
# CONFIG_RTC_DRV_M41T94 is not set
# CONFIG_RTC_DRV_DS1302 is not set
# CONFIG_RTC_DRV_DS1305 is not set
# CONFIG_RTC_DRV_DS1343 is not set
# CONFIG_RTC_DRV_DS1347 is not set
# CONFIG_RTC_DRV_DS1390 is not set
# CONFIG_RTC_DRV_MAX6916 is not set
# CONFIG_RTC_DRV_R9701 is not set
CONFIG_RTC_DRV_RX4581=m
# CONFIG_RTC_DRV_RX6110 is not set
# CONFIG_RTC_DRV_RS5C348 is not set
# CONFIG_RTC_DRV_MAX6902 is not set
# CONFIG_RTC_DRV_PCF2123 is not set
# CONFIG_RTC_DRV_MCP795 is not set
CONFIG_RTC_I2C_AND_SPI=y

#
# SPI and I2C RTC drivers
#
CONFIG_RTC_DRV_DS3232=m
CONFIG_RTC_DRV_DS3232_HWMON=y
# CONFIG_RTC_DRV_PCF2127 is not set
CONFIG_RTC_DRV_RV3029C2=m
CONFIG_RTC_DRV_RV3029_HWMON=y

#
# Platform RTC drivers
#
CONFIG_RTC_DRV_CMOS=y
CONFIG_RTC_DRV_DS1286=m
CONFIG_RTC_DRV_DS1511=m
CONFIG_RTC_DRV_DS1553=m
# CONFIG_RTC_DRV_DS1685_FAMILY is not set
CONFIG_RTC_DRV_DS1742=m
CONFIG_RTC_DRV_DS2404=m
CONFIG_RTC_DRV_STK17TA8=m
# CONFIG_RTC_DRV_M48T86 is not set
CONFIG_RTC_DRV_M48T35=m
CONFIG_RTC_DRV_M48T59=m
CONFIG_RTC_DRV_MSM6242=m
CONFIG_RTC_DRV_BQ4802=m
CONFIG_RTC_DRV_RP5C01=m
CONFIG_RTC_DRV_V3020=m

#
# on-CPU RTC drivers
#
# CONFIG_RTC_DRV_FTRTC010 is not set

#
# HID Sensor RTC drivers
#
# CONFIG_RTC_DRV_HID_SENSOR_TIME is not set
CONFIG_DMADEVICES=y
# CONFIG_DMADEVICES_DEBUG is not set

#
# DMA Devices
#
CONFIG_DMA_ENGINE=y
CONFIG_DMA_VIRTUAL_CHANNELS=y
CONFIG_DMA_ACPI=y
# CONFIG_ALTERA_MSGDMA is not set
# CONFIG_INTEL_IDMA64 is not set
# CONFIG_INTEL_IDXD is not set
CONFIG_INTEL_IOATDMA=m
# CONFIG_PLX_DMA is not set
# CONFIG_QCOM_HIDMA_MGMT is not set
# CONFIG_QCOM_HIDMA is not set
CONFIG_DW_DMAC_CORE=y
CONFIG_DW_DMAC=m
CONFIG_DW_DMAC_PCI=y
# CONFIG_DW_EDMA is not set
# CONFIG_DW_EDMA_PCIE is not set
CONFIG_HSU_DMA=y
# CONFIG_SF_PDMA is not set

#
# DMA Clients
#
CONFIG_ASYNC_TX_DMA=y
# CONFIG_DMATEST is not set
CONFIG_DMA_ENGINE_RAID=y

#
# DMABUF options
#
CONFIG_SYNC_FILE=y
# CONFIG_SW_SYNC is not set
# CONFIG_UDMABUF is not set
# CONFIG_DMABUF_MOVE_NOTIFY is not set
# CONFIG_DMABUF_SELFTESTS is not set
# CONFIG_DMABUF_HEAPS is not set
# end of DMABUF options

CONFIG_DCA=m
CONFIG_AUXDISPLAY=y
# CONFIG_HD44780 is not set
CONFIG_KS0108=m
CONFIG_KS0108_PORT=0x378
CONFIG_KS0108_DELAY=2
CONFIG_CFAG12864B=m
CONFIG_CFAG12864B_RATE=20
# CONFIG_IMG_ASCII_LCD is not set
# CONFIG_PARPORT_PANEL is not set
# CONFIG_CHARLCD_BL_OFF is not set
# CONFIG_CHARLCD_BL_ON is not set
CONFIG_CHARLCD_BL_FLASH=y
# CONFIG_PANEL is not set
CONFIG_UIO=m
CONFIG_UIO_CIF=m
CONFIG_UIO_PDRV_GENIRQ=m
# CONFIG_UIO_DMEM_GENIRQ is not set
CONFIG_UIO_AEC=m
CONFIG_UIO_SERCOS3=m
CONFIG_UIO_PCI_GENERIC=m
# CONFIG_UIO_NETX is not set
# CONFIG_UIO_PRUSS is not set
# CONFIG_UIO_MF624 is not set
CONFIG_UIO_HV_GENERIC=m
CONFIG_VFIO_IOMMU_TYPE1=m
CONFIG_VFIO_VIRQFD=m
CONFIG_VFIO=m
CONFIG_VFIO_NOIOMMU=y
CONFIG_VFIO_PCI=m
# CONFIG_VFIO_PCI_VGA is not set
CONFIG_VFIO_PCI_MMAP=y
CONFIG_VFIO_PCI_INTX=y
# CONFIG_VFIO_PCI_IGD is not set
CONFIG_VFIO_MDEV=m
CONFIG_VFIO_MDEV_DEVICE=m
CONFIG_IRQ_BYPASS_MANAGER=m
# CONFIG_VIRT_DRIVERS is not set
CONFIG_VIRTIO=y
CONFIG_VIRTIO_MENU=y
CONFIG_VIRTIO_PCI=y
CONFIG_VIRTIO_PCI_LEGACY=y
# CONFIG_VIRTIO_PMEM is not set
CONFIG_VIRTIO_BALLOON=y
CONFIG_VIRTIO_INPUT=m
# CONFIG_VIRTIO_MMIO is not set
# CONFIG_VDPA is not set
CONFIG_VHOST_IOTLB=m
CONFIG_VHOST_DPN=y
CONFIG_VHOST=m
CONFIG_VHOST_MENU=y
CONFIG_VHOST_NET=m
# CONFIG_VHOST_SCSI is not set
CONFIG_VHOST_VSOCK=m
# CONFIG_VHOST_CROSS_ENDIAN_LEGACY is not set

#
# Microsoft Hyper-V guest support
#
CONFIG_HYPERV=m
CONFIG_HYPERV_TIMER=y
CONFIG_HYPERV_UTILS=m
CONFIG_HYPERV_BALLOON=m
# end of Microsoft Hyper-V guest support

#
# Xen driver support
#
CONFIG_XEN_BALLOON=y
# CONFIG_XEN_BALLOON_MEMORY_HOTPLUG is not set
CONFIG_XEN_SCRUB_PAGES_DEFAULT=y
CONFIG_XEN_DEV_EVTCHN=m
# CONFIG_XEN_BACKEND is not set
CONFIG_XENFS=m
CONFIG_XEN_COMPAT_XENFS=y
CONFIG_XEN_SYS_HYPERVISOR=y
CONFIG_XEN_XENBUS_FRONTEND=y
# CONFIG_XEN_GNTDEV is not set
# CONFIG_XEN_GRANT_DEV_ALLOC is not set
# CONFIG_XEN_GRANT_DMA_ALLOC is not set
CONFIG_SWIOTLB_XEN=y
# CONFIG_XEN_PVCALLS_FRONTEND is not set
CONFIG_XEN_PRIVCMD=m
CONFIG_XEN_HAVE_PVMMU=y
CONFIG_XEN_EFI=y
CONFIG_XEN_AUTO_XLATE=y
CONFIG_XEN_ACPI=y
CONFIG_XEN_HAVE_VPMU=y
# end of Xen driver support

# CONFIG_GREYBUS is not set
CONFIG_STAGING=y
# CONFIG_PRISM2_USB is not set
# CONFIG_COMEDI is not set
# CONFIG_RTL8192U is not set
CONFIG_RTLLIB=m
CONFIG_RTLLIB_CRYPTO_CCMP=m
CONFIG_RTLLIB_CRYPTO_TKIP=m
CONFIG_RTLLIB_CRYPTO_WEP=m
CONFIG_RTL8192E=m
# CONFIG_RTL8723BS is not set
CONFIG_R8712U=m
# CONFIG_R8188EU is not set
# CONFIG_RTS5208 is not set
# CONFIG_VT6655 is not set
# CONFIG_VT6656 is not set

#
# IIO staging drivers
#

#
# Accelerometers
#
# CONFIG_ADIS16203 is not set
# CONFIG_ADIS16240 is not set
# end of Accelerometers

#
# Analog to digital converters
#
# CONFIG_AD7816 is not set
# CONFIG_AD7280 is not set
# end of Analog to digital converters

#
# Analog digital bi-direction converters
#
# CONFIG_ADT7316 is not set
# end of Analog digital bi-direction converters

#
# Capacitance to digital converters
#
# CONFIG_AD7150 is not set
# CONFIG_AD7746 is not set
# end of Capacitance to digital converters

#
# Direct Digital Synthesis
#
# CONFIG_AD9832 is not set
# CONFIG_AD9834 is not set
# end of Direct Digital Synthesis

#
# Network Analyzer, Impedance Converters
#
# CONFIG_AD5933 is not set
# end of Network Analyzer, Impedance Converters

#
# Active energy metering IC
#
# CONFIG_ADE7854 is not set
# end of Active energy metering IC

#
# Resolver to digital converters
#
# CONFIG_AD2S1210 is not set
# end of Resolver to digital converters
# end of IIO staging drivers

# CONFIG_FB_SM750 is not set

#
# Speakup console speech
#
# CONFIG_SPEAKUP is not set
# end of Speakup console speech

# CONFIG_STAGING_MEDIA is not set

#
# Android
#
# end of Android

# CONFIG_LTE_GDM724X is not set
CONFIG_FIREWIRE_SERIAL=m
CONFIG_FWTTY_MAX_TOTAL_PORTS=64
CONFIG_FWTTY_MAX_CARD_PORTS=32
# CONFIG_GS_FPGABOOT is not set
# CONFIG_UNISYSSPAR is not set
# CONFIG_FB_TFT is not set
# CONFIG_WILC1000_SDIO is not set
# CONFIG_WILC1000_SPI is not set
# CONFIG_KS7010 is not set
# CONFIG_PI433 is not set

#
# Gasket devices
#
# CONFIG_STAGING_GASKET_FRAMEWORK is not set
# end of Gasket devices

# CONFIG_FIELDBUS_DEV is not set
# CONFIG_KPC2000 is not set
CONFIG_QLGE=m
# CONFIG_WFX is not set
CONFIG_X86_PLATFORM_DEVICES=y
CONFIG_ACPI_WMI=m
CONFIG_WMI_BMOF=m
# CONFIG_ALIENWARE_WMI is not set
# CONFIG_HUAWEI_WMI is not set
# CONFIG_INTEL_WMI_SBL_FW_UPDATE is not set
CONFIG_INTEL_WMI_THUNDERBOLT=m
CONFIG_MXM_WMI=m
# CONFIG_PEAQ_WMI is not set
# CONFIG_XIAOMI_WMI is not set
CONFIG_ACERHDF=m
# CONFIG_ACER_WIRELESS is not set
CONFIG_ACER_WMI=m
CONFIG_APPLE_GMUX=m
CONFIG_ASUS_LAPTOP=m
# CONFIG_ASUS_WIRELESS is not set
CONFIG_ASUS_WMI=m
CONFIG_ASUS_NB_WMI=m
CONFIG_EEEPC_LAPTOP=m
CONFIG_EEEPC_WMI=m
CONFIG_DCDBAS=m
CONFIG_DELL_SMBIOS=m
CONFIG_DELL_SMBIOS_WMI=y
CONFIG_DELL_SMBIOS_SMM=y
CONFIG_DELL_LAPTOP=m
CONFIG_DELL_RBTN=m
CONFIG_DELL_RBU=m
CONFIG_DELL_SMO8800=m
CONFIG_DELL_WMI=m
CONFIG_DELL_WMI_DESCRIPTOR=m
CONFIG_DELL_WMI_AIO=m
# CONFIG_DELL_WMI_LED is not set
CONFIG_AMILO_RFKILL=m
CONFIG_FUJITSU_LAPTOP=m
CONFIG_FUJITSU_TABLET=m
# CONFIG_GPD_POCKET_FAN is not set
CONFIG_HP_ACCEL=m
CONFIG_HP_WIRELESS=m
CONFIG_HP_WMI=m
# CONFIG_IBM_RTL is not set
CONFIG_IDEAPAD_LAPTOP=m
CONFIG_SENSORS_HDAPS=m
CONFIG_THINKPAD_ACPI=m
CONFIG_THINKPAD_ACPI_ALSA_SUPPORT=y
# CONFIG_THINKPAD_ACPI_DEBUGFACILITIES is not set
# CONFIG_THINKPAD_ACPI_DEBUG is not set
# CONFIG_THINKPAD_ACPI_UNSAFE_LEDS is not set
CONFIG_THINKPAD_ACPI_VIDEO=y
CONFIG_THINKPAD_ACPI_HOTKEY_POLL=y
# CONFIG_INTEL_ATOMISP2_PM is not set
CONFIG_INTEL_HID_EVENT=m
# CONFIG_INTEL_INT0002_VGPIO is not set
# CONFIG_INTEL_MENLOW is not set
CONFIG_INTEL_OAKTRAIL=m
CONFIG_INTEL_VBTN=m
# CONFIG_SURFACE3_WMI is not set
# CONFIG_SURFACE_3_POWER_OPREGION is not set
# CONFIG_SURFACE_PRO3_BUTTON is not set
CONFIG_MSI_LAPTOP=m
CONFIG_MSI_WMI=m
# CONFIG_PCENGINES_APU2 is not set
CONFIG_SAMSUNG_LAPTOP=m
CONFIG_SAMSUNG_Q10=m
CONFIG_ACPI_TOSHIBA=m
CONFIG_TOSHIBA_BT_RFKILL=m
# CONFIG_TOSHIBA_HAPS is not set
# CONFIG_TOSHIBA_WMI is not set
CONFIG_ACPI_CMPC=m
CONFIG_COMPAL_LAPTOP=m
# CONFIG_LG_LAPTOP is not set
CONFIG_PANASONIC_LAPTOP=m
CONFIG_SONY_LAPTOP=m
CONFIG_SONYPI_COMPAT=y
# CONFIG_SYSTEM76_ACPI is not set
CONFIG_TOPSTAR_LAPTOP=m
# CONFIG_I2C_MULTI_INSTANTIATE is not set
# CONFIG_MLX_PLATFORM is not set
CONFIG_INTEL_IPS=m
# CONFIG_INTEL_RST is not set
# CONFIG_INTEL_SMARTCONNECT is not set

#
# Intel Speed Select Technology interface support
#
# CONFIG_INTEL_SPEED_SELECT_INTERFACE is not set
# end of Intel Speed Select Technology interface support

# CONFIG_INTEL_TURBO_MAX_3 is not set
# CONFIG_INTEL_UNCORE_FREQ_CONTROL is not set
CONFIG_INTEL_PMC_CORE=m
# CONFIG_INTEL_PUNIT_IPC is not set
# CONFIG_INTEL_SCU_PCI is not set
# CONFIG_INTEL_SCU_PLATFORM is not set
CONFIG_PMC_ATOM=y
# CONFIG_MFD_CROS_EC is not set
# CONFIG_CHROME_PLATFORMS is not set
# CONFIG_MELLANOX_PLATFORM is not set
CONFIG_CLKDEV_LOOKUP=y
CONFIG_HAVE_CLK_PREPARE=y
CONFIG_COMMON_CLK=y

#
# Common Clock Framework
#
# CONFIG_COMMON_CLK_MAX9485 is not set
# CONFIG_COMMON_CLK_SI5341 is not set
# CONFIG_COMMON_CLK_SI5351 is not set
# CONFIG_COMMON_CLK_SI544 is not set
# CONFIG_COMMON_CLK_CDCE706 is not set
# CONFIG_COMMON_CLK_CS2000_CP is not set
# CONFIG_COMMON_CLK_PWM is not set
# end of Common Clock Framework

# CONFIG_HWSPINLOCK is not set

#
# Clock Source drivers
#
CONFIG_CLKEVT_I8253=y
CONFIG_I8253_LOCK=y
CONFIG_CLKBLD_I8253=y
# end of Clock Source drivers

CONFIG_MAILBOX=y
CONFIG_PCC=y
# CONFIG_ALTERA_MBOX is not set
CONFIG_IOMMU_IOVA=y
CONFIG_IOASID=y
CONFIG_IOMMU_API=y
CONFIG_IOMMU_SUPPORT=y

#
# Generic IOMMU Pagetable Support
#
# end of Generic IOMMU Pagetable Support

# CONFIG_IOMMU_DEBUGFS is not set
# CONFIG_IOMMU_DEFAULT_PASSTHROUGH is not set
CONFIG_IOMMU_DMA=y
CONFIG_AMD_IOMMU=y
CONFIG_AMD_IOMMU_V2=m
CONFIG_DMAR_TABLE=y
CONFIG_INTEL_IOMMU=y
# CONFIG_INTEL_IOMMU_SVM is not set
# CONFIG_INTEL_IOMMU_DEFAULT_ON is not set
CONFIG_INTEL_IOMMU_FLOPPY_WA=y
# CONFIG_INTEL_IOMMU_SCALABLE_MODE_DEFAULT_ON is not set
CONFIG_IRQ_REMAP=y
CONFIG_HYPERV_IOMMU=y

#
# Remoteproc drivers
#
# CONFIG_REMOTEPROC is not set
# end of Remoteproc drivers

#
# Rpmsg drivers
#
# CONFIG_RPMSG_QCOM_GLINK_RPM is not set
# CONFIG_RPMSG_VIRTIO is not set
# end of Rpmsg drivers

# CONFIG_SOUNDWIRE is not set

#
# SOC (System On Chip) specific Drivers
#

#
# Amlogic SoC drivers
#
# end of Amlogic SoC drivers

#
# Aspeed SoC drivers
#
# end of Aspeed SoC drivers

#
# Broadcom SoC drivers
#
# end of Broadcom SoC drivers

#
# NXP/Freescale QorIQ SoC drivers
#
# end of NXP/Freescale QorIQ SoC drivers

#
# i.MX SoC drivers
#
# end of i.MX SoC drivers

#
# Qualcomm SoC drivers
#
# end of Qualcomm SoC drivers

# CONFIG_SOC_TI is not set

#
# Xilinx SoC drivers
#
# CONFIG_XILINX_VCU is not set
# end of Xilinx SoC drivers
# end of SOC (System On Chip) specific Drivers

CONFIG_PM_DEVFREQ=y

#
# DEVFREQ Governors
#
CONFIG_DEVFREQ_GOV_SIMPLE_ONDEMAND=m
# CONFIG_DEVFREQ_GOV_PERFORMANCE is not set
# CONFIG_DEVFREQ_GOV_POWERSAVE is not set
# CONFIG_DEVFREQ_GOV_USERSPACE is not set
# CONFIG_DEVFREQ_GOV_PASSIVE is not set

#
# DEVFREQ Drivers
#
# CONFIG_PM_DEVFREQ_EVENT is not set
# CONFIG_EXTCON is not set
# CONFIG_MEMORY is not set
CONFIG_IIO=y
CONFIG_IIO_BUFFER=y
CONFIG_IIO_BUFFER_CB=y
# CONFIG_IIO_BUFFER_HW_CONSUMER is not set
CONFIG_IIO_KFIFO_BUF=y
CONFIG_IIO_TRIGGERED_BUFFER=m
# CONFIG_IIO_CONFIGFS is not set
CONFIG_IIO_TRIGGER=y
CONFIG_IIO_CONSUMERS_PER_TRIGGER=2
# CONFIG_IIO_SW_DEVICE is not set
# CONFIG_IIO_SW_TRIGGER is not set

#
# Accelerometers
#
# CONFIG_ADIS16201 is not set
# CONFIG_ADIS16209 is not set
# CONFIG_ADXL345_I2C is not set
# CONFIG_ADXL345_SPI is not set
# CONFIG_ADXL372_SPI is not set
# CONFIG_ADXL372_I2C is not set
# CONFIG_BMA180 is not set
# CONFIG_BMA220 is not set
# CONFIG_BMA400 is not set
# CONFIG_BMC150_ACCEL is not set
# CONFIG_DA280 is not set
# CONFIG_DA311 is not set
# CONFIG_DMARD09 is not set
# CONFIG_DMARD10 is not set
CONFIG_HID_SENSOR_ACCEL_3D=m
# CONFIG_IIO_ST_ACCEL_3AXIS is not set
# CONFIG_KXSD9 is not set
# CONFIG_KXCJK1013 is not set
# CONFIG_MC3230 is not set
# CONFIG_MMA7455_I2C is not set
# CONFIG_MMA7455_SPI is not set
# CONFIG_MMA7660 is not set
# CONFIG_MMA8452 is not set
# CONFIG_MMA9551 is not set
# CONFIG_MMA9553 is not set
# CONFIG_MXC4005 is not set
# CONFIG_MXC6255 is not set
# CONFIG_SCA3000 is not set
# CONFIG_STK8312 is not set
# CONFIG_STK8BA50 is not set
# end of Accelerometers

#
# Analog to digital converters
#
# CONFIG_AD7091R5 is not set
# CONFIG_AD7124 is not set
# CONFIG_AD7192 is not set
# CONFIG_AD7266 is not set
# CONFIG_AD7291 is not set
# CONFIG_AD7292 is not set
# CONFIG_AD7298 is not set
# CONFIG_AD7476 is not set
# CONFIG_AD7606_IFACE_PARALLEL is not set
# CONFIG_AD7606_IFACE_SPI is not set
# CONFIG_AD7766 is not set
# CONFIG_AD7768_1 is not set
# CONFIG_AD7780 is not set
# CONFIG_AD7791 is not set
# CONFIG_AD7793 is not set
# CONFIG_AD7887 is not set
# CONFIG_AD7923 is not set
# CONFIG_AD7949 is not set
# CONFIG_AD799X is not set
# CONFIG_HI8435 is not set
# CONFIG_HX711 is not set
# CONFIG_INA2XX_ADC is not set
# CONFIG_LTC2471 is not set
# CONFIG_LTC2485 is not set
# CONFIG_LTC2496 is not set
# CONFIG_LTC2497 is not set
# CONFIG_MAX1027 is not set
# CONFIG_MAX11100 is not set
# CONFIG_MAX1118 is not set
# CONFIG_MAX1363 is not set
# CONFIG_MAX9611 is not set
# CONFIG_MCP320X is not set
# CONFIG_MCP3422 is not set
# CONFIG_MCP3911 is not set
# CONFIG_NAU7802 is not set
# CONFIG_TI_ADC081C is not set
# CONFIG_TI_ADC0832 is not set
# CONFIG_TI_ADC084S021 is not set
# CONFIG_TI_ADC12138 is not set
# CONFIG_TI_ADC108S102 is not set
# CONFIG_TI_ADC128S052 is not set
# CONFIG_TI_ADC161S626 is not set
# CONFIG_TI_ADS1015 is not set
# CONFIG_TI_ADS7950 is not set
# CONFIG_TI_TLC4541 is not set
# CONFIG_VIPERBOARD_ADC is not set
# CONFIG_XILINX_XADC is not set
# end of Analog to digital converters

#
# Analog Front Ends
#
# end of Analog Front Ends

#
# Amplifiers
#
# CONFIG_AD8366 is not set
# CONFIG_HMC425 is not set
# end of Amplifiers

#
# Chemical Sensors
#
# CONFIG_ATLAS_PH_SENSOR is not set
# CONFIG_BME680 is not set
# CONFIG_CCS811 is not set
# CONFIG_IAQCORE is not set
# CONFIG_SENSIRION_SGP30 is not set
# CONFIG_SPS30 is not set
# CONFIG_VZ89X is not set
# end of Chemical Sensors

#
# Hid Sensor IIO Common
#
CONFIG_HID_SENSOR_IIO_COMMON=m
CONFIG_HID_SENSOR_IIO_TRIGGER=m
# end of Hid Sensor IIO Common

#
# SSP Sensor Common
#
# CONFIG_IIO_SSP_SENSORHUB is not set
# end of SSP Sensor Common

#
# Digital to analog converters
#
# CONFIG_AD5064 is not set
# CONFIG_AD5360 is not set
# CONFIG_AD5380 is not set
# CONFIG_AD5421 is not set
# CONFIG_AD5446 is not set
# CONFIG_AD5449 is not set
# CONFIG_AD5592R is not set
# CONFIG_AD5593R is not set
# CONFIG_AD5504 is not set
# CONFIG_AD5624R_SPI is not set
# CONFIG_AD5686_SPI is not set
# CONFIG_AD5696_I2C is not set
# CONFIG_AD5755 is not set
# CONFIG_AD5758 is not set
# CONFIG_AD5761 is not set
# CONFIG_AD5764 is not set
# CONFIG_AD5770R is not set
# CONFIG_AD5791 is not set
# CONFIG_AD7303 is not set
# CONFIG_AD8801 is not set
# CONFIG_DS4424 is not set
# CONFIG_LTC1660 is not set
# CONFIG_LTC2632 is not set
# CONFIG_M62332 is not set
# CONFIG_MAX517 is not set
# CONFIG_MCP4725 is not set
# CONFIG_MCP4922 is not set
# CONFIG_TI_DAC082S085 is not set
# CONFIG_TI_DAC5571 is not set
# CONFIG_TI_DAC7311 is not set
# CONFIG_TI_DAC7612 is not set
# end of Digital to analog converters

#
# IIO dummy driver
#
# end of IIO dummy driver

#
# Frequency Synthesizers DDS/PLL
#

#
# Clock Generator/Distribution
#
# CONFIG_AD9523 is not set
# end of Clock Generator/Distribution

#
# Phase-Locked Loop (PLL) frequency synthesizers
#
# CONFIG_ADF4350 is not set
# CONFIG_ADF4371 is not set
# end of Phase-Locked Loop (PLL) frequency synthesizers
# end of Frequency Synthesizers DDS/PLL

#
# Digital gyroscope sensors
#
# CONFIG_ADIS16080 is not set
# CONFIG_ADIS16130 is not set
# CONFIG_ADIS16136 is not set
# CONFIG_ADIS16260 is not set
# CONFIG_ADXRS450 is not set
# CONFIG_BMG160 is not set
# CONFIG_FXAS21002C is not set
CONFIG_HID_SENSOR_GYRO_3D=m
# CONFIG_MPU3050_I2C is not set
# CONFIG_IIO_ST_GYRO_3AXIS is not set
# CONFIG_ITG3200 is not set
# end of Digital gyroscope sensors

#
# Health Sensors
#

#
# Heart Rate Monitors
#
# CONFIG_AFE4403 is not set
# CONFIG_AFE4404 is not set
# CONFIG_MAX30100 is not set
# CONFIG_MAX30102 is not set
# end of Heart Rate Monitors
# end of Health Sensors

#
# Humidity sensors
#
# CONFIG_AM2315 is not set
# CONFIG_DHT11 is not set
# CONFIG_HDC100X is not set
# CONFIG_HID_SENSOR_HUMIDITY is not set
# CONFIG_HTS221 is not set
# CONFIG_HTU21 is not set
# CONFIG_SI7005 is not set
# CONFIG_SI7020 is not set
# end of Humidity sensors

#
# Inertial measurement units
#
# CONFIG_ADIS16400 is not set
# CONFIG_ADIS16460 is not set
# CONFIG_ADIS16480 is not set
# CONFIG_BMI160_I2C is not set
# CONFIG_BMI160_SPI is not set
# CONFIG_FXOS8700_I2C is not set
# CONFIG_FXOS8700_SPI is not set
# CONFIG_KMX61 is not set
# CONFIG_INV_MPU6050_I2C is not set
# CONFIG_INV_MPU6050_SPI is not set
# CONFIG_IIO_ST_LSM6DSX is not set
# end of Inertial measurement units

#
# Light sensors
#
# CONFIG_ACPI_ALS is not set
# CONFIG_ADJD_S311 is not set
# CONFIG_ADUX1020 is not set
# CONFIG_AL3010 is not set
# CONFIG_AL3320A is not set
# CONFIG_APDS9300 is not set
# CONFIG_APDS9960 is not set
# CONFIG_BH1750 is not set
# CONFIG_BH1780 is not set
# CONFIG_CM32181 is not set
# CONFIG_CM3232 is not set
# CONFIG_CM3323 is not set
# CONFIG_CM36651 is not set
# CONFIG_GP2AP002 is not set
# CONFIG_GP2AP020A00F is not set
# CONFIG_SENSORS_ISL29018 is not set
# CONFIG_SENSORS_ISL29028 is not set
# CONFIG_ISL29125 is not set
CONFIG_HID_SENSOR_ALS=m
CONFIG_HID_SENSOR_PROX=m
# CONFIG_JSA1212 is not set
# CONFIG_RPR0521 is not set
# CONFIG_LTR501 is not set
# CONFIG_LV0104CS is not set
# CONFIG_MAX44000 is not set
# CONFIG_MAX44009 is not set
# CONFIG_NOA1305 is not set
# CONFIG_OPT3001 is not set
# CONFIG_PA12203001 is not set
# CONFIG_SI1133 is not set
# CONFIG_SI1145 is not set
# CONFIG_STK3310 is not set
# CONFIG_ST_UVIS25 is not set
# CONFIG_TCS3414 is not set
# CONFIG_TCS3472 is not set
# CONFIG_SENSORS_TSL2563 is not set
# CONFIG_TSL2583 is not set
# CONFIG_TSL2772 is not set
# CONFIG_TSL4531 is not set
# CONFIG_US5182D is not set
# CONFIG_VCNL4000 is not set
# CONFIG_VCNL4035 is not set
# CONFIG_VEML6030 is not set
# CONFIG_VEML6070 is not set
# CONFIG_VL6180 is not set
# CONFIG_ZOPT2201 is not set
# end of Light sensors

#
# Magnetometer sensors
#
# CONFIG_AK8975 is not set
# CONFIG_AK09911 is not set
# CONFIG_BMC150_MAGN_I2C is not set
# CONFIG_BMC150_MAGN_SPI is not set
# CONFIG_MAG3110 is not set
CONFIG_HID_SENSOR_MAGNETOMETER_3D=m
# CONFIG_MMC35240 is not set
# CONFIG_IIO_ST_MAGN_3AXIS is not set
# CONFIG_SENSORS_HMC5843_I2C is not set
# CONFIG_SENSORS_HMC5843_SPI is not set
# CONFIG_SENSORS_RM3100_I2C is not set
# CONFIG_SENSORS_RM3100_SPI is not set
# end of Magnetometer sensors

#
# Multiplexers
#
# end of Multiplexers

#
# Inclinometer sensors
#
CONFIG_HID_SENSOR_INCLINOMETER_3D=m
CONFIG_HID_SENSOR_DEVICE_ROTATION=m
# end of Inclinometer sensors

#
# Triggers - standalone
#
# CONFIG_IIO_INTERRUPT_TRIGGER is not set
# CONFIG_IIO_SYSFS_TRIGGER is not set
# end of Triggers - standalone

#
# Linear and angular position sensors
#
# end of Linear and angular position sensors

#
# Digital potentiometers
#
# CONFIG_AD5272 is not set
# CONFIG_DS1803 is not set
# CONFIG_MAX5432 is not set
# CONFIG_MAX5481 is not set
# CONFIG_MAX5487 is not set
# CONFIG_MCP4018 is not set
# CONFIG_MCP4131 is not set
# CONFIG_MCP4531 is not set
# CONFIG_MCP41010 is not set
# CONFIG_TPL0102 is not set
# end of Digital potentiometers

#
# Digital potentiostats
#
# CONFIG_LMP91000 is not set
# end of Digital potentiostats

#
# Pressure sensors
#
# CONFIG_ABP060MG is not set
# CONFIG_BMP280 is not set
# CONFIG_DLHL60D is not set
# CONFIG_DPS310 is not set
CONFIG_HID_SENSOR_PRESS=m
# CONFIG_HP03 is not set
# CONFIG_ICP10100 is not set
# CONFIG_MPL115_I2C is not set
# CONFIG_MPL115_SPI is not set
# CONFIG_MPL3115 is not set
# CONFIG_MS5611 is not set
# CONFIG_MS5637 is not set
# CONFIG_IIO_ST_PRESS is not set
# CONFIG_T5403 is not set
# CONFIG_HP206C is not set
# CONFIG_ZPA2326 is not set
# end of Pressure sensors

#
# Lightning sensors
#
# CONFIG_AS3935 is not set
# end of Lightning sensors

#
# Proximity and distance sensors
#
# CONFIG_ISL29501 is not set
# CONFIG_LIDAR_LITE_V2 is not set
# CONFIG_MB1232 is not set
# CONFIG_PING is not set
# CONFIG_RFD77402 is not set
# CONFIG_SRF04 is not set
# CONFIG_SX9500 is not set
# CONFIG_SRF08 is not set
# CONFIG_VL53L0X_I2C is not set
# end of Proximity and distance sensors

#
# Resolver to digital converters
#
# CONFIG_AD2S90 is not set
# CONFIG_AD2S1200 is not set
# end of Resolver to digital converters

#
# Temperature sensors
#
# CONFIG_LTC2983 is not set
# CONFIG_MAXIM_THERMOCOUPLE is not set
# CONFIG_HID_SENSOR_TEMP is not set
# CONFIG_MLX90614 is not set
# CONFIG_MLX90632 is not set
# CONFIG_TMP006 is not set
# CONFIG_TMP007 is not set
# CONFIG_TSYS01 is not set
# CONFIG_TSYS02D is not set
# CONFIG_MAX31856 is not set
# end of Temperature sensors

CONFIG_NTB=m
# CONFIG_NTB_MSI is not set
CONFIG_NTB_AMD=m
# CONFIG_NTB_IDT is not set
# CONFIG_NTB_INTEL is not set
# CONFIG_NTB_SWITCHTEC is not set
# CONFIG_NTB_PINGPONG is not set
# CONFIG_NTB_TOOL is not set
CONFIG_NTB_PERF=m
CONFIG_NTB_TRANSPORT=m
# CONFIG_VME_BUS is not set
CONFIG_PWM=y
CONFIG_PWM_SYSFS=y
# CONFIG_PWM_DEBUG is not set
# CONFIG_PWM_LPSS_PCI is not set
# CONFIG_PWM_LPSS_PLATFORM is not set
# CONFIG_PWM_PCA9685 is not set

#
# IRQ chip support
#
# end of IRQ chip support

# CONFIG_IPACK_BUS is not set
# CONFIG_RESET_CONTROLLER is not set

#
# PHY Subsystem
#
CONFIG_GENERIC_PHY=y
# CONFIG_BCM_KONA_USB2_PHY is not set
# CONFIG_PHY_PXA_28NM_HSIC is not set
# CONFIG_PHY_PXA_28NM_USB2 is not set
# CONFIG_PHY_CPCAP_USB is not set
# CONFIG_PHY_INTEL_EMMC is not set
# end of PHY Subsystem

CONFIG_POWERCAP=y
CONFIG_INTEL_RAPL_CORE=m
CONFIG_INTEL_RAPL=m
# CONFIG_IDLE_INJECT is not set
# CONFIG_MCB is not set

#
# Performance monitor support
#
# end of Performance monitor support

CONFIG_RAS=y
# CONFIG_RAS_CEC is not set
# CONFIG_USB4 is not set

#
# Android
#
# CONFIG_ANDROID is not set
# end of Android

CONFIG_LIBNVDIMM=m
CONFIG_BLK_DEV_PMEM=m
CONFIG_ND_BLK=m
CONFIG_ND_CLAIM=y
CONFIG_ND_BTT=m
CONFIG_BTT=y
CONFIG_ND_PFN=m
CONFIG_NVDIMM_PFN=y
CONFIG_NVDIMM_DAX=y
CONFIG_NVDIMM_KEYS=y
CONFIG_DAX_DRIVER=y
CONFIG_DAX=y
CONFIG_DEV_DAX=m
CONFIG_DEV_DAX_PMEM=m
CONFIG_DEV_DAX_KMEM=m
CONFIG_DEV_DAX_PMEM_COMPAT=m
CONFIG_NVMEM=y
CONFIG_NVMEM_SYSFS=y

#
# HW tracing support
#
# CONFIG_STM is not set
# CONFIG_INTEL_TH is not set
# end of HW tracing support

# CONFIG_FPGA is not set
# CONFIG_TEE is not set
CONFIG_PM_OPP=y
# CONFIG_UNISYS_VISORBUS is not set
# CONFIG_SIOX is not set
# CONFIG_SLIMBUS is not set
# CONFIG_INTERCONNECT is not set
# CONFIG_COUNTER is not set
# CONFIG_MOST is not set
# end of Device Drivers

#
# File systems
#
CONFIG_DCACHE_WORD_ACCESS=y
# CONFIG_VALIDATE_FS_PARSER is not set
CONFIG_FS_IOMAP=y
# CONFIG_EXT2_FS is not set
# CONFIG_EXT3_FS is not set
CONFIG_EXT4_FS=m
CONFIG_EXT4_USE_FOR_EXT2=y
CONFIG_EXT4_FS_POSIX_ACL=y
CONFIG_EXT4_FS_SECURITY=y
# CONFIG_EXT4_DEBUG is not set
CONFIG_EXT4_KUNIT_TESTS=m
CONFIG_JBD2=m
# CONFIG_JBD2_DEBUG is not set
CONFIG_FS_MBCACHE=m
# CONFIG_REISERFS_FS is not set
# CONFIG_JFS_FS is not set
CONFIG_XFS_FS=m
CONFIG_XFS_QUOTA=y
CONFIG_XFS_POSIX_ACL=y
CONFIG_XFS_RT=y
CONFIG_XFS_ONLINE_SCRUB=y
CONFIG_XFS_ONLINE_REPAIR=y
CONFIG_XFS_DEBUG=y
CONFIG_XFS_ASSERT_FATAL=y
CONFIG_GFS2_FS=m
CONFIG_GFS2_FS_LOCKING_DLM=y
CONFIG_OCFS2_FS=m
CONFIG_OCFS2_FS_O2CB=m
CONFIG_OCFS2_FS_USERSPACE_CLUSTER=m
CONFIG_OCFS2_FS_STATS=y
CONFIG_OCFS2_DEBUG_MASKLOG=y
# CONFIG_OCFS2_DEBUG_FS is not set
CONFIG_BTRFS_FS=m
CONFIG_BTRFS_FS_POSIX_ACL=y
# CONFIG_BTRFS_FS_CHECK_INTEGRITY is not set
# CONFIG_BTRFS_FS_RUN_SANITY_TESTS is not set
# CONFIG_BTRFS_DEBUG is not set
# CONFIG_BTRFS_ASSERT is not set
# CONFIG_BTRFS_FS_REF_VERIFY is not set
# CONFIG_NILFS2_FS is not set
CONFIG_F2FS_FS=m
CONFIG_F2FS_STAT_FS=y
CONFIG_F2FS_FS_XATTR=y
CONFIG_F2FS_FS_POSIX_ACL=y
CONFIG_F2FS_FS_SECURITY=y
# CONFIG_F2FS_CHECK_FS is not set
# CONFIG_F2FS_IO_TRACE is not set
# CONFIG_F2FS_FAULT_INJECTION is not set
# CONFIG_F2FS_FS_COMPRESSION is not set
# CONFIG_ZONEFS_FS is not set
CONFIG_FS_DAX=y
CONFIG_FS_DAX_PMD=y
CONFIG_FS_POSIX_ACL=y
CONFIG_EXPORTFS=y
CONFIG_EXPORTFS_BLOCK_OPS=y
CONFIG_FILE_LOCKING=y
CONFIG_MANDATORY_FILE_LOCKING=y
CONFIG_FS_ENCRYPTION=y
CONFIG_FS_ENCRYPTION_ALGS=m
# CONFIG_FS_VERITY is not set
CONFIG_FSNOTIFY=y
CONFIG_DNOTIFY=y
CONFIG_INOTIFY_USER=y
CONFIG_FANOTIFY=y
CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
CONFIG_QUOTA=y
CONFIG_QUOTA_NETLINK_INTERFACE=y
CONFIG_PRINT_QUOTA_WARNING=y
# CONFIG_QUOTA_DEBUG is not set
CONFIG_QUOTA_TREE=y
# CONFIG_QFMT_V1 is not set
CONFIG_QFMT_V2=y
CONFIG_QUOTACTL=y
CONFIG_QUOTACTL_COMPAT=y
CONFIG_AUTOFS4_FS=y
CONFIG_AUTOFS_FS=y
CONFIG_FUSE_FS=m
CONFIG_CUSE=m
# CONFIG_VIRTIO_FS is not set
CONFIG_OVERLAY_FS=m
# CONFIG_OVERLAY_FS_REDIRECT_DIR is not set
# CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set
# CONFIG_OVERLAY_FS_INDEX is not set
# CONFIG_OVERLAY_FS_XINO_AUTO is not set
# CONFIG_OVERLAY_FS_METACOPY is not set

#
# Caches
#
CONFIG_FSCACHE=m
CONFIG_FSCACHE_STATS=y
# CONFIG_FSCACHE_HISTOGRAM is not set
# CONFIG_FSCACHE_DEBUG is not set
# CONFIG_FSCACHE_OBJECT_LIST is not set
CONFIG_CACHEFILES=m
# CONFIG_CACHEFILES_DEBUG is not set
# CONFIG_CACHEFILES_HISTOGRAM is not set
# end of Caches

#
# CD-ROM/DVD Filesystems
#
CONFIG_ISO9660_FS=m
CONFIG_JOLIET=y
CONFIG_ZISOFS=y
CONFIG_UDF_FS=m
# end of CD-ROM/DVD Filesystems

#
# DOS/FAT/EXFAT/NT Filesystems
#
CONFIG_FAT_FS=m
CONFIG_MSDOS_FS=m
CONFIG_VFAT_FS=m
CONFIG_FAT_DEFAULT_CODEPAGE=437
CONFIG_FAT_DEFAULT_IOCHARSET="ascii"
# CONFIG_FAT_DEFAULT_UTF8 is not set
# CONFIG_EXFAT_FS is not set
# CONFIG_NTFS_FS is not set
# end of DOS/FAT/EXFAT/NT Filesystems

#
# Pseudo filesystems
#
CONFIG_PROC_FS=y
CONFIG_PROC_KCORE=y
CONFIG_PROC_VMCORE=y
# CONFIG_PROC_VMCORE_DEVICE_DUMP is not set
CONFIG_PROC_SYSCTL=y
CONFIG_PROC_PAGE_MONITOR=y
CONFIG_PROC_CHILDREN=y
CONFIG_PROC_PID_ARCH_STATUS=y
CONFIG_PROC_CPU_RESCTRL=y
CONFIG_KERNFS=y
CONFIG_SYSFS=y
CONFIG_TMPFS=y
CONFIG_TMPFS_POSIX_ACL=y
CONFIG_TMPFS_XATTR=y
CONFIG_HUGETLBFS=y
CONFIG_HUGETLB_PAGE=y
CONFIG_MEMFD_CREATE=y
CONFIG_ARCH_HAS_GIGANTIC_PAGE=y
CONFIG_CONFIGFS_FS=y
CONFIG_EFIVAR_FS=y
# end of Pseudo filesystems

CONFIG_MISC_FILESYSTEMS=y
# CONFIG_ORANGEFS_FS is not set
# CONFIG_ADFS_FS is not set
# CONFIG_AFFS_FS is not set
# CONFIG_ECRYPT_FS is not set
# CONFIG_HFS_FS is not set
# CONFIG_HFSPLUS_FS is not set
# CONFIG_BEFS_FS is not set
# CONFIG_BFS_FS is not set
# CONFIG_EFS_FS is not set
# CONFIG_JFFS2_FS is not set
# CONFIG_UBIFS_FS is not set
CONFIG_CRAMFS=m
CONFIG_CRAMFS_BLOCKDEV=y
# CONFIG_CRAMFS_MTD is not set
CONFIG_SQUASHFS=m
CONFIG_SQUASHFS_FILE_CACHE=y
# CONFIG_SQUASHFS_FILE_DIRECT is not set
CONFIG_SQUASHFS_DECOMP_SINGLE=y
# CONFIG_SQUASHFS_DECOMP_MULTI is not set
# CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU is not set
CONFIG_SQUASHFS_XATTR=y
CONFIG_SQUASHFS_ZLIB=y
# CONFIG_SQUASHFS_LZ4 is not set
CONFIG_SQUASHFS_LZO=y
CONFIG_SQUASHFS_XZ=y
# CONFIG_SQUASHFS_ZSTD is not set
# CONFIG_SQUASHFS_4K_DEVBLK_SIZE is not set
# CONFIG_SQUASHFS_EMBEDDED is not set
CONFIG_SQUASHFS_FRAGMENT_CACHE_SIZE=3
# CONFIG_VXFS_FS is not set
CONFIG_MINIX_FS=m
# CONFIG_OMFS_FS is not set
# CONFIG_HPFS_FS is not set
# CONFIG_QNX4FS_FS is not set
# CONFIG_QNX6FS_FS is not set
# CONFIG_ROMFS_FS is not set
CONFIG_PSTORE=y
CONFIG_PSTORE_DEFLATE_COMPRESS=y
# CONFIG_PSTORE_LZO_COMPRESS is not set
# CONFIG_PSTORE_LZ4_COMPRESS is not set
# CONFIG_PSTORE_LZ4HC_COMPRESS is not set
# CONFIG_PSTORE_842_COMPRESS is not set
# CONFIG_PSTORE_ZSTD_COMPRESS is not set
CONFIG_PSTORE_COMPRESS=y
CONFIG_PSTORE_DEFLATE_COMPRESS_DEFAULT=y
CONFIG_PSTORE_COMPRESS_DEFAULT="deflate"
# CONFIG_PSTORE_CONSOLE is not set
# CONFIG_PSTORE_PMSG is not set
# CONFIG_PSTORE_FTRACE is not set
CONFIG_PSTORE_RAM=m
# CONFIG_PSTORE_BLK is not set
# CONFIG_SYSV_FS is not set
# CONFIG_UFS_FS is not set
# CONFIG_EROFS_FS is not set
CONFIG_NETWORK_FILESYSTEMS=y
CONFIG_NFS_FS=y
# CONFIG_NFS_V2 is not set
CONFIG_NFS_V3=y
CONFIG_NFS_V3_ACL=y
CONFIG_NFS_V4=m
# CONFIG_NFS_SWAP is not set
CONFIG_NFS_V4_1=y
CONFIG_NFS_V4_2=y
CONFIG_PNFS_FILE_LAYOUT=m
CONFIG_PNFS_BLOCK=m
CONFIG_PNFS_FLEXFILE_LAYOUT=m
CONFIG_NFS_V4_1_IMPLEMENTATION_ID_DOMAIN="kernel.org"
# CONFIG_NFS_V4_1_MIGRATION is not set
CONFIG_NFS_V4_SECURITY_LABEL=y
CONFIG_ROOT_NFS=y
# CONFIG_NFS_USE_LEGACY_DNS is not set
CONFIG_NFS_USE_KERNEL_DNS=y
CONFIG_NFS_DEBUG=y
CONFIG_NFS_DISABLE_UDP_SUPPORT=y
CONFIG_NFSD=m
CONFIG_NFSD_V2_ACL=y
CONFIG_NFSD_V3=y
CONFIG_NFSD_V3_ACL=y
CONFIG_NFSD_V4=y
CONFIG_NFSD_PNFS=y
# CONFIG_NFSD_BLOCKLAYOUT is not set
CONFIG_NFSD_SCSILAYOUT=y
# CONFIG_NFSD_FLEXFILELAYOUT is not set
# CONFIG_NFSD_V4_2_INTER_SSC is not set
CONFIG_NFSD_V4_SECURITY_LABEL=y
CONFIG_GRACE_PERIOD=y
CONFIG_LOCKD=y
CONFIG_LOCKD_V4=y
CONFIG_NFS_ACL_SUPPORT=y
CONFIG_NFS_COMMON=y
CONFIG_SUNRPC=y
CONFIG_SUNRPC_GSS=m
CONFIG_SUNRPC_BACKCHANNEL=y
CONFIG_RPCSEC_GSS_KRB5=m
# CONFIG_SUNRPC_DISABLE_INSECURE_ENCTYPES is not set
CONFIG_SUNRPC_DEBUG=y
CONFIG_SUNRPC_XPRT_RDMA=m
CONFIG_CEPH_FS=m
# CONFIG_CEPH_FSCACHE is not set
CONFIG_CEPH_FS_POSIX_ACL=y
# CONFIG_CEPH_FS_SECURITY_LABEL is not set
CONFIG_CIFS=m
# CONFIG_CIFS_STATS2 is not set
CONFIG_CIFS_ALLOW_INSECURE_LEGACY=y
CONFIG_CIFS_WEAK_PW_HASH=y
CONFIG_CIFS_UPCALL=y
CONFIG_CIFS_XATTR=y
CONFIG_CIFS_POSIX=y
CONFIG_CIFS_DEBUG=y
# CONFIG_CIFS_DEBUG2 is not set
# CONFIG_CIFS_DEBUG_DUMP_KEYS is not set
CONFIG_CIFS_DFS_UPCALL=y
# CONFIG_CIFS_SMB_DIRECT is not set
# CONFIG_CIFS_FSCACHE is not set
# CONFIG_CODA_FS is not set
# CONFIG_AFS_FS is not set
CONFIG_9P_FS=y
CONFIG_9P_FS_POSIX_ACL=y
# CONFIG_9P_FS_SECURITY is not set
CONFIG_NLS=y
CONFIG_NLS_DEFAULT="utf8"
CONFIG_NLS_CODEPAGE_437=y
CONFIG_NLS_CODEPAGE_737=m
CONFIG_NLS_CODEPAGE_775=m
CONFIG_NLS_CODEPAGE_850=m
CONFIG_NLS_CODEPAGE_852=m
CONFIG_NLS_CODEPAGE_855=m
CONFIG_NLS_CODEPAGE_857=m
CONFIG_NLS_CODEPAGE_860=m
CONFIG_NLS_CODEPAGE_861=m
CONFIG_NLS_CODEPAGE_862=m
CONFIG_NLS_CODEPAGE_863=m
CONFIG_NLS_CODEPAGE_864=m
CONFIG_NLS_CODEPAGE_865=m
CONFIG_NLS_CODEPAGE_866=m
CONFIG_NLS_CODEPAGE_869=m
CONFIG_NLS_CODEPAGE_936=m
CONFIG_NLS_CODEPAGE_950=m
CONFIG_NLS_CODEPAGE_932=m
CONFIG_NLS_CODEPAGE_949=m
CONFIG_NLS_CODEPAGE_874=m
CONFIG_NLS_ISO8859_8=m
CONFIG_NLS_CODEPAGE_1250=m
CONFIG_NLS_CODEPAGE_1251=m
CONFIG_NLS_ASCII=y
CONFIG_NLS_ISO8859_1=m
CONFIG_NLS_ISO8859_2=m
CONFIG_NLS_ISO8859_3=m
CONFIG_NLS_ISO8859_4=m
CONFIG_NLS_ISO8859_5=m
CONFIG_NLS_ISO8859_6=m
CONFIG_NLS_ISO8859_7=m
CONFIG_NLS_ISO8859_9=m
CONFIG_NLS_ISO8859_13=m
CONFIG_NLS_ISO8859_14=m
CONFIG_NLS_ISO8859_15=m
CONFIG_NLS_KOI8_R=m
CONFIG_NLS_KOI8_U=m
CONFIG_NLS_MAC_ROMAN=m
CONFIG_NLS_MAC_CELTIC=m
CONFIG_NLS_MAC_CENTEURO=m
CONFIG_NLS_MAC_CROATIAN=m
CONFIG_NLS_MAC_CYRILLIC=m
CONFIG_NLS_MAC_GAELIC=m
CONFIG_NLS_MAC_GREEK=m
CONFIG_NLS_MAC_ICELAND=m
CONFIG_NLS_MAC_INUIT=m
CONFIG_NLS_MAC_ROMANIAN=m
CONFIG_NLS_MAC_TURKISH=m
CONFIG_NLS_UTF8=m
CONFIG_DLM=m
CONFIG_DLM_DEBUG=y
# CONFIG_UNICODE is not set
CONFIG_IO_WQ=y
# end of File systems

#
# Security options
#
CONFIG_KEYS=y
# CONFIG_KEYS_REQUEST_CACHE is not set
CONFIG_PERSISTENT_KEYRINGS=y
CONFIG_BIG_KEYS=y
CONFIG_TRUSTED_KEYS=y
CONFIG_ENCRYPTED_KEYS=y
# CONFIG_KEY_DH_OPERATIONS is not set
# CONFIG_SECURITY_DMESG_RESTRICT is not set
CONFIG_SECURITY=y
CONFIG_SECURITYFS=y
CONFIG_SECURITY_NETWORK=y
CONFIG_PAGE_TABLE_ISOLATION=y
# CONFIG_SECURITY_INFINIBAND is not set
CONFIG_SECURITY_NETWORK_XFRM=y
CONFIG_SECURITY_PATH=y
CONFIG_INTEL_TXT=y
CONFIG_LSM_MMAP_MIN_ADDR=65535
CONFIG_HAVE_HARDENED_USERCOPY_ALLOCATOR=y
CONFIG_HARDENED_USERCOPY=y
CONFIG_HARDENED_USERCOPY_FALLBACK=y
# CONFIG_FORTIFY_SOURCE is not set
# CONFIG_STATIC_USERMODEHELPER is not set
CONFIG_SECURITY_SELINUX=y
CONFIG_SECURITY_SELINUX_BOOTPARAM=y
# CONFIG_SECURITY_SELINUX_DISABLE is not set
CONFIG_SECURITY_SELINUX_DEVELOP=y
CONFIG_SECURITY_SELINUX_AVC_STATS=y
CONFIG_SECURITY_SELINUX_CHECKREQPROT_VALUE=1
CONFIG_SECURITY_SELINUX_SIDTAB_HASH_BITS=9
CONFIG_SECURITY_SELINUX_SID2STR_CACHE_SIZE=256
# CONFIG_SECURITY_SMACK is not set
# CONFIG_SECURITY_TOMOYO is not set
CONFIG_SECURITY_APPARMOR=y
CONFIG_SECURITY_APPARMOR_HASH=y
CONFIG_SECURITY_APPARMOR_HASH_DEFAULT=y
# CONFIG_SECURITY_APPARMOR_DEBUG is not set
# CONFIG_SECURITY_APPARMOR_KUNIT_TEST is not set
# CONFIG_SECURITY_LOADPIN is not set
CONFIG_SECURITY_YAMA=y
# CONFIG_SECURITY_SAFESETID is not set
# CONFIG_SECURITY_LOCKDOWN_LSM is not set
CONFIG_INTEGRITY=y
CONFIG_INTEGRITY_SIGNATURE=y
CONFIG_INTEGRITY_ASYMMETRIC_KEYS=y
CONFIG_INTEGRITY_TRUSTED_KEYRING=y
# CONFIG_INTEGRITY_PLATFORM_KEYRING is not set
CONFIG_INTEGRITY_AUDIT=y
CONFIG_IMA=y
CONFIG_IMA_MEASURE_PCR_IDX=10
CONFIG_IMA_LSM_RULES=y
# CONFIG_IMA_TEMPLATE is not set
CONFIG_IMA_NG_TEMPLATE=y
# CONFIG_IMA_SIG_TEMPLATE is not set
CONFIG_IMA_DEFAULT_TEMPLATE="ima-ng"
CONFIG_IMA_DEFAULT_HASH_SHA1=y
# CONFIG_IMA_DEFAULT_HASH_SHA256 is not set
CONFIG_IMA_DEFAULT_HASH="sha1"
# CONFIG_IMA_WRITE_POLICY is not set
# CONFIG_IMA_READ_POLICY is not set
CONFIG_IMA_APPRAISE=y
# CONFIG_IMA_ARCH_POLICY is not set
# CONFIG_IMA_APPRAISE_BUILD_POLICY is not set
CONFIG_IMA_APPRAISE_BOOTPARAM=y
# CONFIG_IMA_APPRAISE_MODSIG is not set
CONFIG_IMA_TRUSTED_KEYRING=y
# CONFIG_IMA_BLACKLIST_KEYRING is not set
# CONFIG_IMA_LOAD_X509 is not set
CONFIG_IMA_MEASURE_ASYMMETRIC_KEYS=y
CONFIG_IMA_QUEUE_EARLY_BOOT_KEYS=y
# CONFIG_IMA_SECURE_AND_OR_TRUSTED_BOOT is not set
CONFIG_EVM=y
CONFIG_EVM_ATTR_FSUUID=y
# CONFIG_EVM_ADD_XATTRS is not set
# CONFIG_EVM_LOAD_X509 is not set
CONFIG_DEFAULT_SECURITY_SELINUX=y
# CONFIG_DEFAULT_SECURITY_APPARMOR is not set
# CONFIG_DEFAULT_SECURITY_DAC is not set
CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,smack,tomoyo,apparmor,bpf"

#
# Kernel hardening options
#

#
# Memory initialization
#
CONFIG_INIT_STACK_NONE=y
# CONFIG_INIT_ON_ALLOC_DEFAULT_ON is not set
# CONFIG_INIT_ON_FREE_DEFAULT_ON is not set
# end of Memory initialization
# end of Kernel hardening options
# end of Security options

CONFIG_XOR_BLOCKS=m
CONFIG_ASYNC_CORE=m
CONFIG_ASYNC_MEMCPY=m
CONFIG_ASYNC_XOR=m
CONFIG_ASYNC_PQ=m
CONFIG_ASYNC_RAID6_RECOV=m
CONFIG_CRYPTO=y

#
# Crypto core or helper
#
CONFIG_CRYPTO_ALGAPI=y
CONFIG_CRYPTO_ALGAPI2=y
CONFIG_CRYPTO_AEAD=y
CONFIG_CRYPTO_AEAD2=y
CONFIG_CRYPTO_SKCIPHER=y
CONFIG_CRYPTO_SKCIPHER2=y
CONFIG_CRYPTO_HASH=y
CONFIG_CRYPTO_HASH2=y
CONFIG_CRYPTO_RNG=y
CONFIG_CRYPTO_RNG2=y
CONFIG_CRYPTO_RNG_DEFAULT=y
CONFIG_CRYPTO_AKCIPHER2=y
CONFIG_CRYPTO_AKCIPHER=y
CONFIG_CRYPTO_KPP2=y
CONFIG_CRYPTO_KPP=m
CONFIG_CRYPTO_ACOMP2=y
CONFIG_CRYPTO_MANAGER=y
CONFIG_CRYPTO_MANAGER2=y
CONFIG_CRYPTO_USER=m
CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y
CONFIG_CRYPTO_GF128MUL=y
CONFIG_CRYPTO_NULL=y
CONFIG_CRYPTO_NULL2=y
CONFIG_CRYPTO_PCRYPT=m
CONFIG_CRYPTO_CRYPTD=m
CONFIG_CRYPTO_AUTHENC=m
CONFIG_CRYPTO_TEST=m
CONFIG_CRYPTO_SIMD=m
CONFIG_CRYPTO_GLUE_HELPER_X86=m
CONFIG_CRYPTO_ENGINE=m

#
# Public-key cryptography
#
CONFIG_CRYPTO_RSA=y
CONFIG_CRYPTO_DH=m
CONFIG_CRYPTO_ECC=m
CONFIG_CRYPTO_ECDH=m
# CONFIG_CRYPTO_ECRDSA is not set
# CONFIG_CRYPTO_CURVE25519 is not set
# CONFIG_CRYPTO_CURVE25519_X86 is not set

#
# Authenticated Encryption with Associated Data
#
CONFIG_CRYPTO_CCM=m
CONFIG_CRYPTO_GCM=y
# CONFIG_CRYPTO_CHACHA20POLY1305 is not set
# CONFIG_CRYPTO_AEGIS128 is not set
# CONFIG_CRYPTO_AEGIS128_AESNI_SSE2 is not set
CONFIG_CRYPTO_SEQIV=y
CONFIG_CRYPTO_ECHAINIV=m

#
# Block modes
#
CONFIG_CRYPTO_CBC=y
# CONFIG_CRYPTO_CFB is not set
CONFIG_CRYPTO_CTR=y
CONFIG_CRYPTO_CTS=m
CONFIG_CRYPTO_ECB=y
CONFIG_CRYPTO_LRW=m
# CONFIG_CRYPTO_OFB is not set
CONFIG_CRYPTO_PCBC=m
CONFIG_CRYPTO_XTS=m
# CONFIG_CRYPTO_KEYWRAP is not set
# CONFIG_CRYPTO_NHPOLY1305_SSE2 is not set
# CONFIG_CRYPTO_NHPOLY1305_AVX2 is not set
# CONFIG_CRYPTO_ADIANTUM is not set
CONFIG_CRYPTO_ESSIV=m

#
# Hash modes
#
CONFIG_CRYPTO_CMAC=m
CONFIG_CRYPTO_HMAC=y
CONFIG_CRYPTO_XCBC=m
CONFIG_CRYPTO_VMAC=m

#
# Digest
#
CONFIG_CRYPTO_CRC32C=y
CONFIG_CRYPTO_CRC32C_INTEL=m
CONFIG_CRYPTO_CRC32=m
CONFIG_CRYPTO_CRC32_PCLMUL=m
CONFIG_CRYPTO_XXHASH=m
CONFIG_CRYPTO_BLAKE2B=m
# CONFIG_CRYPTO_BLAKE2S is not set
# CONFIG_CRYPTO_BLAKE2S_X86 is not set
CONFIG_CRYPTO_CRCT10DIF=y
CONFIG_CRYPTO_CRCT10DIF_PCLMUL=m
CONFIG_CRYPTO_GHASH=y
# CONFIG_CRYPTO_POLY1305 is not set
# CONFIG_CRYPTO_POLY1305_X86_64 is not set
CONFIG_CRYPTO_MD4=m
CONFIG_CRYPTO_MD5=y
CONFIG_CRYPTO_MICHAEL_MIC=m
CONFIG_CRYPTO_RMD128=m
CONFIG_CRYPTO_RMD160=m
CONFIG_CRYPTO_RMD256=m
CONFIG_CRYPTO_RMD320=m
CONFIG_CRYPTO_SHA1=y
CONFIG_CRYPTO_SHA1_SSSE3=y
CONFIG_CRYPTO_SHA256_SSSE3=y
CONFIG_CRYPTO_SHA512_SSSE3=m
CONFIG_CRYPTO_SHA256=y
CONFIG_CRYPTO_SHA512=m
# CONFIG_CRYPTO_SHA3 is not set
# CONFIG_CRYPTO_SM3 is not set
# CONFIG_CRYPTO_STREEBOG is not set
CONFIG_CRYPTO_TGR192=m
CONFIG_CRYPTO_WP512=m
CONFIG_CRYPTO_GHASH_CLMUL_NI_INTEL=m

#
# Ciphers
#
CONFIG_CRYPTO_AES=y
# CONFIG_CRYPTO_AES_TI is not set
CONFIG_CRYPTO_AES_NI_INTEL=m
CONFIG_CRYPTO_ANUBIS=m
CONFIG_CRYPTO_ARC4=m
CONFIG_CRYPTO_BLOWFISH=m
CONFIG_CRYPTO_BLOWFISH_COMMON=m
CONFIG_CRYPTO_BLOWFISH_X86_64=m
CONFIG_CRYPTO_CAMELLIA=m
CONFIG_CRYPTO_CAMELLIA_X86_64=m
CONFIG_CRYPTO_CAMELLIA_AESNI_AVX_X86_64=m
CONFIG_CRYPTO_CAMELLIA_AESNI_AVX2_X86_64=m
CONFIG_CRYPTO_CAST_COMMON=m
CONFIG_CRYPTO_CAST5=m
CONFIG_CRYPTO_CAST5_AVX_X86_64=m
CONFIG_CRYPTO_CAST6=m
CONFIG_CRYPTO_CAST6_AVX_X86_64=m
CONFIG_CRYPTO_DES=m
# CONFIG_CRYPTO_DES3_EDE_X86_64 is not set
CONFIG_CRYPTO_FCRYPT=m
CONFIG_CRYPTO_KHAZAD=m
CONFIG_CRYPTO_SALSA20=m
# CONFIG_CRYPTO_CHACHA20 is not set
# CONFIG_CRYPTO_CHACHA20_X86_64 is not set
CONFIG_CRYPTO_SEED=m
CONFIG_CRYPTO_SERPENT=m
CONFIG_CRYPTO_SERPENT_SSE2_X86_64=m
CONFIG_CRYPTO_SERPENT_AVX_X86_64=m
CONFIG_CRYPTO_SERPENT_AVX2_X86_64=m
# CONFIG_CRYPTO_SM4 is not set
CONFIG_CRYPTO_TEA=m
CONFIG_CRYPTO_TWOFISH=m
CONFIG_CRYPTO_TWOFISH_COMMON=m
CONFIG_CRYPTO_TWOFISH_X86_64=m
CONFIG_CRYPTO_TWOFISH_X86_64_3WAY=m
CONFIG_CRYPTO_TWOFISH_AVX_X86_64=m

#
# Compression
#
CONFIG_CRYPTO_DEFLATE=y
CONFIG_CRYPTO_LZO=y
# CONFIG_CRYPTO_842 is not set
# CONFIG_CRYPTO_LZ4 is not set
# CONFIG_CRYPTO_LZ4HC is not set
# CONFIG_CRYPTO_ZSTD is not set

#
# Random Number Generation
#
CONFIG_CRYPTO_ANSI_CPRNG=m
CONFIG_CRYPTO_DRBG_MENU=y
CONFIG_CRYPTO_DRBG_HMAC=y
CONFIG_CRYPTO_DRBG_HASH=y
CONFIG_CRYPTO_DRBG_CTR=y
CONFIG_CRYPTO_DRBG=y
CONFIG_CRYPTO_JITTERENTROPY=y
CONFIG_CRYPTO_USER_API=y
CONFIG_CRYPTO_USER_API_HASH=y
CONFIG_CRYPTO_USER_API_SKCIPHER=y
CONFIG_CRYPTO_USER_API_RNG=m
# CONFIG_CRYPTO_USER_API_AEAD is not set
# CONFIG_CRYPTO_STATS is not set
CONFIG_CRYPTO_HASH_INFO=y

#
# Crypto library routines
#
CONFIG_CRYPTO_LIB_AES=y
CONFIG_CRYPTO_LIB_ARC4=m
# CONFIG_CRYPTO_LIB_BLAKE2S is not set
# CONFIG_CRYPTO_LIB_CHACHA is not set
# CONFIG_CRYPTO_LIB_CURVE25519 is not set
CONFIG_CRYPTO_LIB_DES=m
CONFIG_CRYPTO_LIB_POLY1305_RSIZE=11
# CONFIG_CRYPTO_LIB_POLY1305 is not set
# CONFIG_CRYPTO_LIB_CHACHA20POLY1305 is not set
CONFIG_CRYPTO_LIB_SHA256=y
CONFIG_CRYPTO_HW=y
CONFIG_CRYPTO_DEV_PADLOCK=m
CONFIG_CRYPTO_DEV_PADLOCK_AES=m
CONFIG_CRYPTO_DEV_PADLOCK_SHA=m
# CONFIG_CRYPTO_DEV_ATMEL_ECC is not set
# CONFIG_CRYPTO_DEV_ATMEL_SHA204A is not set
CONFIG_CRYPTO_DEV_CCP=y
CONFIG_CRYPTO_DEV_CCP_DD=y
CONFIG_CRYPTO_DEV_SP_CCP=y
CONFIG_CRYPTO_DEV_CCP_CRYPTO=m
CONFIG_CRYPTO_DEV_SP_PSP=y
# CONFIG_CRYPTO_DEV_CCP_DEBUGFS is not set
CONFIG_CRYPTO_DEV_QAT=m
CONFIG_CRYPTO_DEV_QAT_DH895xCC=m
CONFIG_CRYPTO_DEV_QAT_C3XXX=m
CONFIG_CRYPTO_DEV_QAT_C62X=m
CONFIG_CRYPTO_DEV_QAT_DH895xCCVF=m
CONFIG_CRYPTO_DEV_QAT_C3XXXVF=m
CONFIG_CRYPTO_DEV_QAT_C62XVF=m
# CONFIG_CRYPTO_DEV_NITROX_CNN55XX is not set
CONFIG_CRYPTO_DEV_CHELSIO=m
CONFIG_CRYPTO_DEV_VIRTIO=m
# CONFIG_CRYPTO_DEV_SAFEXCEL is not set
# CONFIG_CRYPTO_DEV_AMLOGIC_GXL is not set
CONFIG_ASYMMETRIC_KEY_TYPE=y
CONFIG_ASYMMETRIC_PUBLIC_KEY_SUBTYPE=y
# CONFIG_ASYMMETRIC_TPM_KEY_SUBTYPE is not set
CONFIG_X509_CERTIFICATE_PARSER=y
# CONFIG_PKCS8_PRIVATE_KEY_PARSER is not set
CONFIG_PKCS7_MESSAGE_PARSER=y
# CONFIG_PKCS7_TEST_KEY is not set
CONFIG_SIGNED_PE_FILE_VERIFICATION=y

#
# Certificates for signature checking
#
CONFIG_MODULE_SIG_KEY="certs/signing_key.pem"
CONFIG_SYSTEM_TRUSTED_KEYRING=y
CONFIG_SYSTEM_TRUSTED_KEYS=""
# CONFIG_SYSTEM_EXTRA_CERTIFICATE is not set
# CONFIG_SECONDARY_TRUSTED_KEYRING is not set
CONFIG_SYSTEM_BLACKLIST_KEYRING=y
CONFIG_SYSTEM_BLACKLIST_HASH_LIST=""
# end of Certificates for signature checking

CONFIG_BINARY_PRINTF=y

#
# Library routines
#
CONFIG_RAID6_PQ=m
CONFIG_RAID6_PQ_BENCHMARK=y
# CONFIG_PACKING is not set
CONFIG_BITREVERSE=y
CONFIG_GENERIC_STRNCPY_FROM_USER=y
CONFIG_GENERIC_STRNLEN_USER=y
CONFIG_GENERIC_NET_UTILS=y
CONFIG_GENERIC_FIND_FIRST_BIT=y
CONFIG_CORDIC=m
CONFIG_RATIONAL=y
CONFIG_GENERIC_PCI_IOMAP=y
CONFIG_GENERIC_IOMAP=y
CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y
CONFIG_ARCH_HAS_FAST_MULTIPLIER=y
CONFIG_ARCH_USE_SYM_ANNOTATIONS=y
CONFIG_CRC_CCITT=y
CONFIG_CRC16=y
CONFIG_CRC_T10DIF=y
CONFIG_CRC_ITU_T=m
CONFIG_CRC32=y
# CONFIG_CRC32_SELFTEST is not set
CONFIG_CRC32_SLICEBY8=y
# CONFIG_CRC32_SLICEBY4 is not set
# CONFIG_CRC32_SARWATE is not set
# CONFIG_CRC32_BIT is not set
# CONFIG_CRC64 is not set
# CONFIG_CRC4 is not set
# CONFIG_CRC7 is not set
CONFIG_LIBCRC32C=m
CONFIG_CRC8=m
CONFIG_XXHASH=y
# CONFIG_RANDOM32_SELFTEST is not set
CONFIG_ZLIB_INFLATE=y
CONFIG_ZLIB_DEFLATE=y
CONFIG_LZO_COMPRESS=y
CONFIG_LZO_DECOMPRESS=y
CONFIG_LZ4_DECOMPRESS=y
CONFIG_ZSTD_COMPRESS=m
CONFIG_ZSTD_DECOMPRESS=m
CONFIG_XZ_DEC=y
CONFIG_XZ_DEC_X86=y
CONFIG_XZ_DEC_POWERPC=y
CONFIG_XZ_DEC_IA64=y
CONFIG_XZ_DEC_ARM=y
CONFIG_XZ_DEC_ARMTHUMB=y
CONFIG_XZ_DEC_SPARC=y
CONFIG_XZ_DEC_BCJ=y
# CONFIG_XZ_DEC_TEST is not set
CONFIG_DECOMPRESS_GZIP=y
CONFIG_DECOMPRESS_BZIP2=y
CONFIG_DECOMPRESS_LZMA=y
CONFIG_DECOMPRESS_XZ=y
CONFIG_DECOMPRESS_LZO=y
CONFIG_DECOMPRESS_LZ4=y
CONFIG_GENERIC_ALLOCATOR=y
CONFIG_REED_SOLOMON=m
CONFIG_REED_SOLOMON_ENC8=y
CONFIG_REED_SOLOMON_DEC8=y
CONFIG_TEXTSEARCH=y
CONFIG_TEXTSEARCH_KMP=m
CONFIG_TEXTSEARCH_BM=m
CONFIG_TEXTSEARCH_FSM=m
CONFIG_BTREE=y
CONFIG_INTERVAL_TREE=y
CONFIG_XARRAY_MULTI=y
CONFIG_ASSOCIATIVE_ARRAY=y
CONFIG_HAS_IOMEM=y
CONFIG_HAS_IOPORT_MAP=y
CONFIG_HAS_DMA=y
CONFIG_NEED_SG_DMA_LENGTH=y
CONFIG_NEED_DMA_MAP_STATE=y
CONFIG_ARCH_DMA_ADDR_T_64BIT=y
CONFIG_ARCH_HAS_FORCE_DMA_UNENCRYPTED=y
CONFIG_DMA_VIRT_OPS=y
CONFIG_SWIOTLB=y
CONFIG_DMA_CMA=y

#
# Default contiguous memory area size:
#
CONFIG_CMA_SIZE_MBYTES=200
CONFIG_CMA_SIZE_SEL_MBYTES=y
# CONFIG_CMA_SIZE_SEL_PERCENTAGE is not set
# CONFIG_CMA_SIZE_SEL_MIN is not set
# CONFIG_CMA_SIZE_SEL_MAX is not set
CONFIG_CMA_ALIGNMENT=8
# CONFIG_DMA_API_DEBUG is not set
CONFIG_SGL_ALLOC=y
CONFIG_IOMMU_HELPER=y
CONFIG_CHECK_SIGNATURE=y
CONFIG_CPUMASK_OFFSTACK=y
CONFIG_CPU_RMAP=y
CONFIG_DQL=y
CONFIG_GLOB=y
# CONFIG_GLOB_SELFTEST is not set
CONFIG_NLATTR=y
CONFIG_CLZ_TAB=y
CONFIG_IRQ_POLL=y
CONFIG_MPILIB=y
CONFIG_SIGNATURE=y
CONFIG_DIMLIB=y
CONFIG_OID_REGISTRY=y
CONFIG_UCS2_STRING=y
CONFIG_HAVE_GENERIC_VDSO=y
CONFIG_GENERIC_GETTIMEOFDAY=y
CONFIG_GENERIC_VDSO_TIME_NS=y
CONFIG_FONT_SUPPORT=y
# CONFIG_FONTS is not set
CONFIG_FONT_8x8=y
CONFIG_FONT_8x16=y
CONFIG_SG_POOL=y
CONFIG_ARCH_HAS_PMEM_API=y
CONFIG_MEMREGION=y
CONFIG_ARCH_HAS_UACCESS_FLUSHCACHE=y
CONFIG_ARCH_HAS_UACCESS_MCSAFE=y
CONFIG_ARCH_STACKWALK=y
CONFIG_SBITMAP=y
# CONFIG_STRING_SELFTEST is not set
# end of Library routines

#
# Kernel hacking
#

#
# printk and dmesg options
#
CONFIG_PRINTK_TIME=y
# CONFIG_PRINTK_CALLER is not set
CONFIG_CONSOLE_LOGLEVEL_DEFAULT=7
CONFIG_CONSOLE_LOGLEVEL_QUIET=4
CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
CONFIG_BOOT_PRINTK_DELAY=y
CONFIG_DYNAMIC_DEBUG=y
CONFIG_SYMBOLIC_ERRNAME=y
CONFIG_DEBUG_BUGVERBOSE=y
# end of printk and dmesg options

#
# Compile-time checks and compiler options
#
CONFIG_DEBUG_INFO=y
CONFIG_DEBUG_INFO_REDUCED=y
# CONFIG_DEBUG_INFO_SPLIT is not set
# CONFIG_DEBUG_INFO_DWARF4 is not set
# CONFIG_GDB_SCRIPTS is not set
CONFIG_ENABLE_MUST_CHECK=y
CONFIG_FRAME_WARN=2048
CONFIG_STRIP_ASM_SYMS=y
# CONFIG_READABLE_ASM is not set
# CONFIG_HEADERS_INSTALL is not set
CONFIG_DEBUG_SECTION_MISMATCH=y
CONFIG_SECTION_MISMATCH_WARN_ONLY=y
CONFIG_STACK_VALIDATION=y
# CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set
# end of Compile-time checks and compiler options

#
# Generic Kernel Debugging Instruments
#
CONFIG_MAGIC_SYSRQ=y
CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x1
CONFIG_MAGIC_SYSRQ_SERIAL=y
CONFIG_MAGIC_SYSRQ_SERIAL_SEQUENCE=""
CONFIG_DEBUG_FS=y
CONFIG_HAVE_ARCH_KGDB=y
# CONFIG_KGDB is not set
CONFIG_ARCH_HAS_UBSAN_SANITIZE_ALL=y
# CONFIG_UBSAN is not set
# end of Generic Kernel Debugging Instruments

CONFIG_DEBUG_KERNEL=y
CONFIG_DEBUG_MISC=y

#
# Memory Debugging
#
# CONFIG_PAGE_EXTENSION is not set
# CONFIG_DEBUG_PAGEALLOC is not set
# CONFIG_PAGE_OWNER is not set
# CONFIG_PAGE_POISONING is not set
# CONFIG_DEBUG_PAGE_REF is not set
CONFIG_DEBUG_RODATA_TEST=y
CONFIG_GENERIC_PTDUMP=y
# CONFIG_PTDUMP_DEBUGFS is not set
# CONFIG_DEBUG_OBJECTS is not set
# CONFIG_SLUB_DEBUG_ON is not set
# CONFIG_SLUB_STATS is not set
CONFIG_HAVE_DEBUG_KMEMLEAK=y
# CONFIG_DEBUG_KMEMLEAK is not set
# CONFIG_DEBUG_STACK_USAGE is not set
# CONFIG_SCHED_STACK_END_CHECK is not set
# CONFIG_DEBUG_VM is not set
CONFIG_ARCH_HAS_DEBUG_VIRTUAL=y
# CONFIG_DEBUG_VIRTUAL is not set
CONFIG_DEBUG_MEMORY_INIT=y
# CONFIG_DEBUG_PER_CPU_MAPS is not set
CONFIG_HAVE_ARCH_KASAN=y
CONFIG_HAVE_ARCH_KASAN_VMALLOC=y
CONFIG_CC_HAS_KASAN_GENERIC=y
# CONFIG_KASAN is not set
CONFIG_KASAN_STACK=1
# end of Memory Debugging

CONFIG_DEBUG_SHIRQ=y

#
# Debug Oops, Lockups and Hangs
#
CONFIG_PANIC_ON_OOPS=y
CONFIG_PANIC_ON_OOPS_VALUE=1
CONFIG_PANIC_TIMEOUT=0
CONFIG_LOCKUP_DETECTOR=y
CONFIG_SOFTLOCKUP_DETECTOR=y
# CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC is not set
CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC_VALUE=0
CONFIG_HARDLOCKUP_DETECTOR_PERF=y
CONFIG_HARDLOCKUP_CHECK_TIMESTAMP=y
CONFIG_HARDLOCKUP_DETECTOR=y
CONFIG_BOOTPARAM_HARDLOCKUP_PANIC=y
CONFIG_BOOTPARAM_HARDLOCKUP_PANIC_VALUE=1
# CONFIG_DETECT_HUNG_TASK is not set
# CONFIG_WQ_WATCHDOG is not set
# CONFIG_TEST_LOCKUP is not set
# end of Debug Oops, Lockups and Hangs

#
# Scheduler Debugging
#
CONFIG_SCHED_DEBUG=y
CONFIG_SCHED_INFO=y
CONFIG_SCHEDSTATS=y
# end of Scheduler Debugging

# CONFIG_DEBUG_TIMEKEEPING is not set

#
# Lock Debugging (spinlocks, mutexes, etc...)
#
CONFIG_LOCK_DEBUGGING_SUPPORT=y
# CONFIG_PROVE_LOCKING is not set
# CONFIG_LOCK_STAT is not set
# CONFIG_DEBUG_RT_MUTEXES is not set
# CONFIG_DEBUG_SPINLOCK is not set
# CONFIG_DEBUG_MUTEXES is not set
# CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set
# CONFIG_DEBUG_RWSEMS is not set
# CONFIG_DEBUG_LOCK_ALLOC is not set
CONFIG_DEBUG_ATOMIC_SLEEP=y
# CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set
CONFIG_LOCK_TORTURE_TEST=m
# CONFIG_WW_MUTEX_SELFTEST is not set
# end of Lock Debugging (spinlocks, mutexes, etc...)

CONFIG_STACKTRACE=y
# CONFIG_WARN_ALL_UNSEEDED_RANDOM is not set
# CONFIG_DEBUG_KOBJECT is not set

#
# Debug kernel data structures
#
CONFIG_DEBUG_LIST=y
# CONFIG_DEBUG_PLIST is not set
# CONFIG_DEBUG_SG is not set
# CONFIG_DEBUG_NOTIFIERS is not set
# CONFIG_BUG_ON_DATA_CORRUPTION is not set
# end of Debug kernel data structures

# CONFIG_DEBUG_CREDENTIALS is not set

#
# RCU Debugging
#
CONFIG_TORTURE_TEST=m
CONFIG_RCU_PERF_TEST=m
CONFIG_RCU_TORTURE_TEST=m
CONFIG_RCU_CPU_STALL_TIMEOUT=60
# CONFIG_RCU_TRACE is not set
# CONFIG_RCU_EQS_DEBUG is not set
# end of RCU Debugging

# CONFIG_DEBUG_WQ_FORCE_RR_CPU is not set
# CONFIG_DEBUG_BLOCK_EXT_DEVT is not set
# CONFIG_CPU_HOTPLUG_STATE_CONTROL is not set
CONFIG_LATENCYTOP=y
CONFIG_USER_STACKTRACE_SUPPORT=y
CONFIG_NOP_TRACER=y
CONFIG_HAVE_FUNCTION_TRACER=y
CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
CONFIG_HAVE_DYNAMIC_FTRACE=y
CONFIG_HAVE_DYNAMIC_FTRACE_WITH_REGS=y
CONFIG_HAVE_DYNAMIC_FTRACE_WITH_DIRECT_CALLS=y
CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
CONFIG_HAVE_FENTRY=y
CONFIG_HAVE_C_RECORDMCOUNT=y
CONFIG_TRACER_MAX_TRACE=y
CONFIG_TRACE_CLOCK=y
CONFIG_RING_BUFFER=y
CONFIG_EVENT_TRACING=y
CONFIG_CONTEXT_SWITCH_TRACER=y
CONFIG_RING_BUFFER_ALLOW_SWAP=y
CONFIG_TRACING=y
CONFIG_GENERIC_TRACER=y
CONFIG_TRACING_SUPPORT=y
CONFIG_FTRACE=y
# CONFIG_BOOTTIME_TRACING is not set
CONFIG_FUNCTION_TRACER=y
CONFIG_FUNCTION_GRAPH_TRACER=y
CONFIG_DYNAMIC_FTRACE=y
CONFIG_DYNAMIC_FTRACE_WITH_REGS=y
CONFIG_DYNAMIC_FTRACE_WITH_DIRECT_CALLS=y
CONFIG_FUNCTION_PROFILER=y
CONFIG_STACK_TRACER=y
# CONFIG_PREEMPTIRQ_EVENTS is not set
# CONFIG_IRQSOFF_TRACER is not set
CONFIG_SCHED_TRACER=y
CONFIG_HWLAT_TRACER=y
# CONFIG_MMIOTRACE is not set
CONFIG_FTRACE_SYSCALLS=y
CONFIG_TRACER_SNAPSHOT=y
# CONFIG_TRACER_SNAPSHOT_PER_CPU_SWAP is not set
CONFIG_BRANCH_PROFILE_NONE=y
# CONFIG_PROFILE_ANNOTATED_BRANCHES is not set
# CONFIG_PROFILE_ALL_BRANCHES is not set
CONFIG_BLK_DEV_IO_TRACE=y
CONFIG_KPROBE_EVENTS=y
# CONFIG_KPROBE_EVENTS_ON_NOTRACE is not set
CONFIG_UPROBE_EVENTS=y
CONFIG_BPF_EVENTS=y
CONFIG_DYNAMIC_EVENTS=y
CONFIG_PROBE_EVENTS=y
# CONFIG_BPF_KPROBE_OVERRIDE is not set
CONFIG_FTRACE_MCOUNT_RECORD=y
CONFIG_TRACING_MAP=y
CONFIG_HIST_TRIGGERS=y
# CONFIG_TRACE_EVENT_INJECT is not set
# CONFIG_TRACEPOINT_BENCHMARK is not set
CONFIG_RING_BUFFER_BENCHMARK=m
# CONFIG_TRACE_EVAL_MAP_FILE is not set
# CONFIG_FTRACE_STARTUP_TEST is not set
# CONFIG_RING_BUFFER_STARTUP_TEST is not set
# CONFIG_PREEMPTIRQ_DELAY_TEST is not set
# CONFIG_SYNTH_EVENT_GEN_TEST is not set
# CONFIG_KPROBE_EVENT_GEN_TEST is not set
CONFIG_PROVIDE_OHCI1394_DMA_INIT=y
# CONFIG_SAMPLES is not set
CONFIG_ARCH_HAS_DEVMEM_IS_ALLOWED=y
CONFIG_STRICT_DEVMEM=y
# CONFIG_IO_STRICT_DEVMEM is not set

#
# x86 Debugging
#
CONFIG_TRACE_IRQFLAGS_SUPPORT=y
CONFIG_EARLY_PRINTK_USB=y
CONFIG_X86_VERBOSE_BOOTUP=y
CONFIG_EARLY_PRINTK=y
CONFIG_EARLY_PRINTK_DBGP=y
# CONFIG_EARLY_PRINTK_USB_XDBC is not set
# CONFIG_EFI_PGT_DUMP is not set
# CONFIG_DEBUG_WX is not set
# CONFIG_DEBUG_TLBFLUSH is not set
# CONFIG_IOMMU_DEBUG is not set
CONFIG_HAVE_MMIOTRACE_SUPPORT=y
CONFIG_X86_DECODER_SELFTEST=y
CONFIG_IO_DELAY_0X80=y
# CONFIG_IO_DELAY_0XED is not set
# CONFIG_IO_DELAY_UDELAY is not set
# CONFIG_IO_DELAY_NONE is not set
CONFIG_DEBUG_BOOT_PARAMS=y
# CONFIG_CPA_DEBUG is not set
# CONFIG_DEBUG_ENTRY is not set
# CONFIG_DEBUG_NMI_SELFTEST is not set
CONFIG_X86_DEBUG_FPU=y
# CONFIG_PUNIT_ATOM_DEBUG is not set
CONFIG_UNWINDER_ORC=y
# CONFIG_UNWINDER_FRAME_POINTER is not set
# end of x86 Debugging

#
# Kernel Testing and Coverage
#
CONFIG_KUNIT=y
# CONFIG_KUNIT_DEBUGFS is not set
CONFIG_KUNIT_TEST=m
CONFIG_KUNIT_EXAMPLE_TEST=m
# CONFIG_NOTIFIER_ERROR_INJECTION is not set
CONFIG_FUNCTION_ERROR_INJECTION=y
CONFIG_FAULT_INJECTION=y
# CONFIG_FAILSLAB is not set
# CONFIG_FAIL_PAGE_ALLOC is not set
CONFIG_FAIL_MAKE_REQUEST=y
# CONFIG_FAIL_IO_TIMEOUT is not set
# CONFIG_FAIL_FUTEX is not set
CONFIG_FAULT_INJECTION_DEBUG_FS=y
# CONFIG_FAIL_FUNCTION is not set
# CONFIG_FAIL_MMC_REQUEST is not set
CONFIG_ARCH_HAS_KCOV=y
CONFIG_CC_HAS_SANCOV_TRACE_PC=y
# CONFIG_KCOV is not set
CONFIG_RUNTIME_TESTING_MENU=y
# CONFIG_LKDTM is not set
# CONFIG_TEST_LIST_SORT is not set
# CONFIG_TEST_MIN_HEAP is not set
# CONFIG_TEST_SORT is not set
# CONFIG_KPROBES_SANITY_TEST is not set
# CONFIG_BACKTRACE_SELF_TEST is not set
# CONFIG_RBTREE_TEST is not set
# CONFIG_REED_SOLOMON_TEST is not set
# CONFIG_INTERVAL_TREE_TEST is not set
# CONFIG_PERCPU_TEST is not set
CONFIG_ATOMIC64_SELFTEST=y
# CONFIG_ASYNC_RAID6_TEST is not set
# CONFIG_TEST_HEXDUMP is not set
# CONFIG_TEST_STRING_HELPERS is not set
# CONFIG_TEST_STRSCPY is not set
# CONFIG_TEST_KSTRTOX is not set
# CONFIG_TEST_PRINTF is not set
# CONFIG_TEST_BITMAP is not set
# CONFIG_TEST_BITFIELD is not set
# CONFIG_TEST_UUID is not set
# CONFIG_TEST_XARRAY is not set
# CONFIG_TEST_OVERFLOW is not set
# CONFIG_TEST_RHASHTABLE is not set
# CONFIG_TEST_HASH is not set
# CONFIG_TEST_IDA is not set
# CONFIG_TEST_LKM is not set
# CONFIG_TEST_VMALLOC is not set
# CONFIG_TEST_USER_COPY is not set
CONFIG_TEST_BPF=m
# CONFIG_TEST_BLACKHOLE_DEV is not set
# CONFIG_FIND_BIT_BENCHMARK is not set
# CONFIG_TEST_FIRMWARE is not set
# CONFIG_TEST_SYSCTL is not set
CONFIG_SYSCTL_KUNIT_TEST=m
CONFIG_LIST_KUNIT_TEST=m
# CONFIG_LINEAR_RANGES_TEST is not set
# CONFIG_TEST_UDELAY is not set
# CONFIG_TEST_STATIC_KEYS is not set
# CONFIG_TEST_KMOD is not set
# CONFIG_TEST_MEMCAT_P is not set
# CONFIG_TEST_LIVEPATCH is not set
# CONFIG_TEST_STACKINIT is not set
# CONFIG_TEST_MEMINIT is not set
# CONFIG_MEMTEST is not set
# CONFIG_HYPERV_TESTING is not set
# end of Kernel Testing and Coverage
# end of Kernel hacking

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename=job-script

#!/bin/sh

export_top_env()
{
	export suite='kernel-selftests'
	export testcase='kernel-selftests'
	export category='functional'
	export need_memory='2G'
	export need_cpu=2
	export kernel_cmdline='erst_disable'
	export job_origin='/lkp-src/allot/cyclic:p1:linux-devel:devel-hourly/lkp-skl-d01/kernel-selftests-x86.yaml'
	export queue_cmdline_keys='branch
commit
queue_at_least_once'
	export queue='validate'
	export testbox='lkp-skl-d01'
	export tbox_group='lkp-skl-d01'
	export kconfig='x86_64-rhel-7.6'
	export submit_id='5eeeb46181e6c229334fed4d'
	export job_file='/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-10547-1y430f0-2.yaml'
	export id='b1649221e70d5085c54cccad5675b161e67edf6e'
	export queuer_version='/lkp-src'
	export model='Skylake'
	export nr_cpu=8
	export memory='16G'
	export nr_hdd_partitions=1
	export hdd_partitions='/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part1'
	export swap_partitions='/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part3'
	export rootfs_partition='/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part2'
	export brand='Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz'
	export cpu_info='skylake i7-6700'
	export bios_version='1.2.8'
	export commit='d83f959b5e7a6378a4afbff23de2a2d064d95749'
	export need_kconfig_hw='CONFIG_E1000E=y
CONFIG_SATA_AHCI'
	export ucode='0xdc'
	export need_kernel_headers=true
	export need_kernel_selftests=true
	export need_kconfig='CONFIG_POSIX_TIMERS=y ~ ">= v4.10-rc1"'
	export enqueue_time='2020-06-21 09:14:10 +0800'
	export _id='5eeeb46681e6c229334fed4e'
	export _rt='/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749'
	export user='lkp'
	export compiler='gcc-9'
	export head_commit='5738b9d0c91e26c87c93a03972cc1a5a809d4af6'
	export base_commit='b3a9e3b9622ae10064826dccb4f7a52bd88c7407'
	export branch='linux-devel/devel-hourly-2020061608'
	export rootfs='debian-x86_64-20191114.cgz'
	export result_root='/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/3'
	export scheduler_version='/lkp/lkp/.src-20200619-190700'
	export LKP_SERVER='inn'
	export arch='x86_64'
	export max_uptime=3600
	export initrd='/osimage/debian/debian-x86_64-20191114.cgz'
	export bootloader_append='root=/dev/ram0
user=lkp
job=/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-10547-1y430f0-2.yaml
ARCH=x86_64
kconfig=x86_64-rhel-7.6
branch=linux-devel/devel-hourly-2020061608
commit=d83f959b5e7a6378a4afbff23de2a2d064d95749
BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6
erst_disable
max_uptime=3600
RESULT_ROOT=/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/3
LKP_SERVER=inn
nokaslr
selinux=0
debug
apic=debug
sysrq_always_enabled
rcupdate.rcu_cpu_stall_timeout=100
net.ifnames=0
printk.devkmsg=on
panic=-1
softlockup_panic=1
nmi_watchdog=panic
oops=panic
load_ramdisk=2
prompt_ramdisk=0
drbd.minor_count=8
systemd.log_level=err
ignore_loglevel
console=tty0
earlyprintk=ttyS0,115200
console=ttyS0,115200
vga=normal
rw'
	export modules_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/modules.cgz'
	export bm_initrd='/osimage/deps/debian-x86_64-20180403.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/lkp_2019-08-05.cgz,/osimage/deps/debian-x86_64-20180403.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/kernel-selftests_20200428.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/kernel-selftests-x86_64-468f787f-1_20200612.cgz,/osimage/deps/debian-x86_64-20180403.cgz/hw_2020-01-02.cgz'
	export linux_headers_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/linux-headers.cgz'
	export linux_selftests_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/linux-selftests.cgz'
	export ucode_initrd='/osimage/ucode/intel-ucode-20191114.cgz'
	export lkp_initrd='/osimage/user/lkp/lkp-x86_64.cgz'
	export site='inn'
	export LKP_CGI_PORT=80
	export LKP_CIFS_PORT=139
	export last_kernel='4.20.0'
	export repeat_to=4
	export schedule_notify_address=
	export queue_at_least_once=1
	export kernel='/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6'
	export dequeue_time='2020-06-21 09:33:06 +0800'
	export job_initrd='/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-10547-1y430f0-2.cgz'

	[ -n "$LKP_SRC" ] ||
	export LKP_SRC=/lkp/${user:-lkp}/src
}

run_job()
{
	echo $$ > $TMP/run-job.pid

	. $LKP_SRC/lib/http.sh
	. $LKP_SRC/lib/job.sh
	. $LKP_SRC/lib/env.sh

	export_top_env

	run_monitor $LKP_SRC/monitors/wrapper kmsg
	run_monitor $LKP_SRC/monitors/wrapper heartbeat
	run_monitor $LKP_SRC/monitors/wrapper meminfo
	run_monitor $LKP_SRC/monitors/wrapper oom-killer
	run_monitor $LKP_SRC/monitors/plain/watchdog

	run_test group='kselftests-x86' $LKP_SRC/tests/wrapper kernel-selftests
}

extract_stats()
{
	export stats_part_begin=
	export stats_part_end=

	$LKP_SRC/stats/wrapper kernel-selftests
	$LKP_SRC/stats/wrapper kmsg
	$LKP_SRC/stats/wrapper meminfo

	$LKP_SRC/stats/wrapper time kernel-selftests.time
	$LKP_SRC/stats/wrapper dmesg
	$LKP_SRC/stats/wrapper kmsg
	$LKP_SRC/stats/wrapper last_state
	$LKP_SRC/stats/wrapper stderr
	$LKP_SRC/stats/wrapper time
}

"$@"

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=utf-8
Content-Disposition: attachment; filename=dmesg
Content-Transfer-Encoding: quoted-printable

Decompressing Linux... Parsing ELF... No relocation needed... done.
Booting the kernel.
[    0.000000] Linux version 5.7.0-01787-gd83f959b5e7a6 (kbuild@8b19c35be28=
d) (gcc version 9.3.0 (Debian 9.3.0-13), GNU ld (GNU Binutils for Ubuntu) 2=
=2E34) #1 SMP Tue Jun 16 08:07:49 CST 2020
[    0.000000] Command line:  ip=3D::::lkp-skl-d01::dhcp root=3D/dev/ram0 u=
ser=3Dlkp job=3D/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests=
-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2=
d064d95749-20200621-10547-1y430f0-2.yaml ARCH=3Dx86_64 kconfig=3Dx86_64-rhe=
l-7.6 branch=3Dlinux-devel/devel-hourly-2020061608 commit=3Dd83f959b5e7a637=
8a4afbff23de2a2d064d95749 BOOT_IMAGE=3D/pkg/linux/x86_64-rhel-7.6/gcc-9/d83=
f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6 er=
st_disable max_uptime=3D3600 RESULT_ROOT=3D/result/kernel-selftests/kselfte=
sts-x86-ucode=3D0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6=
/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/3 LKP_SERVER=3Dinn nokaslr =
selinux=3D0 debug apic=3Ddebug sysrq_always_enabled rcupdate.rcu_cpu_stall_=
timeout=3D100 net.ifnames=3D0 printk.devkmsg=3Don panic=3D-1 softlockup_pan=
ic=3D1 nmi_watchdog=3Dpanic oops=3Dpanic load_ramdisk=3D2 prompt_ramdisk=3D=
0 drbd.minor_count=3D8 systemd.log_level=3Derr ignore_loglevel console=3Dtt=
y0 earlypr
[    0.000000] x86/fpu: Supporting XSAVE feature 0x001: 'x87 floating point=
 registers'
[    0.000000] x86/fpu: Supporting XSAVE feature 0x002: 'SSE registers'
[    0.000000] x86/fpu: Supporting XSAVE feature 0x004: 'AVX registers'
[    0.000000] x86/fpu: Supporting XSAVE feature 0x008: 'MPX bounds registe=
rs'
[    0.000000] x86/fpu: Supporting XSAVE feature 0x010: 'MPX CSR'
[    0.000000] x86/fpu: xstate_offset[2]:  576, xstate_sizes[2]:  256
[    0.000000] x86/fpu: xstate_offset[3]:  832, xstate_sizes[3]:   64
[    0.000000] x86/fpu: xstate_offset[4]:  896, xstate_sizes[4]:   64
[    0.000000] x86/fpu: Enabled xstate features 0x1f, context size is 960 b=
ytes, using 'compacted' format.
[    0.000000] BIOS-provided physical RAM map:
[    0.000000] BIOS-e820: [mem 0x0000000000000100-0x000000000009c7ff] usable
[    0.000000] BIOS-e820: [mem 0x000000000009c800-0x000000000009ffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000000e0000-0x00000000000fffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x0000000000100000-0x000000009916bfff] usable
[    0.000000] BIOS-e820: [mem 0x000000009916c000-0x000000009916cfff] ACPI =
NVS
[    0.000000] BIOS-e820: [mem 0x000000009916d000-0x00000000991b6fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000991b7000-0x000000009920afff] usable
[    0.000000] BIOS-e820: [mem 0x000000009920b000-0x0000000099a0bfff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x0000000099a0c000-0x000000009f19efff] usable
[    0.000000] BIOS-e820: [mem 0x000000009f19f000-0x000000009f3f6fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x000000009f3f7000-0x000000009f444fff] ACPI =
data
[    0.000000] BIOS-e820: [mem 0x000000009f445000-0x000000009fabefff] ACPI =
NVS
[    0.000000] BIOS-e820: [mem 0x000000009fabf000-0x000000009fffefff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x000000009ffff000-0x000000009fffffff] usable
[    0.000000] BIOS-e820: [mem 0x00000000a0000000-0x00000000a00fffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000f8000000-0x00000000fbffffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000fe000000-0x00000000fe010fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000fec00000-0x00000000fec00fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000fee00000-0x00000000fee00fff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x00000000ff000000-0x00000000ffffffff] reser=
ved
[    0.000000] BIOS-e820: [mem 0x0000000100000000-0x0000000459ffffff] usable
[    0.000000] printk: debug: ignoring loglevel setting.
[    0.000000] printk: bootconsole [earlyser0] enabled
[    0.000000] NX (Execute Disable) protection: active
[    0.000000] SMBIOS 2.8 present.
[    0.000000] DMI: Dell Inc. OptiPlex 7040/0Y7WYT, BIOS 1.2.8 01/26/2016
[    0.000000] tsc: Detected 3400.000 MHz processor
[    0.001322] tsc: Detected 3399.906 MHz TSC
[    0.001322] e820: update [mem 0x00000000-0x00000fff] usable =3D=3D> rese=
rved
[    0.011860] e820: remove [mem 0x000a0000-0x000fffff] usable
[    0.017383] last_pfn =3D 0x45a000 max_arch_pfn =3D 0x400000000
[    0.022815] MTRR default type: write-back
[    0.026778] MTRR fixed ranges enabled:
[    0.030488]   00000-9FFFF write-back
[    0.034022]   A0000-BFFFF uncachable
[    0.037558]   C0000-FFFFF write-protect
[    0.041352] MTRR variable ranges enabled:
[    0.045323]   0 base 00C0000000 mask 7FC0000000 uncachable
[    0.050763]   1 base 00B0000000 mask 7FF0000000 uncachable
[    0.056202]   2 base 00A8000000 mask 7FF8000000 uncachable
[    0.061646]   3 base 00A4000000 mask 7FFC000000 uncachable
[    0.067086]   4 base 00A2000000 mask 7FFE000000 uncachable
[    0.072527]   5 base 00A1800000 mask 7FFF800000 uncachable
[    0.077961]   6 disabled
[    0.080461]   7 disabled
[    0.082962]   8 disabled
[    0.085464]   9 disabled
[    0.088211] x86/PAT: Configuration [0-7]: WB  WC  UC- UC  WB  WP  UC- WT=
 =20
[    0.095205] last_pfn =3D 0xa0000 max_arch_pfn =3D 0x400000000
[    0.100483] Scan for SMP in [mem 0x00000000-0x000003ff]
[    0.105669] Scan for SMP in [mem 0x0009fc00-0x0009ffff]
[    0.110843] Scan for SMP in [mem 0x000f0000-0x000fffff]
[    0.121293] found SMP MP-table at [mem 0x000fcdd0-0x000fcddf]
[    0.126831]   mpc: fcba0-fcd54
[    0.129897] Using GB pages for direct mapping
[    0.134675] RAMDISK: [mem 0x43cd97000-0x456ffffff]
[    0.139264] ACPI: Early table checksum verification disabled
[    0.144870] ACPI: RSDP 0x00000000000F05B0 000024 (v02 DELL  )
[    0.150559] ACPI: XSDT 0x000000009F4170A0 0000C4 (v01 DELL   CBX3     01=
072009 AMI  00010013)
[    0.159011] ACPI: FACP 0x000000009F439770 00010C (v05 DELL   CBX3     01=
072009 AMI  00010013)
[    0.167463] ACPI: DSDT 0x000000009F4171F8 022574 (v02 DELL   CBX3     01=
072009 INTL 20120913)
[    0.175912] ACPI: FACS 0x000000009FABEF80 000040
[    0.180482] ACPI: APIC 0x000000009F439880 0000BC (v03 DELL   CBX3     01=
072009 AMI  00010013)
[    0.188933] ACPI: FPDT 0x000000009F439940 000044 (v01 DELL   CBX3     01=
072009 AMI  00010013)
[    0.197385] ACPI: FIDT 0x000000009F439988 00009C (v01 DELL   CBX3     01=
072009 AMI  00010013)
[    0.205836] ACPI: MCFG 0x000000009F439A28 00003C (v01 DELL   CBX3     01=
072009 MSFT 00000097)
[    0.214286] ACPI: HPET 0x000000009F439A68 000038 (v01 DELL   CBX3     01=
072009 AMI. 0005000B)
[    0.222738] ACPI: SSDT 0x000000009F439AA0 00036D (v01 SataRe SataTabl 00=
001000 INTL 20120913)
[    0.231189] ACPI: SSDT 0x000000009F439E10 0053B2 (v02 SaSsdt SaSsdt   00=
003000 INTL 20120913)
[    0.239640] ACPI: UEFI 0x000000009F43F1C8 000042 (v01                 00=
000000      00000000)
[    0.248090] ACPI: LPIT 0x000000009F43F210 000094 (v01 INTEL  SKL      00=
000000 MSFT 0000005F)
[    0.256541] ACPI: SSDT 0x000000009F43F2A8 000248 (v02 INTEL  sensrhub 00=
000000 INTL 20120913)
[    0.264991] ACPI: SSDT 0x000000009F43F4F0 002BAE (v02 INTEL  PtidDevc 00=
001000 INTL 20120913)
[    0.273442] ACPI: SSDT 0x000000009F4420A0 000BE3 (v02 INTEL  Ther_Rvp 00=
001000 INTL 20120913)
[    0.281892] ACPI: DBGP 0x000000009F442C88 000034 (v01 INTEL           00=
000000 MSFT 0000005F)
[    0.290356] ACPI: DBG2 0x000000009F442CC0 000054 (v00 INTEL           00=
000000 MSFT 0000005F)
[    0.298820] ACPI: SSDT 0x000000009F442D18 000613 (v02 INTEL  DELL__MT 00=
000000 INTL 20120913)
[    0.307285] ACPI: SSDT 0x000000009F443330 000E73 (v02 CpuRef CpuSsdt  00=
003000 INTL 20120913)
[    0.315745] ACPI: SLIC 0x000000009F4441A8 000176 (v03 DELL   CBX3     01=
072009 MSFT 00010013)
[    0.324198] ACPI: DMAR 0x000000009F444320 0000A8 (v01 INTEL  SKL      00=
000001 INTL 00000001)
[    0.332647] ACPI: ASF! 0x000000009F4443C8 0000A5 (v32 INTEL   HCG     00=
000001 TFSM 000F4240)
[    0.341102] ACPI: Local APIC address 0xfee00000
[    0.345587] mapped APIC to ffffffffff5fc000 (        fee00000)
[    0.351493] No NUMA configuration found
[    0.355158] Faking a node at [mem 0x0000000000000000-0x0000000459ffffff]
[    0.361806] NODE_DATA(0) allocated [mem 0x459fd5000-0x459ffffff]
[    0.367957] cma: Reserved 200 MiB at 0x0000000430400000
[    0.372995] Zone ranges:
[    0.375478]   DMA      [mem 0x0000000000001000-0x0000000000ffffff]
[    0.381601]   DMA32    [mem 0x0000000001000000-0x00000000ffffffff]
[    0.387723]   Normal   [mem 0x0000000100000000-0x0000000459ffffff]
[    0.393848]   Device   empty
[    0.396695] Movable zone start for each node
[    0.400922] Early memory node ranges
[    0.404458]   node   0: [mem 0x0000000000001000-0x000000000009bfff]
[    0.410667]   node   0: [mem 0x0000000000100000-0x000000009916bfff]
[    0.416878]   node   0: [mem 0x00000000991b7000-0x000000009920afff]
[    0.423088]   node   0: [mem 0x0000000099a0c000-0x000000009f19efff]
[    0.429297]   node   0: [mem 0x000000009ffff000-0x000000009fffffff]
[    0.435507]   node   0: [mem 0x0000000100000000-0x0000000459ffffff]
[    0.441950] Zeroed struct page in unavailable ranges: 30481 pages
[    0.441951] Initmem setup node 0 [mem 0x0000000000001000-0x0000000459fff=
fff]
[    0.454822] On node 0 totalpages: 4163823
[    0.458788]   DMA zone: 64 pages used for memmap
[    0.463359]   DMA zone: 21 pages reserved
[    0.467325]   DMA zone: 3995 pages, LIFO batch:0
[    0.471946]   DMA32 zone: 10086 pages used for memmap
[    0.476900]   DMA32 zone: 645460 pages, LIFO batch:63
[    0.489709]   Normal zone: 54912 pages used for memmap
[    0.494644]   Normal zone: 3514368 pages, LIFO batch:63
[    0.500237] Reserving Intel graphics memory at [mem 0xa2000000-0xa3fffff=
f]
[    0.507074] ACPI: PM-Timer IO Port: 0x1808
[    0.510973] ACPI: Local APIC address 0xfee00000
[    0.515461] ACPI: LAPIC_NMI (acpi_id[0x01] high edge lint[0x1])
[    0.521322] ACPI: LAPIC_NMI (acpi_id[0x02] high edge lint[0x1])
[    0.527197] ACPI: LAPIC_NMI (acpi_id[0x03] high edge lint[0x1])
[    0.533071] ACPI: LAPIC_NMI (acpi_id[0x04] high edge lint[0x1])
[    0.538949] ACPI: LAPIC_NMI (acpi_id[0x05] high edge lint[0x1])
[    0.544822] ACPI: LAPIC_NMI (acpi_id[0x06] high edge lint[0x1])
[    0.550699] ACPI: LAPIC_NMI (acpi_id[0x07] high edge lint[0x1])
[    0.556563] ACPI: LAPIC_NMI (acpi_id[0x08] high edge lint[0x1])
[    0.562455] IOAPIC[0]: apic_id 2, version 32, address 0xfec00000, GSI 0-=
119
[    0.569329] ACPI: INT_SRC_OVR (bus 0 bus_irq 0 global_irq 2 dfl dfl)
[    0.575627] Int: type 0, pol 0, trig 0, bus 00, IRQ 00, APIC ID 2, APIC =
INT 02
[    0.582785] ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 9 high level)
[    0.589338] Int: type 0, pol 1, trig 3, bus 00, IRQ 09, APIC ID 2, APIC =
INT 09
[    0.596500] ACPI: IRQ0 used by override.
[    0.600379] Int: type 0, pol 0, trig 0, bus 00, IRQ 01, APIC ID 2, APIC =
INT 01
[    0.607537] Int: type 0, pol 0, trig 0, bus 00, IRQ 03, APIC ID 2, APIC =
INT 03
[    0.614695] Int: type 0, pol 0, trig 0, bus 00, IRQ 04, APIC ID 2, APIC =
INT 04
[    0.621853] Int: type 0, pol 0, trig 0, bus 00, IRQ 05, APIC ID 2, APIC =
INT 05
[    0.629012] Int: type 0, pol 0, trig 0, bus 00, IRQ 06, APIC ID 2, APIC =
INT 06
[    0.636170] Int: type 0, pol 0, trig 0, bus 00, IRQ 07, APIC ID 2, APIC =
INT 07
[    0.643329] Int: type 0, pol 0, trig 0, bus 00, IRQ 08, APIC ID 2, APIC =
INT 08
[    0.650487] ACPI: IRQ9 used by override.
[    0.654368] Int: type 0, pol 0, trig 0, bus 00, IRQ 0a, APIC ID 2, APIC =
INT 0a
[    0.661529] Int: type 0, pol 0, trig 0, bus 00, IRQ 0b, APIC ID 2, APIC =
INT 0b
[    0.668687] Int: type 0, pol 0, trig 0, bus 00, IRQ 0c, APIC ID 2, APIC =
INT 0c
[    0.675846] Int: type 0, pol 0, trig 0, bus 00, IRQ 0d, APIC ID 2, APIC =
INT 0d
[    0.683004] Int: type 0, pol 0, trig 0, bus 00, IRQ 0e, APIC ID 2, APIC =
INT 0e
[    0.690162] Int: type 0, pol 0, trig 0, bus 00, IRQ 0f, APIC ID 2, APIC =
INT 0f
[    0.697321] Using ACPI (MADT) for SMP configuration information
[    0.703187] ACPI: HPET id: 0x8086a701 base: 0xfed00000
[    0.708279] smpboot: Allowing 8 CPUs, 0 hotplug CPUs
[    0.713195] mapped IOAPIC to ffffffffff5fb000 (fec00000)
[    0.718466] PM: hibernation: Registered nosave memory: [mem 0x00000000-0=
x00000fff]
[    0.725962] PM: hibernation: Registered nosave memory: [mem 0x0009c000-0=
x0009cfff]
[    0.733466] PM: hibernation: Registered nosave memory: [mem 0x0009d000-0=
x0009ffff]
[    0.740971] PM: hibernation: Registered nosave memory: [mem 0x000a0000-0=
x000dffff]
[    0.748475] PM: hibernation: Registered nosave memory: [mem 0x000e0000-0=
x000fffff]
[    0.755981] PM: hibernation: Registered nosave memory: [mem 0x9916c000-0=
x9916cfff]
[    0.763492] PM: hibernation: Registered nosave memory: [mem 0x9916d000-0=
x991b6fff]
[    0.771010] PM: hibernation: Registered nosave memory: [mem 0x9920b000-0=
x99a0bfff]
[    0.778530] PM: hibernation: Registered nosave memory: [mem 0x9f19f000-0=
x9f3f6fff]
[    0.786048] PM: hibernation: Registered nosave memory: [mem 0x9f3f7000-0=
x9f444fff]
[    0.793560] PM: hibernation: Registered nosave memory: [mem 0x9f445000-0=
x9fabefff]
[    0.801066] PM: hibernation: Registered nosave memory: [mem 0x9fabf000-0=
x9fffefff]
[    0.808572] PM: hibernation: Registered nosave memory: [mem 0xa0000000-0=
xa00fffff]
[    0.816078] PM: hibernation: Registered nosave memory: [mem 0xa0100000-0=
xa1ffffff]
[    0.823582] PM: hibernation: Registered nosave memory: [mem 0xa2000000-0=
xa3ffffff]
[    0.831089] PM: hibernation: Registered nosave memory: [mem 0xa4000000-0=
xf7ffffff]
[    0.838593] PM: hibernation: Registered nosave memory: [mem 0xf8000000-0=
xfbffffff]
[    0.846100] PM: hibernation: Registered nosave memory: [mem 0xfc000000-0=
xfdffffff]
[    0.853603] PM: hibernation: Registered nosave memory: [mem 0xfe000000-0=
xfe010fff]
[    0.861109] PM: hibernation: Registered nosave memory: [mem 0xfe011000-0=
xfebfffff]
[    0.868614] PM: hibernation: Registered nosave memory: [mem 0xfec00000-0=
xfec00fff]
[    0.876121] PM: hibernation: Registered nosave memory: [mem 0xfec01000-0=
xfedfffff]
[    0.883626] PM: hibernation: Registered nosave memory: [mem 0xfee00000-0=
xfee00fff]
[    0.891131] PM: hibernation: Registered nosave memory: [mem 0xfee01000-0=
xfeffffff]
[    0.898636] PM: hibernation: Registered nosave memory: [mem 0xff000000-0=
xffffffff]
[    0.906142] [mem 0xa4000000-0xf7ffffff] available for PCI devices
[    0.912179] Booting paravirtualized kernel on bare hardware
[    0.917702] clocksource: refined-jiffies: mask: 0xffffffff max_cycles: 0=
xffffffff, max_idle_ns: 1910969940391419 ns
[    0.931664] setup_percpu: NR_CPUS:8192 nr_cpumask_bits:8 nr_cpu_ids:8 nr=
_node_ids:1
[    0.939210] percpu: Embedded 56 pages/cpu s192512 r8192 d28672 u262144
[    0.945570] pcpu-alloc: s192512 r8192 d28672 u262144 alloc=3D1*2097152
[    0.951863] pcpu-alloc: [0] 0 1 2 3 4 5 6 7=20
[    0.956102] Built 1 zonelists, mobility grouping on.  Total pages: 40987=
40
[    0.962903] Policy zone: Normal
[    0.966009] Kernel command line:  ip=3D::::lkp-skl-d01::dhcp root=3D/dev=
/ram0 user=3Dlkp job=3D/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kse=
lftests-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff=
23de2a2d064d95749-20200621-10547-1y430f0-2.yaml ARCH=3Dx86_64 kconfig=3Dx86=
_64-rhel-7.6 branch=3Dlinux-devel/devel-hourly-2020061608 commit=3Dd83f959b=
5e7a6378a4afbff23de2a2d064d95749 BOOT_IMAGE=3D/pkg/linux/x86_64-rhel-7.6/gc=
c-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5=
e7a6 erst_disable max_uptime=3D3600 RESULT_ROOT=3D/result/kernel-selftests/=
kselftests-x86-ucode=3D0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-r=
hel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/3 LKP_SERVER=3Dinn n=
okaslr selinux=3D0 debug apic=3Ddebug sysrq_always_enabled rcupdate.rcu_cpu=
_stall_timeout=3D100 net.ifnames=3D0 printk.devkmsg=3Don panic=3D-1 softloc=
kup_panic=3D1 nmi_watchdog=3Dpanic oops=3Dpanic load_ramdisk=3D2 prompt_ram=
disk=3D0 drbd.minor_count=3D8 systemd.log_level=3Derr ignore_loglevel conso=
le=3Dtty0=20
[    0.966223] sysrq: sysrq always enabled.
[    1.057487] Dentry cache hash table entries: 2097152 (order: 12, 1677721=
6 bytes, linear)
[    1.065615] Inode-cache hash table entries: 1048576 (order: 11, 8388608 =
bytes, linear)
[    1.073362] mem auto-init: stack:off, heap alloc:off, heap free:off
[    1.094739] Memory: 2663272K/16655292K available (14339K kernel code, 24=
78K rwdata, 4840K rodata, 2580K init, 4920K bss, 820116K reserved, 204800K =
cma-reserved)
[    1.108855] SLUB: HWalign=3D64, Order=3D0-3, MinObjects=3D0, CPUs=3D8, N=
odes=3D1
[    1.115293] Kernel/User page tables isolation: enabled
[    1.120385] ftrace: allocating 44514 entries in 174 pages
[    1.137332] ftrace: allocated 174 pages with 5 groups
[    1.142263] rcu: Hierarchical RCU implementation.
[    1.146836] rcu: 	RCU restricting CPUs from NR_CPUS=3D8192 to nr_cpu_ids=
=3D8.
[    1.153566] 	RCU CPU stall warnings timeout set to 100 (rcu_cpu_stall_ti=
meout).
[    1.160810] 	Trampoline variant of Tasks RCU enabled.
[    1.165811] 	Rude variant of Tasks RCU enabled.
[    1.170297] 	Tracing variant of Tasks RCU enabled.
[    1.175040] rcu: RCU calculated value of scheduler-enlistment delay is 1=
00 jiffies.
[    1.182632] rcu: Adjusting geometry for rcu_fanout_leaf=3D16, nr_cpu_ids=
=3D8
[    1.191393] NR_IRQS: 524544, nr_irqs: 2048, preallocated irqs: 16
[    1.197668] random: get_random_bytes called from start_kernel+0x46a/0x64=
8 with crng_init=3D0
[    1.199581] Console: colour VGA+ 80x25
[    1.244195] printk: console [tty0] enabled
[    1.248245] printk: console [ttyS0] enabled
[    1.248245] printk: console [ttyS0] enabled
[    1.256533] printk: bootconsole [earlyser0] disabled
[    1.256533] printk: bootconsole [earlyser0] disabled
[    1.266397] ACPI: Core revision 20200528
[    1.270632] clocksource: hpet: mask: 0xffffffff max_cycles: 0xffffffff, =
max_idle_ns: 79635855245 ns
[    1.279851] APIC: Switch to symmetric I/O mode setup
[    1.284936] DMAR: Host address width 39
[    1.288898] DMAR: DRHD base: 0x000000fed90000 flags: 0x0
[    1.294331] DMAR: dmar0: reg_base_addr fed90000 ver 1:0 cap 1c0000c40660=
462 ecap 7e3ff0505e
[    1.302819] DMAR: DRHD base: 0x000000fed91000 flags: 0x1
[    1.308250] DMAR: dmar1: reg_base_addr fed91000 ver 1:0 cap d2008c406604=
62 ecap f050da
[    1.316306] DMAR: RMRR base: 0x0000009f271000 end: 0x0000009f290fff
[    1.322688] DMAR: RMRR base: 0x000000a1800000 end: 0x000000a3ffffff
[    1.329071] DMAR: [Firmware Bug]: No firmware reserved region can cover =
this RMRR [0x00000000a1800000-0x00000000a3ffffff], contact BIOS vendor for =
fixes
[    1.342830] DMAR: [Firmware Bug]: Your BIOS is broken; bad RMRR [0x00000=
000a1800000-0x00000000a3ffffff]
[    1.342830] BIOS vendor: Dell Inc.; Ver: 1.2.8; Product Version:=20
[    1.358441] DMAR-IR: IOAPIC id 2 under DRHD base  0xfed91000 IOMMU 1
[    1.364909] DMAR-IR: HPET id 0 under DRHD base 0xfed91000
[    1.370427] DMAR-IR: x2apic is disabled because BIOS sets x2apic opt out=
 bit.
[    1.370427] DMAR-IR: Use 'intremap=3Dno_x2apic_optout' to override the B=
IOS setting.
[    1.385519] DMAR-IR: IRQ remapping was enabled on dmar0 but we are not i=
n kdump mode
[    1.393538] DMAR-IR: IRQ remapping was enabled on dmar1 but we are not i=
n kdump mode
[    1.402652] DMAR-IR: Enabled IRQ remapping in xapic mode
[    1.408058] x2apic: IRQ remapping doesn't support X2APIC mode
[    1.413932] masked ExtINT on CPU#0
[    1.421210] ENABLING IO-APIC IRQs
[    1.424629] init IO_APIC IRQs
[    1.427701]  apic 2 pin 0 not connected
[    1.431639] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.445206] IOAPIC[0]: Set routing entry (2-1 -> 0xef -> IRQ 1 Mode:0 Ac=
tive:0 Dest:1)
[    1.453240] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:30 Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.466806] IOAPIC[0]: Set routing entry (2-2 -> 0x30 -> IRQ 0 Mode:0 Ac=
tive:0 Dest:1)
[    1.474840] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.488423] IOAPIC[0]: Set routing entry (2-3 -> 0xef -> IRQ 3 Mode:0 Ac=
tive:0 Dest:1)
[    1.496470] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.510667] IOAPIC[0]: Set routing entry (2-4 -> 0xef -> IRQ 4 Mode:0 Ac=
tive:0 Dest:1)
[    1.518703] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.532269] IOAPIC[0]: Set routing entry (2-5 -> 0xef -> IRQ 5 Mode:0 Ac=
tive:0 Dest:1)
[    1.540302] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.553868] IOAPIC[0]: Set routing entry (2-6 -> 0xef -> IRQ 6 Mode:0 Ac=
tive:0 Dest:1)
[    1.561901] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.575469] IOAPIC[0]: Set routing entry (2-7 -> 0xef -> IRQ 7 Mode:0 Ac=
tive:0 Dest:1)
[    1.583501] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.597068] IOAPIC[0]: Set routing entry (2-8 -> 0xef -> IRQ 8 Mode:0 Ac=
tive:0 Dest:1)
[    1.605099] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.618664] IOAPIC[0]: Set routing entry (2-9 -> 0xef -> IRQ 9 Mode:1 Ac=
tive:0 Dest:1)
[    1.626698] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.640263] IOAPIC[0]: Set routing entry (2-10 -> 0xef -> IRQ 10 Mode:0 =
Active:0 Dest:1)
[    1.648468] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.662032] IOAPIC[0]: Set routing entry (2-11 -> 0xef -> IRQ 11 Mode:0 =
Active:0 Dest:1)
[    1.670237] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.683801] IOAPIC[0]: Set routing entry (2-12 -> 0xef -> IRQ 12 Mode:0 =
Active:0 Dest:1)
[    1.692006] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.705573] IOAPIC[0]: Set routing entry (2-13 -> 0xef -> IRQ 13 Mode:0 =
Active:0 Dest:1)
[    1.713778] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.727366] IOAPIC[0]: Set routing entry (2-14 -> 0xef -> IRQ 14 Mode:0 =
Active:0 Dest:1)
[    1.735585] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    1.749171] IOAPIC[0]: Set routing entry (2-15 -> 0xef -> IRQ 15 Mode:0 =
Active:0 Dest:1)
[    1.757374]  apic 2 pin 16 not connected
[    1.761395]  apic 2 pin 17 not connected
[    1.765416]  apic 2 pin 18 not connected
[    1.769438]  apic 2 pin 19 not connected
[    1.773460]  apic 2 pin 20 not connected
[    1.777481]  apic 2 pin 21 not connected
[    1.781502]  apic 2 pin 22 not connected
[    1.785524]  apic 2 pin 23 not connected
[    1.789546]  apic 2 pin 24 not connected
[    1.793568]  apic 2 pin 25 not connected
[    1.797588]  apic 2 pin 26 not connected
[    1.801609]  apic 2 pin 27 not connected
[    1.805629]  apic 2 pin 28 not connected
[    1.809654]  apic 2 pin 29 not connected
[    1.813677]  apic 2 pin 30 not connected
[    1.817697]  apic 2 pin 31 not connected
[    1.821718]  apic 2 pin 32 not connected
[    1.825738]  apic 2 pin 33 not connected
[    1.829759]  apic 2 pin 34 not connected
[    1.833781]  apic 2 pin 35 not connected
[    1.837804]  apic 2 pin 36 not connected
[    1.841827]  apic 2 pin 37 not connected
[    1.845848]  apic 2 pin 38 not connected
[    1.849869]  apic 2 pin 39 not connected
[    1.853891]  apic 2 pin 40 not connected
[    1.857913]  apic 2 pin 41 not connected
[    1.861935]  apic 2 pin 42 not connected
[    1.865957]  apic 2 pin 43 not connected
[    1.869979]  apic 2 pin 44 not connected
[    1.874000]  apic 2 pin 45 not connected
[    1.878022]  apic 2 pin 46 not connected
[    1.882043]  apic 2 pin 47 not connected
[    1.886064]  apic 2 pin 48 not connected
[    1.890086]  apic 2 pin 49 not connected
[    1.894108]  apic 2 pin 50 not connected
[    1.898130]  apic 2 pin 51 not connected
[    1.902153]  apic 2 pin 52 not connected
[    1.906177]  apic 2 pin 53 not connected
[    1.910197]  apic 2 pin 54 not connected
[    1.914218]  apic 2 pin 55 not connected
[    1.918239]  apic 2 pin 56 not connected
[    1.922259]  apic 2 pin 57 not connected
[    1.926282]  apic 2 pin 58 not connected
[    1.930304]  apic 2 pin 59 not connected
[    1.934326]  apic 2 pin 60 not connected
[    1.938348]  apic 2 pin 61 not connected
[    1.942371]  apic 2 pin 62 not connected
[    1.946392]  apic 2 pin 63 not connected
[    1.950413]  apic 2 pin 64 not connected
[    1.954435]  apic 2 pin 65 not connected
[    1.958463]  apic 2 pin 66 not connected
[    1.962490]  apic 2 pin 67 not connected
[    1.966518]  apic 2 pin 68 not connected
[    1.970549]  apic 2 pin 69 not connected
[    1.974577]  apic 2 pin 70 not connected
[    1.978607]  apic 2 pin 71 not connected
[    1.982636]  apic 2 pin 72 not connected
[    1.986661]  apic 2 pin 73 not connected
[    1.990683]  apic 2 pin 74 not connected
[    1.994704]  apic 2 pin 75 not connected
[    1.998729]  apic 2 pin 76 not connected
[    2.002750]  apic 2 pin 77 not connected
[    2.006772]  apic 2 pin 78 not connected
[    2.010795]  apic 2 pin 79 not connected
[    2.014818]  apic 2 pin 80 not connected
[    2.018839]  apic 2 pin 81 not connected
[    2.022859]  apic 2 pin 82 not connected
[    2.026881]  apic 2 pin 83 not connected
[    2.030903]  apic 2 pin 84 not connected
[    2.034925]  apic 2 pin 85 not connected
[    2.038947]  apic 2 pin 86 not connected
[    2.042968]  apic 2 pin 87 not connected
[    2.046991]  apic 2 pin 88 not connected
[    2.051014]  apic 2 pin 89 not connected
[    2.055036]  apic 2 pin 90 not connected
[    2.059057]  apic 2 pin 91 not connected
[    2.063079]  apic 2 pin 92 not connected
[    2.067102]  apic 2 pin 93 not connected
[    2.071122]  apic 2 pin 94 not connected
[    2.075144]  apic 2 pin 95 not connected
[    2.079166]  apic 2 pin 96 not connected
[    2.083187]  apic 2 pin 97 not connected
[    2.087211]  apic 2 pin 98 not connected
[    2.091233]  apic 2 pin 99 not connected
[    2.095256]  apic 2 pin 100 not connected
[    2.099365]  apic 2 pin 101 not connected
[    2.103472]  apic 2 pin 102 not connected
[    2.107582]  apic 2 pin 103 not connected
[    2.111690]  apic 2 pin 104 not connected
[    2.115798]  apic 2 pin 105 not connected
[    2.119905]  apic 2 pin 106 not connected
[    2.124014]  apic 2 pin 107 not connected
[    2.128124]  apic 2 pin 108 not connected
[    2.132233]  apic 2 pin 109 not connected
[    2.136341]  apic 2 pin 110 not connected
[    2.140450]  apic 2 pin 111 not connected
[    2.144559]  apic 2 pin 112 not connected
[    2.148666]  apic 2 pin 113 not connected
[    2.152775]  apic 2 pin 114 not connected
[    2.156883]  apic 2 pin 115 not connected
[    2.160990]  apic 2 pin 116 not connected
[    2.165098]  apic 2 pin 117 not connected
[    2.169206]  apic 2 pin 118 not connected
[    2.173314]  apic 2 pin 119 not connected
[    2.177572] ..TIMER: vector=3D0x30 apic1=3D0 pin1=3D2 apic2=3D-1 pin2=3D=
-1
[    2.187945] clocksource: tsc-early: mask: 0xffffffffffffffff max_cycles:=
 0x3101f59f5e6, max_idle_ns: 440795259996 ns
[    2.198578] Calibrating delay loop (skipped), value calculated using tim=
er frequency.. 6799.81 BogoMIPS (lpj=3D3399906)
[    2.199577] pid_max: default: 32768 minimum: 301
[    2.200589] LSM: Security Framework initializing
[    2.201581] Yama: becoming mindful.
[    2.202588] AppArmor: AppArmor initialized
[    2.203604] Mount-cache hash table entries: 32768 (order: 6, 262144 byte=
s, linear)
[    2.204598] Mountpoint-cache hash table entries: 32768 (order: 6, 262144=
 bytes, linear)
Poking KASLR using RDRAND RDTSC...
[    2.209066] mce: CPU0: Thermal monitoring enabled (TM1)
[    2.209588] process: using mwait in idle threads
[    2.210579] Last level iTLB entries: 4KB 64, 2MB 8, 4MB 8
[    2.211577] Last level dTLB entries: 4KB 64, 2MB 0, 4MB 0, 1GB 4
[    2.212579] Spectre V1 : Mitigation: usercopy/swapgs barriers and __user=
 pointer sanitization
[    2.213580] Spectre V2 : Mitigation: Full generic retpoline
[    2.214577] Spectre V2 : Spectre v2 / SpectreRSB mitigation: Filling RSB=
 on context switch
[    2.215577] Spectre V2 : Enabling Restricted Speculation for firmware ca=
lls
[    2.216579] Spectre V2 : mitigation: Enabling conditional Indirect Branc=
h Prediction Barrier
[    2.217577] Spectre V2 : User space: Mitigation: STIBP via seccomp and p=
rctl
[    2.218579] Speculative Store Bypass: Mitigation: Speculative Store Bypa=
ss disabled via prctl and seccomp
[    2.219579] TAA: Mitigation: Clear CPU buffers
[    2.220577] MDS: Mitigation: Clear CPU buffers
[    2.222612] Freeing SMP alternatives memory: 40K
[    2.225691] smpboot: CPU0: Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz (fami=
ly: 0x6, model: 0x5e, stepping: 0x3)
[    2.226634] Performance Events: PEBS fmt3+, Skylake events, 32-deep LBR,=
 full-width counters, Intel PMU driver.
[    2.227578] ... version:                4
[    2.228577] ... bit width:              48
[    2.229577] ... generic registers:      4
[    2.230577] ... value mask:             0000ffffffffffff
[    2.231577] ... max period:             00007fffffffffff
[    2.232577] ... fixed-purpose events:   3
[    2.233577] ... event mask:             000000070000000f
[    2.234607] rcu: Hierarchical SRCU implementation.
[    2.236407] NMI watchdog: Enabled. Permanently consumes one hw-PMU count=
er.
[    2.236631] smp: Bringing up secondary CPUs ...
[    2.237628] x86: Booting SMP configuration:
[    2.238579] .... node  #0, CPUs:      #1
[    0.977036] masked ExtINT on CPU#1
[    2.246308]  #2
[    0.977036] masked ExtINT on CPU#2
[    2.251882]  #3
[    0.977036] masked ExtINT on CPU#3
[    2.257458]  #4
[    0.977036] masked ExtINT on CPU#4
[    2.263109] MDS CPU bug present and SMT on, data leak possible. See http=
s://www.kernel.org/doc/html/latest/admin-guide/hw-vuln/mds.html for more de=
tails.
[    2.263578] TAA CPU bug present and SMT on, data leak possible. See http=
s://www.kernel.org/doc/html/latest/admin-guide/hw-vuln/tsx_async_abort.html=
 for more details.
[    2.264650]  #5
[    0.977036] masked ExtINT on CPU#5
[    2.270112]  #6
[    0.977036] masked ExtINT on CPU#6
[    2.275680]  #7
[    0.977036] masked ExtINT on CPU#7
[    2.281254] smp: Brought up 1 node, 8 CPUs
[    2.281578] smpboot: Max logical packages: 1
[    2.282578] smpboot: Total of 8 processors activated (54398.49 BogoMIPS)
[    2.315580] node 0 initialised, 3241776 pages in 31ms
[    2.321950] devtmpfs: initialized
[    2.322609] x86/mm: Memory block size: 128MB
[    2.324714] PM: Registering ACPI NVS region [mem 0x9916c000-0x9916cfff] =
(4096 bytes)
[    2.325579] PM: Registering ACPI NVS region [mem 0x9f445000-0x9fabefff] =
(6791168 bytes)
[    2.326680] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xfffffff=
f, max_idle_ns: 1911260446275000 ns
[    2.327581] futex hash table entries: 2048 (order: 5, 131072 bytes, line=
ar)
[    2.329040] pinctrl core: initialized pinctrl subsystem
[    2.329685] PM: RTC time: 01:31:44, date: 2020-06-21
[    2.330579] thermal_sys: Registered thermal governor 'fair_share'
[    2.330579] thermal_sys: Registered thermal governor 'bang_bang'
[    2.331577] thermal_sys: Registered thermal governor 'step_wise'
[    2.332577] thermal_sys: Registered thermal governor 'user_space'
[    2.333665] NET: Registered protocol family 16
[    2.335745] audit: initializing netlink subsys (disabled)
[    2.336584] audit: type=3D2000 audit(1592703102.163:1): state=3Dinitiali=
zed audit_enabled=3D0 res=3D1
[    2.344579] cpuidle: using governor menu
[    2.345696] ACPI FADT declares the system doesn't support PCIe ASPM, so =
disable it
[    2.346578] ACPI: bus type PCI registered
[    2.347578] acpiphp: ACPI Hot Plug PCI Controller Driver version: 0.5
[    2.348622] PCI: MMCONFIG for domain 0000 [bus 00-3f] at [mem 0xf8000000=
-0xfbffffff] (base 0xf8000000)
[    2.349579] PCI: MMCONFIG at [mem 0xf8000000-0xfbffffff] reserved in E820
[    2.350583] PCI: Using configuration type 1 for base access
[    2.353420] HugeTLB registered 1.00 GiB page size, pre-allocated 0 pages
[    2.353578] HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages
[    2.354615] ACPI: Added _OSI(Module Device)
[    2.355579] ACPI: Added _OSI(Processor Device)
[    2.356580] ACPI: Added _OSI(3.0 _SCP Extensions)
[    2.357578] ACPI: Added _OSI(Processor Aggregator Device)
[    2.358578] ACPI: Added _OSI(Linux-Dell-Video)
[    2.359578] ACPI: Added _OSI(Linux-Lenovo-NV-HDMI-Audio)
[    2.360578] ACPI: Added _OSI(Linux-HPI-Hybrid-Graphics)
[    2.381072] ACPI: 8 ACPI AML tables successfully acquired and loaded
[    2.383225] ACPI: [Firmware Bug]: BIOS _OSI(Linux) query ignored
[    2.385634] ACPI: Dynamic OEM Table Load:
[    2.386581] ACPI: SSDT 0xFFFF8881071C6000 0006E4 (v02 PmRef  Cpu0Ist  00=
003000 INTL 20120913)
[    2.388386] ACPI: \_PR_.CPU0: _OSC native thermal LVT Acked
[    2.389646] ACPI: Dynamic OEM Table Load:
[    2.390580] ACPI: SSDT 0xFFFF88810719F400 00037F (v02 PmRef  Cpu0Cst  00=
003001 INTL 20120913)
[    2.392342] ACPI: Dynamic OEM Table Load:
[    2.392579] ACPI: SSDT 0xFFFF888107275000 00008E (v02 PmRef  Cpu0Hwp  00=
003000 INTL 20120913)
[    2.394282] ACPI: Dynamic OEM Table Load:
[    2.394579] ACPI: SSDT 0xFFFF88845951A000 000130 (v02 PmRef  HwpLvt   00=
003000 INTL 20120913)
[    2.396730] ACPI: Dynamic OEM Table Load:
[    2.397581] ACPI: SSDT 0xFFFF8881071C7000 0005AA (v02 PmRef  ApIst    00=
003000 INTL 20120913)
[    2.399474] ACPI: Dynamic OEM Table Load:
[    2.399579] ACPI: SSDT 0xFFFF88810736C000 000119 (v02 PmRef  ApHwp    00=
003000 INTL 20120913)
[    2.401330] ACPI: Dynamic OEM Table Load:
[    2.401579] ACPI: SSDT 0xFFFF88810736C200 000119 (v02 PmRef  ApCst    00=
003000 INTL 20120913)
[    2.407215] ACPI: Interpreter enabled
[    2.407599] ACPI: (supports S0 S3 S4 S5)
[    2.408578] ACPI: Using IOAPIC for interrupt routing
[    2.409598] PCI: Using host bridge windows from ACPI; if necessary, use =
"pci=3Dnocrs" and report a bug
[    2.411112] ACPI: Enabled 7 GPEs in block 00 to 7F
[    2.412985] ACPI: Power Resource [PG00] (on)
[    2.413812] ACPI: Power Resource [PG01] (on)
[    2.414791] ACPI: Power Resource [PG02] (on)
[    2.417103] ACPI: Power Resource [WRST] (off)
[    2.417766] ACPI: Power Resource [WRST] (off)
[    2.418770] ACPI: Power Resource [WRST] (off)
[    2.419764] ACPI: Power Resource [WRST] (off)
[    2.420764] ACPI: Power Resource [WRST] (off)
[    2.421772] ACPI: Power Resource [WRST] (off)
[    2.422768] ACPI: Power Resource [WRST] (off)
[    2.423770] ACPI: Power Resource [WRST] (off)
[    2.424764] ACPI: Power Resource [WRST] (off)
[    2.425765] ACPI: Power Resource [WRST] (off)
[    2.426766] ACPI: Power Resource [WRST] (off)
[    2.427764] ACPI: Power Resource [WRST] (off)
[    2.428768] ACPI: Power Resource [WRST] (off)
[    2.429765] ACPI: Power Resource [WRST] (off)
[    2.430765] ACPI: Power Resource [WRST] (off)
[    2.431763] ACPI: Power Resource [WRST] (off)
[    2.432764] ACPI: Power Resource [WRST] (off)
[    2.433770] ACPI: Power Resource [WRST] (off)
[    2.434770] ACPI: Power Resource [WRST] (off)
[    2.435766] ACPI: Power Resource [WRST] (off)
[    2.444405] ACPI: Power Resource [FN00] (off)
[    2.444634] ACPI: Power Resource [FN01] (off)
[    2.445631] ACPI: Power Resource [FN02] (off)
[    2.446631] ACPI: Power Resource [FN03] (off)
[    2.447633] ACPI: Power Resource [FN04] (off)
[    2.449290] ACPI: PCI Root Bridge [PCI0] (domain 0000 [bus 00-3e])
[    2.449581] acpi PNP0A08:00: _OSC: OS supports [ExtendedConfig ASPM Cloc=
kPM Segments MSI HPX-Type3]
[    2.451730] acpi PNP0A08:00: _OSC: OS now controls [PCIeHotplug SHPCHotp=
lug PME AER PCIeCapability LTR]
[    2.452578] acpi PNP0A08:00: FADT indicates ASPM is unsupported, using B=
IOS configuration
[    2.454010] PCI host bridge to bus 0000:00
[    2.454579] pci_bus 0000:00: root bus resource [io  0x0000-0x0cf7 window]
[    2.455578] pci_bus 0000:00: root bus resource [io  0x0d00-0xffff window]
[    2.456579] pci_bus 0000:00: root bus resource [mem 0x000a0000-0x000bfff=
f window]
[    2.457578] pci_bus 0000:00: root bus resource [mem 0xa4000000-0xf7fffff=
f window]
[    2.458578] pci_bus 0000:00: root bus resource [mem 0xfd000000-0xfe7ffff=
f window]
[    2.459578] pci_bus 0000:00: root bus resource [bus 00-3e]
[    2.460584] pci 0000:00:00.0: [8086:191f] type 00 class 0x060000
[    2.461778] pci 0000:00:01.0: [8086:1901] type 01 class 0x060400
[    2.462611] pci 0000:00:01.0: PME# supported from D0 D3hot D3cold
[    2.463713] pci 0000:00:02.0: [8086:1912] type 00 class 0x030000
[    2.464585] pci 0000:00:02.0: reg 0x10: [mem 0xf6000000-0xf6ffffff 64bit]
[    2.465581] pci 0000:00:02.0: reg 0x18: [mem 0xe0000000-0xefffffff 64bit=
 pref]
[    2.466580] pci 0000:00:02.0: reg 0x20: [io  0xf000-0xf03f]
[    2.467727] pci 0000:00:14.0: [8086:a12f] type 00 class 0x0c0330
[    2.468595] pci 0000:00:14.0: reg 0x10: [mem 0xf7030000-0xf703ffff 64bit]
[    2.469631] pci 0000:00:14.0: PME# supported from D3hot D3cold
[    2.470678] pci 0000:00:14.2: [8086:a131] type 00 class 0x118000
[    2.471594] pci 0000:00:14.2: reg 0x10: [mem 0xf704e000-0xf704efff 64bit]
[    2.472710] pci 0000:00:16.0: [8086:a13a] type 00 class 0x078000
[    2.473599] pci 0000:00:16.0: reg 0x10: [mem 0xf704d000-0xf704dfff 64bit]
[    2.474639] pci 0000:00:16.0: PME# supported from D3hot
[    2.475701] pci 0000:00:17.0: [8086:a102] type 00 class 0x010601
[    2.476591] pci 0000:00:17.0: reg 0x10: [mem 0xf7048000-0xf7049fff]
[    2.477583] pci 0000:00:17.0: reg 0x14: [mem 0xf704c000-0xf704c0ff]
[    2.478583] pci 0000:00:17.0: reg 0x18: [io  0xf090-0xf097]
[    2.479583] pci 0000:00:17.0: reg 0x1c: [io  0xf080-0xf083]
[    2.480583] pci 0000:00:17.0: reg 0x20: [io  0xf060-0xf07f]
[    2.481583] pci 0000:00:17.0: reg 0x24: [mem 0xf704b000-0xf704b7ff]
[    2.482609] pci 0000:00:17.0: PME# supported from D3hot
[    2.483680] pci 0000:00:1c.0: [8086:a110] type 01 class 0x060400
[    2.484636] pci 0000:00:1c.0: PME# supported from D0 D3hot D3cold
[    2.485728] pci 0000:00:1f.0: [8086:a146] type 00 class 0x060100
[    2.486761] pci 0000:00:1f.2: [8086:a121] type 00 class 0x058000
[    2.487591] pci 0000:00:1f.2: reg 0x10: [mem 0xf7044000-0xf7047fff]
[    2.488709] pci 0000:00:1f.3: [8086:a170] type 00 class 0x040300
[    2.489601] pci 0000:00:1f.3: reg 0x10: [mem 0xf7040000-0xf7043fff 64bit]
[    2.490605] pci 0000:00:1f.3: reg 0x20: [mem 0xf7020000-0xf702ffff 64bit]
[    2.491619] pci 0000:00:1f.3: PME# supported from D3hot D3cold
[    2.492709] pci 0000:00:1f.4: [8086:a123] type 00 class 0x0c0500
[    2.493636] pci 0000:00:1f.4: reg 0x10: [mem 0xf704a000-0xf704a0ff 64bit]
[    2.494646] pci 0000:00:1f.4: reg 0x20: [io  0xf040-0xf05f]
[    2.495742] pci 0000:00:1f.6: [8086:15b7] type 00 class 0x020000
[    2.496602] pci 0000:00:1f.6: reg 0x10: [mem 0xf7000000-0xf701ffff]
[    2.497676] pci 0000:00:1f.6: PME# supported from D0 D3hot D3cold
[    2.498693] pci 0000:00:01.0: PCI bridge to [bus 01]
[    2.499629] pci 0000:02:00.0: [104c:8240] type 01 class 0x060400
[    2.500713] pci 0000:02:00.0: supports D1 D2
[    2.501680] pci 0000:00:1c.0: PCI bridge to [bus 02-03]
[    2.502627] pci_bus 0000:03: extended config space not accessible
[    2.503642] pci 0000:02:00.0: PCI bridge to [bus 03]
[    2.505702] ACPI: PCI Interrupt Link [LNKA] (IRQs *7 12), disabled.
[    2.506610] ACPI: PCI Interrupt Link [LNKB] (IRQs 3 *10), disabled.
[    2.507608] ACPI: PCI Interrupt Link [LNKC] (IRQs 4 *5), disabled.
[    2.508608] ACPI: PCI Interrupt Link [LNKD] (IRQs 6 *11), disabled.
[    2.509608] ACPI: PCI Interrupt Link [LNKE] (IRQs *7 11), disabled.
[    2.510608] ACPI: PCI Interrupt Link [LNKF] (IRQs *3 10), disabled.
[    2.511609] ACPI: PCI Interrupt Link [LNKG] (IRQs *4 5), disabled.
[    2.512608] ACPI: PCI Interrupt Link [LNKH] (IRQs 6 12) *11, disabled.
[    2.513948] iommu: Default domain type: Translated=20
[    2.514589] pci 0000:00:02.0: vgaarb: setting as boot VGA device
[    2.515577] pci 0000:00:02.0: vgaarb: VGA device added: decodes=3Dio+mem=
,owns=3Dio+mem,locks=3Dnone
[    2.515579] pci 0000:00:02.0: vgaarb: bridge control possible
[    2.516577] vgaarb: loaded
[    2.517628] SCSI subsystem initialized
[    2.518587] ACPI: bus type USB registered
[    2.519586] usbcore: registered new interface driver usbfs
[    2.520581] usbcore: registered new interface driver hub
[    2.521589] usbcore: registered new device driver usb
[    2.522590] pps_core: LinuxPPS API ver. 1 registered
[    2.523577] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo =
Giometti <giometti@linux.it>
[    2.524578] PTP clock support registered
[    2.525588] EDAC MC: Ver: 3.0.0
[    2.526628] PCI: Using ACPI for IRQ routing
[    2.534223] PCI: pci_cache_line_size set to 64 bytes
[    2.534608] e820: reserve RAM buffer [mem 0x0009c800-0x0009ffff]
[    2.535578] e820: reserve RAM buffer [mem 0x9916c000-0x9bffffff]
[    2.536578] e820: reserve RAM buffer [mem 0x9920b000-0x9bffffff]
[    2.537578] e820: reserve RAM buffer [mem 0x9f19f000-0x9fffffff]
[    2.538578] e820: reserve RAM buffer [mem 0x45a000000-0x45bffffff]
[    2.539645] NetLabel: Initializing
[    2.540578] NetLabel:  domain hash size =3D 128
[    2.541577] NetLabel:  protocols =3D UNLABELED CIPSOv4 CALIPSO
[    2.542587] NetLabel:  unlabeled traffic allowed by default
[    2.543697] hpet0: at MMIO 0xfed00000, IRQs 2, 8, 0, 0, 0, 0, 0, 0
[    2.544578] hpet0: 8 comparators, 64-bit 24.000000 MHz counter
[    2.547587] clocksource: Switched to clocksource tsc-early
[    2.570838] VFS: Disk quotas dquot_6.6.0
[    2.574912] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 byte=
s)
[    2.581994] AppArmor: AppArmor Filesystem Enabled
[    2.586855] pnp: PnP ACPI init
[    2.590193] system 00:00: [io  0x0a00-0x0a3f] has been reserved
[    2.596251] system 00:00: [io  0x0a40-0x0a7f] has been reserved
[    2.602300] system 00:00: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.609646] pnp 00:01: [dma 0 disabled]
[    2.613647] pnp 00:01: Plug and Play ACPI device, IDs PNP0501 (active)
[    2.620397] system 00:02: [io  0x0680-0x069f] has been reserved
[    2.626445] system 00:02: [io  0xffff] has been reserved
[    2.631885] system 00:02: [io  0xffff] has been reserved
[    2.637327] system 00:02: [io  0xffff] has been reserved
[    2.642783] system 00:02: [io  0x1800-0x18fe] has been reserved
[    2.648828] system 00:02: [io  0x164e-0x164f] has been reserved
[    2.654878] system 00:02: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.661839] system 00:03: [io  0x0800-0x087f] has been reserved
[    2.667889] system 00:03: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.674809] pnp 00:04: Plug and Play ACPI device, IDs PNP0b00 (active)
[    2.681482] system 00:05: [io  0x1854-0x1857] has been reserved
[    2.687531] system 00:05: Plug and Play ACPI device, IDs INT3f0d PNP0c02=
 (active)
[    2.695325] system 00:06: [mem 0xfed10000-0xfed17fff] has been reserved
[    2.702066] system 00:06: [mem 0xfed18000-0xfed18fff] has been reserved
[    2.708803] system 00:06: [mem 0xfed19000-0xfed19fff] has been reserved
[    2.715542] system 00:06: [mem 0xf8000000-0xfbffffff] has been reserved
[    2.722280] system 00:06: [mem 0xfed20000-0xfed3ffff] has been reserved
[    2.729020] system 00:06: [mem 0xfed90000-0xfed93fff] could not be reser=
ved
[    2.736106] system 00:06: [mem 0xfed45000-0xfed8ffff] has been reserved
[    2.742844] system 00:06: [mem 0xff000000-0xffffffff] has been reserved
[    2.749581] system 00:06: [mem 0xfee00000-0xfeefffff] could not be reser=
ved
[    2.756668] system 00:06: [mem 0xf7fe0000-0xf7ffffff] has been reserved
[    2.763406] system 00:06: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.770346] system 00:07: [mem 0xfd000000-0xfdabffff] has been reserved
[    2.777089] system 00:07: [mem 0xfdad0000-0xfdadffff] has been reserved
[    2.783827] system 00:07: [mem 0xfdb00000-0xfdffffff] has been reserved
[    2.790567] system 00:07: [mem 0xfe000000-0xfe01ffff] could not be reser=
ved
[    2.797653] system 00:07: [mem 0xfe036000-0xfe03bfff] has been reserved
[    2.804392] system 00:07: [mem 0xfe03d000-0xfe3fffff] has been reserved
[    2.811146] system 00:07: [mem 0xfe410000-0xfe7fffff] has been reserved
[    2.817897] system 00:07: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.824975] system 00:08: [io  0xff00-0xfffe] has been reserved
[    2.831037] system 00:08: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.838546] system 00:09: [mem 0xfdaf0000-0xfdafffff] has been reserved
[    2.845287] system 00:09: [mem 0xfdae0000-0xfdaeffff] has been reserved
[    2.852027] system 00:09: [mem 0xfdac0000-0xfdacffff] has been reserved
[    2.858767] system 00:09: Plug and Play ACPI device, IDs PNP0c02 (active)
[    2.866153] pnp: PnP ACPI: found 10 devices
[    2.875768] clocksource: acpi_pm: mask: 0xffffff max_cycles: 0xffffff, m=
ax_idle_ns: 2085701024 ns
[    2.884840] pci 0000:00:01.0: PCI bridge to [bus 01]
[    2.889939] pci 0000:02:00.0: PCI bridge to [bus 03]
[    2.895048] pci 0000:00:1c.0: PCI bridge to [bus 02-03]
[    2.900410] pci_bus 0000:00: resource 4 [io  0x0000-0x0cf7 window]
[    2.906715] pci_bus 0000:00: resource 5 [io  0x0d00-0xffff window]
[    2.913021] pci_bus 0000:00: resource 6 [mem 0x000a0000-0x000bffff windo=
w]
[    2.920018] pci_bus 0000:00: resource 7 [mem 0xa4000000-0xf7ffffff windo=
w]
[    2.927016] pci_bus 0000:00: resource 8 [mem 0xfd000000-0xfe7fffff windo=
w]
[    2.934098] NET: Registered protocol family 2
[    2.938683] tcp_listen_portaddr_hash hash table entries: 8192 (order: 5,=
 131072 bytes, linear)
[    2.947491] TCP established hash table entries: 131072 (order: 8, 104857=
6 bytes, linear)
[    2.955862] TCP bind hash table entries: 65536 (order: 8, 1048576 bytes,=
 linear)
[    2.963531] TCP: Hash tables configured (established 131072 bind 65536)
[    2.970290] UDP hash table entries: 8192 (order: 6, 262144 bytes, linear)
[    2.977228] UDP-Lite hash table entries: 8192 (order: 6, 262144 bytes, l=
inear)
[    2.984692] NET: Registered protocol family 1
[    2.989248] RPC: Registered named UNIX socket transport module.
[    2.995296] RPC: Registered udp transport module.
[    3.000132] RPC: Registered tcp transport module.
[    3.004968] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    3.011539] pci 0000:00:02.0: Video device with shadowed ROM at [mem 0x0=
00c0000-0x000dffff]
[    3.020140] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    3.033776] IOAPIC[0]: Set routing entry (2-16 -> 0xef -> IRQ 16 Mode:1 =
Active:1 Dest:1)
[    3.042124] pci 0000:00:14.0: quirk_usb_early_handoff+0x0/0x645 took 215=
28 usecs
[    3.049746] PCI: CLS 0 bytes, default 64
[    3.053830] Trying to unpack rootfs image as initramfs...
[    7.625855] Freeing initrd memory: 428452K
[    7.630307] PCI-DMA: Using software bounce buffering for IO (SWIOTLB)
[    7.636877] software IO TLB: mapped [mem 0x9b19f000-0x9f19f000] (64MB)
[    7.644639] Initialise system trusted keyrings
[    7.649229] Key type blacklist registered
[    7.653394] workingset: timestamp_bits=3D36 max_order=3D22 bucket_order=
=3D0
[    7.660727] zbud: loaded
[    7.663548] 9p: Installing v9fs 9p2000 file system support
[    7.675291] NET: Registered protocol family 38
[    7.679870] Key type asymmetric registered
[    7.684103] Asymmetric key parser 'x509' registered
[    7.689116] Block layer SCSI generic (bsg) driver version 0.4 loaded (ma=
jor 246)
[    7.696724] io scheduler mq-deadline registered
[    7.701388] io scheduler kyber registered
[    7.705564] atomic64_test: passed for x86-64 platform with CX8 and with =
SSE
[    7.712754] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    7.726390] IOAPIC[0]: Set routing entry (2-16 -> 0xef -> IRQ 16 Mode:1 =
Active:1 Dest:1)
[    7.734702] pcieport 0000:00:01.0: PME: Signaling with IRQ 122
[    7.740780] pcieport 0000:00:1c.0: PME: Signaling with IRQ 123
[    7.746773] pcieport 0000:00:1c.0: AER: enabled with IRQ 123
[    7.752626] shpchp: Standard Hot Plug PCI Controller Driver version: 0.4
[    7.759468] intel_idle: MWAIT substates: 0x142120
[    7.764305] intel_idle: v0.5.1 model 0x5E
[    7.768729] intel_idle: Local APIC timer is reliable in all C-states
[    7.775322] input: Sleep Button as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0=
C0E:00/input/input0
[    7.783870] ACPI: Sleep Button [SLPB]
[    7.787686] input: Power Button as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0=
C0C:00/input/input1
[    7.796227] ACPI: Power Button [PWRB]
[    7.800044] input: Power Button as /devices/LNXSYSTM:00/LNXPWRBN:00/inpu=
t/input2
[    7.807645] ACPI: Power Button [PWRF]
[    7.812572] thermal LNXTHERM:00: registered as thermal_zone0
[    7.818360] ACPI: Thermal Zone [TZ00] (28 C)
[    7.822842] thermal LNXTHERM:01: registered as thermal_zone1
[    7.828639] ACPI: Thermal Zone [TZ01] (30 C)
[    7.833089] ERST: Error Record Serialization Table (ERST) support is dis=
abled.
[    7.840529] ERST DBG: ERST support is disabled.
[    7.845304] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled
[    7.851768] 00:01: ttyS0 at I/O 0x3f8 (irq =3D 4, base_baud =3D 115200) =
is a 16550A
[    7.859811] Non-volatile memory driver v1.3
[    7.864180] Linux agpgart interface v0.103
[    7.869151] rdac: device handler registered
[    7.873535] hp_sw: device handler registered
[    7.877954] emc: device handler registered
[    7.882276] alua: device handler registered
[    7.886649] libphy: Fixed MDIO Bus: probed
[    7.890911] e1000: Intel(R) PRO/1000 Network Driver - version 7.3.21-k8-=
NAPI
[    7.898080] e1000: Copyright (c) 1999-2006 Intel Corporation.
[    7.905934] e1000e: Intel(R) PRO/1000 Network Driver - 3.2.6-k
[    7.911893] e1000e: Copyright(c) 1999 - 2015 Intel Corporation.
[    7.917995] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
[    7.931655] IOAPIC[0]: Set routing entry (2-19 -> 0xef -> IRQ 19 Mode:1 =
Active:1 Dest:1)
[    7.939973] e1000e 0000:00:1f.6: Interrupt Throttling Rate (ints/sec) se=
t to dynamic conservative mode
[    8.178074] e1000e 0000:00:1f.6 0000:00:1f.6 (uninitialized): registered=
 PHC clock
[    8.250150] e1000e 0000:00:1f.6 eth0: (PCI Express:2.5GT/s:Width x1) f4:=
8e:38:7c:5b:de
[    8.258313] e1000e 0000:00:1f.6 eth0: Intel(R) PRO/1000 Network Connecti=
on
[    8.265390] e1000e 0000:00:1f.6 eth0: MAC: 12, PHY: 12, PBA No: FFFFFF-0=
FF
[    8.272416] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.6.=
0-k
[    8.279506] igb: Copyright (c) 2007-2014 Intel Corporation.
[    8.285224] ixgbe: Intel(R) 10 Gigabit PCI Express Network Driver - vers=
ion 5.1.0-k
[    8.293072] ixgbe: Copyright (c) 1999-2016 Intel Corporation.
[    8.299127] i40e: Intel(R) Ethernet Connection XL710 Network Driver - ve=
rsion 2.8.20-k
[    8.307243] i40e: Copyright (c) 2013 - 2019 Intel Corporation.
[    8.313343] usbcore: registered new interface driver catc
[    8.318888] usbcore: registered new interface driver kaweth
[    8.324601] pegasus: v0.9.3 (2013/04/25), Pegasus/Pegasus II USB Etherne=
t driver
[    8.332192] usbcore: registered new interface driver pegasus
[    8.337983] usbcore: registered new interface driver rtl8150
[    8.343772] usbcore: registered new interface driver asix
[    8.349302] usbcore: registered new interface driver cdc_ether
[    8.355263] usbcore: registered new interface driver cdc_eem
[    8.361050] usbcore: registered new interface driver dm9601
[    8.366754] usbcore: registered new interface driver smsc75xx
[    8.372631] usbcore: registered new interface driver smsc95xx
[    8.378507] usbcore: registered new interface driver gl620a
[    8.384208] usbcore: registered new interface driver net1080
[    8.389997] usbcore: registered new interface driver plusb
[    8.395613] usbcore: registered new interface driver rndis_host
[    8.401660] usbcore: registered new interface driver cdc_subset
[    8.407707] usbcore: registered new interface driver zaurus
[    8.413409] usbcore: registered new interface driver MOSCHIP usb-etherne=
t driver
[    8.420997] usbcore: registered new interface driver int51x1
[    8.426784] usbcore: registered new interface driver ipheth
[    8.432486] usbcore: registered new interface driver sierra_net
[    8.438653] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
[    8.445320] ehci-pci: EHCI PCI platform driver
[    8.449904] ohci_hcd: USB 1.1 'Open' Host Controller (OHCI) Driver
[    8.456209] ohci-pci: OHCI PCI platform driver
[    8.460791] uhci_hcd: USB Universal Host Controller Interface driver
[    8.467378] xhci_hcd 0000:00:14.0: xHCI Host Controller
[    8.472857] xhci_hcd 0000:00:14.0: new USB bus registered, assigned bus =
number 1
[    8.481514] xhci_hcd 0000:00:14.0: hcc params 0x200077c1 hci version 0x1=
00 quirks 0x0000000001109810
[    8.490863] xhci_hcd 0000:00:14.0: cache line size of 64 is not supported
[    8.497890] usb usb1: New USB device found, idVendor=3D1d6b, idProduct=
=3D0002, bcdDevice=3D 5.07
[    8.506338] usb usb1: New USB device strings: Mfr=3D3, Product=3D2, Seri=
alNumber=3D1
[    8.513749] usb usb1: Product: xHCI Host Controller
[    8.518756] usb usb1: Manufacturer: Linux 5.7.0-01787-gd83f959b5e7a6 xhc=
i-hcd
[    8.526011] usb usb1: SerialNumber: 0000:00:14.0
[    8.530946] hub 1-0:1.0: USB hub found
[    8.534846] hub 1-0:1.0: 16 ports detected
[    8.539857] xhci_hcd 0000:00:14.0: xHCI Host Controller
[    8.545364] xhci_hcd 0000:00:14.0: new USB bus registered, assigned bus =
number 2
[    8.552979] xhci_hcd 0000:00:14.0: Host supports USB 3.0 SuperSpeed
[    8.559414] usb usb2: New USB device found, idVendor=3D1d6b, idProduct=
=3D0003, bcdDevice=3D 5.07
[    8.567872] usb usb2: New USB device strings: Mfr=3D3, Product=3D2, Seri=
alNumber=3D1
[    8.575283] usb usb2: Product: xHCI Host Controller
[    8.580294] usb usb2: Manufacturer: Linux 5.7.0-01787-gd83f959b5e7a6 xhc=
i-hcd
[    8.587549] usb usb2: SerialNumber: 0000:00:14.0
[    8.592471] hub 2-0:1.0: USB hub found
[    8.596371] hub 2-0:1.0: 10 ports detected
[    8.600964] usb: port power management may be unreliable
[    8.606559] usbcore: registered new interface driver usbserial_generic
[    8.613211] usbserial: USB Serial support registered for generic
[    8.619362] i8042: PNP: No PS/2 controller found.
[    8.624247] mousedev: PS/2 mouse device common for all mice
[    8.630166] rtc_cmos 00:04: RTC can wake from S4
[    8.635410] rtc_cmos 00:04: registered as rtc0
[    8.640148] rtc_cmos 00:04: setting system clock to 2020-06-21T01:31:51 =
UTC (1592703111)
[    8.648474] rtc_cmos 00:04: alarms up to one month, y3k, 242 bytes nvram=
, hpet irqs
[    8.656392] i801_smbus 0000:00:1f.4: SPD Write Disable is set
[    8.662297] i801_smbus 0000:00:1f.4: SMBus using PCI interrupt
[    8.669624] tsc: Refined TSC clocksource calibration: 3408.000 MHz
[    8.671121] iTCO_wdt: Intel TCO WatchDog Timer Driver v1.11
[    8.675944] clocksource: tsc: mask: 0xffffffffffffffff max_cycles: 0x311=
fd3cd494, max_idle_ns: 440795223879 ns
[    8.681745] iTCO_wdt: Found a Intel PCH TCO device (Version=3D4, TCOBASE=
=3D0x0400)
[    8.699273] clocksource: Switched to clocksource tsc
[    8.699401] iTCO_wdt: initialized. heartbeat=3D30 sec (nowayout=3D0)
[    8.710545] iTCO_vendor_support: vendor-support=3D0
[    8.715369] intel_pstate: Intel P-state driver initializing
[    8.721146] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 0 (-61)
[    8.728900] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 1 (-61)
[    8.736615] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 2 (-61)
[    8.744400] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 3 (-61)
[    8.752222] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 4 (-61)
[    8.760010] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 5 (-61)
[    8.768077] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 6 (-61)
[    8.775891] cpufreq: cpufreq_online: Failed to initialize policy for cpu=
: 7 (-61)
[    8.783861] hid: raw HID events driver (C) Jiri Kosina
[    8.789211] usbcore: registered new interface driver usbhid
[    8.794908] usbhid: USB HID core driver
[    8.798902] drop_monitor: Initializing network drop monitor service
[    8.805365] Initializing XFRM netlink socket
[    8.809817] NET: Registered protocol family 10
[    8.814586] Segment Routing with IPv6
[    8.818389] NET: Registered protocol family 17
[    8.822969] 9pnet: Installing 9P2000 support
[    8.827367] mpls_gso: MPLS GSO support
[    8.832204] microcode: sig=3D0x506e3, pf=3D0x2, revision=3D0xdc
[    8.837953] microcode: Microcode Update Driver: v2.2.
[    8.837955] IPI shorthand broadcast: enabled
[    8.847612] ... APIC ID:      00000000 (0)
[    8.848610] ... APIC VERSION: 01060015
[    8.848610] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.862620] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.865617] usb 1-4: new low-speed USB device number 2 using xhci_hcd
[    8.862620] 000000000000000000000000000000000000000000000000000000000000=
0000
[    8.870017] number of MP IRQ sources: 15.
[    8.870017] number of IO-APIC #2 registers: 120.
[    8.870018] testing the IO APIC.......................
[    8.897877] IO APIC #2......
[    8.900891] .... register #00: 02000000
[    8.904855] .......    : physical APIC id: 02
[    8.909336] .......    : Delivery Type: 0
[    8.913472] .......    : LTS          : 0
[    8.917609] .... register #01: 00770020
[    8.921571] .......     : max redirection entries: 77
[    8.926768] .......     : PRQ implemented: 0
[    8.931161] .......     : IO APIC version: 20
[    8.935641] .... register #02: 00000000
[    8.939603] .......     : arbitration: 00
[    8.943738] .... IRQ redirection table:
[    8.947702] IOAPIC 0:
[    8.950123]  pin00, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.958130]  pin01, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.966138]  pin02, enabled , edge , high, V(02), IRR(0), S(0), remapped=
, I(0001),  Z(0)
[    8.974404]  pin03, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.982411]  pin04, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.990419]  pin05, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    8.998425]  pin06, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.006463]  pin07, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.009746] usb 1-4: New USB device found, idVendor=3D14dd, idProduct=3D=
1007, bcdDevice=3D 0.00
[    9.014470]  pin08, enabled , edge , high, V(08), IRR(0), S(0), remapped=
, I(0007),  Z(0)
[    9.022849] usb 1-4: New USB device strings: Mfr=3D1, Product=3D2, Seria=
lNumber=3D7
[    9.031129]  pin09, enabled , level, high, V(09), IRR(0), S(0), remapped=
, I(0008),  Z(0)
[    9.038377] usb 1-4: Product: D2CIM-DVUSB
[    9.038378] usb 1-4: Manufacturer: Raritan
[    9.046676]  pin0a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.050812] usb 1-4: SerialNumber: HUX49000810000007
[    9.055044]  pin0b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(80), M(2)
[    9.069885] input: Raritan D2CIM-DVUSB as /devices/pci0000:00/0000:00:14=
=2E0/usb1/1-4/1-4:1.0/0003:14DD:1007.0001/input/input3
[    9.070183]  pin0c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.070193]  pin0d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.105548]  pin0e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.113554]  pin0f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.121558]  pin10, enabled , level, low , V(10), IRR(0), S(0), remapped=
, I(000F),  Z(0)
[    9.129709] hid-generic 0003:14DD:1007.0001: input,hidraw0: USB HID v1.1=
0 Keyboard [Raritan D2CIM-DVUSB] on usb-0000:00:14.0-4/input0
[    9.129850]  pin11, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.146174] input: Raritan D2CIM-DVUSB as /devices/pci0000:00/0000:00:14=
=2E0/usb1/1-4/1-4:1.1/0003:14DD:1007.0002/input/input4
[    9.149994]  pin12, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.161491] hid-generic 0003:14DD:1007.0002: input,hidraw1: USB HID v1.1=
0 Mouse [Raritan D2CIM-DVUSB] on usb-0000:00:14.0-4/input1
[    9.169356]  pin13, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.185863] input: Raritan D2CIM-DVUSB as /devices/pci0000:00/0000:00:14=
=2E0/usb1/1-4/1-4:1.2/0003:14DD:1007.0003/input/input5
[    9.189235]  pin14, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.200802] hid-generic 0003:14DD:1007.0003: input,hidraw2: USB HID v1.1=
0 Mouse [Raritan D2CIM-DVUSB] on usb-0000:00:14.0-4/input2
[    9.208601]  pin15, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.228481]  pin16, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.236486]  pin17, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.244494]  pin18, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.252499]  pin19, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.260516]  pin1a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.268536]  pin1b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.276554]  pin1c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.284567]  pin1d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(2)
[    9.292575]  pin1e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.300579]  pin1f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.308586]  pin20, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.316590]  pin21, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.324596]  pin22, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.332603]  pin23, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.340610]  pin24, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.348618]  pin25, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.356622]  pin26, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.364629]  pin27, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.372638]  pin28, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.380644]  pin29, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.388652]  pin2a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.396658]  pin2b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.404663]  pin2c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.412667]  pin2d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.420673]  pin2e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.428680]  pin2f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.436685]  pin30, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.444691]  pin31, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.452697]  pin32, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.460705]  pin33, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.468712]  pin34, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.476720]  pin35, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.484724]  pin36, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.492736]  pin37, disabled, edge , high, V(02), IRR(0), S(0), physical=
, D(00), M(2)
[    9.500753]  pin38, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.508774]  pin39, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.516795]  pin3a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.524807]  pin3b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(2)
[    9.532817]  pin3c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.540824]  pin3d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.548829]  pin3e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.556836]  pin3f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.564844]  pin40, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.572850]  pin41, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.580856]  pin42, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.588862]  pin43, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.596870]  pin44, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.604878]  pin45, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.612883]  pin46, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.620891]  pin47, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.628896]  pin48, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.636904]  pin49, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.644913]  pin4a, disabled, edge , high, V(01), IRR(0), S(0), logical =
, D(40), M(2)
[    9.652918]  pin4b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.660927]  pin4c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.668934]  pin4d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.676940]  pin4e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.684949]  pin4f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.692957]  pin50, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.700967]  pin51, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.708974]  pin52, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.716983]  pin53, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.724993]  pin54, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.733010]  pin55, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.741029]  pin56, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.749052]  pin57, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.757075]  pin58, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.765084]  pin59, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.773092]  pin5a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.781101]  pin5b, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.789108]  pin5c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.797115]  pin5d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.805126]  pin5e, disabled, edge , high, V(00), IRR(0), S(0), remapped=
, I(4144),  Z(2)
[    9.815414]  pin5f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.823423]  pin60, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.831432]  pin61, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.839443]  pin62, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.847449]  pin63, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.855455]  pin64, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.863463]  pin65, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.871469]  pin66, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.879476]  pin67, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.887484]  pin68, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.895488]  pin69, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.903509]  pin6a, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.911531]  pin6b, disabled, edge , high, V(08), IRR(0), S(0), physical=
, D(80), M(2)
[    9.919552]  pin6c, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.927571]  pin6d, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.935593]  pin6e, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.943601]  pin6f, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.951606]  pin70, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.959626]  pin71, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.967649]  pin72, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.975685]  pin73, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.983720]  pin74, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.991740]  pin75, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[    9.999770]  pin76, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[   10.007794]  pin77, disabled, edge , high, V(00), IRR(0), S(0), physical=
, D(00), M(0)
[   10.015806] IRQ to pin mappings:
[   10.019165] IRQ0 -> 0:2
[   10.021751] IRQ1 -> 0:1
[   10.024334] IRQ3 -> 0:3
[   10.026918] IRQ4 -> 0:4
[   10.029501] IRQ5 -> 0:5
[   10.032087] IRQ6 -> 0:6
[   10.034712] IRQ7 -> 0:7
[   10.037297] IRQ8 -> 0:8
[   10.039881] IRQ9 -> 0:9
[   10.042465] IRQ10 -> 0:10
[   10.045222] IRQ11 -> 0:11
[   10.047980] IRQ12 -> 0:12
[   10.050762] IRQ13 -> 0:13
[   10.053519] IRQ14 -> 0:14
[   10.056274] IRQ15 -> 0:15
[   10.059031] IRQ16 -> 0:16
[   10.061789] IRQ19 -> 0:19
[   10.064546] .................................... done.
[   10.069815] sched_clock: Marking stable (9093769852, 976036464)->(111312=
29948, -1061423632)
[   10.078569] registered taskstats version 1
[   10.082800] Loading compiled-in X.509 certificates
[   10.088652] Loaded X.509 cert 'Build time autogenerated kernel key: 0328=
e247500a04464bd2491a575342f060cc864b'
[   10.098788] zswap: loaded using pool lzo/zbud
[   10.103393] Key type ._fscrypt registered
[   10.107531] Key type .fscrypt registered
[   10.111581] Key type fscrypt-provisioning registered
[   10.119807] Key type big_key registered
[   10.125413] Key type encrypted registered
[   10.129552] AppArmor: AppArmor sha1 policy hashing enabled
[   10.135156] ima: No TPM chip found, activating TPM-bypass!
[   10.140804] ima: Allocated hash algorithm: sha1
[   10.145461] ima: No architecture policies found
[   10.150116] evm: Initialising EVM extended attributes:
[   10.155372] evm: security.selinux
[   10.158829] evm: security.apparmor
[   10.162360] evm: security.ima
[   10.165461] evm: security.capability
[   10.169165] evm: HMAC attrs: 0x1
[   10.173007] PM:   Magic number: 8:159:509
[   15.185109] e1000e 0000:00:1f.6 eth0: NIC Link is Up 1000 Mbps Full Dupl=
ex, Flow Control: None
[   15.196897] IPv6: ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready
[   15.208782] Sending DHCP requests ..
[   19.039932] random: fast init done
[   21.295665] ., OK
[   21.311835] IP-Config: Got DHCP answer from 192.168.3.2, my address is 1=
92.168.3.76
[   21.319664] IP-Config: Complete:
[   21.323025]      device=3Deth0, hwaddr=3Df4:8e:38:7c:5b:de, ipaddr=3D192=
=2E168.3.76, mask=3D255.255.255.0, gw=3D192.168.3.200
[   21.333435]      host=3Dlkp-skl-d01, domain=3Dlkp.intel.com, nis-domain=
=3D(none)
[   21.340414]      bootserver=3D192.168.3.200, rootserver=3D192.168.3.200,=
 rootpath=3D
[   21.340415]      nameserver0=3D192.168.3.200
[   21.353046] Freeing unused decrypted memory: 2040K
[   21.358330] Freeing unused kernel image (initmem) memory: 2580K
[   21.373732] Write protecting the kernel read-only data: 22528k
[   21.380227] Freeing unused kernel image (text/rodata gap) memory: 2044K
[   21.387300] Freeing unused kernel image (rodata/data gap) memory: 1304K
[   21.394085] rodata_test: all tests were successful
[   21.399008] Run /init as init process
[   21.402806]   with arguments:
[   21.405914]     /init
[   21.408330]     erst_disable
[   21.411348]     nokaslr
[   21.413935]   with environment:
[   21.417214]     HOME=3D/
[   21.419743]     TERM=3Dlinux
[   21.422587]     user=3Dlkp
[   21.425277]     job=3D/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-k=
selftests-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afb=
ff23de2a2d064d95749-20200621-10547-1y430f0-2.yaml
[   21.442576]     ARCH=3Dx86_64
[   21.445504]     kconfig=3Dx86_64-rhel-7.6
[   21.449468]     branch=3Dlinux-devel/devel-hourly-2020061608
[   21.455069]     commit=3Dd83f959b5e7a6378a4afbff23de2a2d064d95749
[   21.461099]     BOOT_IMAGE=3D/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e=
7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6
[   21.473402]     max_uptime=3D3600
[   21.476719]     RESULT_ROOT=3D/result/kernel-selftests/kselftests-x86-uc=
ode=3D0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83=
f959b5e7a6378a4afbff23de2a2d064d95749/3
[   21.493147]     LKP_SERVER=3Dinn
[   21.496334]     prompt_ramdisk=3D0
[   21.499721]     vga=3Dnormal
[   21.504342] systemd[1]: RTC configured in localtime, applying delta of 4=
80 minutes to system time.
[   21.515479] random: systemd: uninitialized urandom read (16 bytes read)
[   21.522437] random: systemd: uninitialized urandom read (16 bytes read)
[   21.529174] random: systemd: uninitialized urandom read (16 bytes read)


         Mounting RPC Pipe File System...
         Mounting POSIX Message Queue File System...
         Mounting Debug File System...
         Starting Journal Service...
         Starting Remount Root and Kernel File Systems...
         Starting Load Kern
[   21.694457] wmi_bus wmi_bus-PNP0C14:00: WQBC data block query control me=
thod not found
el Modules...
udev Control Socket.
         Mounting Huge Pages File System...
System.
rted Remount Roo
[   21.758690] IOAPIC[2]: Set IRTE entry (P:1 FPD:0 Dst_Mode:1 Redir_hint:1=
 Trig_Mode:0 Dlvry_Mode:0 Avail:0 Vector:EF Dest:00000100 SID:F0F8 SQ:0 SVT=
:1)
t and Kernel Fil
[   21.773383] IOAPIC[0]: Set routing entry (2-17 -> 0xef -> IRQ 17 Mode:1 =
Active:1 Dest:1)
e Systems.
arted Load Kerne
[   21.801810] ahci 0000:00:17.0: flags: 64bit ncq sntf pm led clo only pio=
 slum part ems deso sadm sds apst=20
l Modules.
         Starting Apply Kernel Variables...
      =20
[   21.817424] AVX2 version of gcm_enc/dec engaged.
  Mounting Confi
[   21.822741] AES CTR mode by8 optimization enabled
guration File System...
         Starting Create Static Device Nodes in /dev...
[   21.835008] scsi host0: ahci

         Start
[   21.838768] Error: Driver 'pcspkr' is already registered, aborting...
ing udev Coldplu
[   21.843615] scsi host1: ahci
g all Devices...
[   21.850864] scsi host2: ahci

         Start
[   21.855045] scsi host3: ahci
ing Load/Save Ra
[   21.859108] ata1: SATA max UDMA/133 abar m2048@0xf704b000 port 0xf704b10=
0 irq 127
ndom Seed...
] Mounted Config
[   21.885549] ata4: SATA max UDMA/133 abar m2048@0xf704b000 port 0xf704b28=
0 irq 127
uration File System.
         Starting Preprocess NFS configuration...
         Starting Raise network interfaces...
         Starting udev Kernel Device Manager...
         Starting Flush Journal to Persistent Storage...
0m] Reached targ
[   21.998213] i915 0000:00:02.0: vgaarb: deactivate vga console
et Network is Online.
[   22.006724] Console: switching to colour dummy device 80x25
[   22.012795] [drm] Supports vblank timestamp caching Rev 2 (21.10.2013).
[   22.030289] i915 0000:00:02.0: Direct firmware load for i915/skl_dmc_ver=
1_27.bin failed with error -2
[   22.039438] i915 0000:00:02.0: [drm] Failed to load DMC firmware i915/sk=
l_dmc_ver1_27.bin. Disabling runtime power management.
[   22.050722] i915 0000:00:02.0: [drm] DMC firmware homepage: https://git.=
kernel.org/pub/scm/linux/kernel/git/firmware/linux-firmware.git/tree/i915
0m] Started Flus
[   22.064498] [drm] Initialized i915 1.6.0 20200313 for 0000:00:02.0 on mi=
nor 0
h Journal to Persistent Storage.
[   22.073571] ACPI: Video Device [GFX0] (multi-head: yes  rom: no  post: n=
o)

[   22.082063] input: Video Bus as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0A08=
:00/LNXVIDEO:00/input/input7
         Starting Create Volatile Files and Directories...
         Starting Network Time Synchronization...
         Starting RPC bind portmap service...
         Starting Update UTMP about System Boot/
[   22.126002] mei_wdt 0000:00:16.0-05b79a6f-4628-4d7f-899d-a91514cb32ab: C=
ould not reg notif event ret=3D-22
Shutdown...
[   22.136703] fbcon: i915drmfb (fb0) is primary device
[   22.156497] mei_wdt: probe of 0000:00:16.0-05b79a6f-4628-4d7f-899d-a9151=
4cb32ab failed with error -22
[   22.162527] snd_hda_intel 0000:00:1f.3: bound 0000:00:02.0 (ops i915_aud=
io_component_bind_ops [i915])
[   22.162527] Console: switching to colour frame buffer device 160x64
[   22.178608] input: Dell WMI hotkeys as /devices/platform/PNP0C14:00/wmi_=
bus/wmi_bus-PNP0C14:00/9DBB5994-A997-11DA-B012-B622A1EF5492/input/input8
[   22.202735] ata1: SATA link up 6.0 Gbps (SStatus 133 SControl 300)
[   22.204237] i915 0000:00:02.0: fb0: i915drmfb frame buffer device
[   22.210492] ata4: SATA link down (SStatus 4 SControl 300)
[   22.240953] ata3: SATA link down (SStatus 4 SControl 300)
0m] Started RPC=20
[   22.253994] ata1.00: ATA-10: WDC WD10EZEX-75WN4A0, 01.01A01, max UDMA/133
[   22.261966] ata1.00: 1953525168 sectors, multi 16: LBA48 NCQ (depth 32),=
 AA
bind portmap ser
[   22.268924] ata2.00: ATAPI: PLDS DVD+/-RW DU-8A5LH, DD11, max UDMA/133
vice.
[   22.277502] ata1.00: configured for UDMA/133
[   22.281834] scsi 0:0:0:0: Direct-Access     ATA      WDC WD10EZEX-75W 1A=
01 PQ: 0 ANSI: 5
[   22.286279] ata2.00: configured for UDMA/133
et System Time Synchronized.
et RPC Port Mapp
[   22.344072] snd_hda_codec_realtek hdaudioC0D0:    speaker_outs=3D1 (0x14=
/0x0/0x0/0x0/0x0)
er.
[   22.353356] snd_hda_codec_realtek hdaudioC0D0:    hp_outs=3D1 (0x21/0x0/=
0x0/0x0/0x0)
[   22.361293] snd_hda_codec_realtek hdaudioC0D0:    mono: mono_out=3D0x0
[   22.367662] snd_hda_codec_realtek hdaudioC0D0:    inputs:
[   22.367693] snd_hda_codec_realtek hdaudioC0D0:      Headphone Mic=3D0x1a
0m] Started Update UTMP about System Boot/Shutdown.
[   22.391958] scsi 0:0:0:0: Attached scsi generic sg0 type 0
[   22.397986] scsi 1:0:0:0: Attached scsi generic sg1 type 5
[   22.398212] intel_rapl_common: Found RAPL domain package
[   22.408887] intel_rapl_common: Found RAPL domain core
[   22.408898] intel_rapl_common: Found RAPL domain uncore
0m] Reached target System Initialization.
[   22.463137] sd 0:0:0:0: [sda] 1953525168 512-byte logical blocks: (1.00 =
TB/932 GiB)
[   22.470845] sd 0:0:0:0: [sda] 4096-byte physical blocks
[   22.470910] sd 0:0:0:0: [sda] Write Protect is off
[   22.480955] sd 0:0:0:0: [sda] Mode Sense: 00 3a 00 00
        =20
[   22.486147] sd 0:0:0:0: [sda] Write cache: enabled, read cache: enabled,=
 doesn't support DPO or FUA
Starting System Logging Service...
         Starting /etc/rc.local Compatibility...
         Starting Permit User Sessions...
[   21.539711] rc.local[340]: PATH=3D/usr/local/sbin:/usr/local/bin:/usr/sb=
in:/usr/bin:/sbin:/bin:/lkp/lkp/src/bin
         Starting Login Service...
[   22.541294] input: HDA Intel PCH Headphone Mic as /devices/pci0000:00/00=
00:00:1f.3/sound/card0/input9
[   22.550911] input: HDA Intel PCH Line Out as /devices/pci0000:00/0000:00=
:1f.3/sound/card0/input10
0m] Started Dail
[   22.571031] input: HDA Intel PCH HDMI/DP,pcm=3D7 as /devices/pci0000:00/=
0000:00:1f.3/sound/card0/input12
y Cleanup of Tem
[   22.581535] input: HDA Intel PCH HDMI/DP,pcm=3D8 as /devices/pci0000:00/=
0000:00:1f.3/sound/card0/input13
porary Directories.
[   22.595005] input: HDA Intel PCH HDMI/DP,pcm=3D9 as /devices/pci0000:00/=
0000:00:1f.3/sound/card0/input14
LKP: HOSTNAME lkp-skl-d01, MAC f
[   22.606520] input: HDA Intel PCH HDMI/DP,pcm=3D10 as /devices/pci0000:00=
/0000:00:1f.3/sound/card0/input15
4:8e:38:7c:5b:de, kernel 5.7.0-01787-gd83f959b5e7a6 1, serial console /dev/=
ttyS0
         Starting LSB: Execute the kexec -e command to reboot system...
         Starting Load CPU microcode update...
         Starting LSB: Start and stop bmc-watchdog...
         Starting LKP bootstrap...
         Starting OpenBSD Secure Shell server...
         Starting LSB: Load kernel image with kexec...
[   22.980947]  sda: sda1 sda2 sda3
[   22.985274] sd 0:0:0:0: [sda] Attached SCSI disk
[   23.022220] sr 1:0:0:0: [sr0] scsi3-mmc drive: 24x/24x writer dvd-ram cd=
/rw xa/form2 cdda tray
[   23.031525] cdrom: Uniform CD-ROM driver Revision: 3.20
[   23.051840] sr 1:0:0:0: Attached scsi CD-ROM sr0
[   23.270584] raid6: avx2x4   gen() 29613 MB/s
[   23.292581] raid6: avx2x4   xor() 10999 MB/s
[   23.314597] raid6: avx2x2   gen() 36043 MB/s
[   23.335595] raid6: avx2x2   xor() 21456 MB/s
[   23.357581] raid6: avx2x1   gen() 31283 MB/s
[   23.378581] raid6: avx2x1   xor() 17920 MB/s
[   23.399598] raid6: sse2x4   gen() 15500 MB/s
[   23.421581] raid6: sse2x4   xor()  8078 MB/s
[   23.442583] raid6: sse2x2   gen() 15747 MB/s
[   23.463582] raid6: sse2x2   xor()  9574 MB/s
[   23.484581] raid6: sse2x1   gen() 13270 MB/s
[   23.505595] raid6: sse2x1   xor()  6948 MB/s
[   23.510479] raid6: using algorithm avx2x2 gen() 36043 MB/s
[   23.516532] raid6: .... xor() 21456 MB/s, rmw enabled
[   23.522198] raid6: using avx2x2 recovery algorithm
[   23.536232] xor: automatically using best checksumming function   avx   =
   =20
[   23.626467] Btrfs loaded, crc32c=3Dcrc32c-intel
[   23.631821] BTRFS: device label LKP-ROOTFS devid 1 transid 20544 /dev/sd=
a2 scanned by systemd-udevd (251)
[   27.002669] Kernel tests: Boot OK!
[   27.002671]=20
[   27.688167] random: crng init done
[   27.692054] random: 7 urandom warning(s) missed due to ratelimiting
[   30.831995] install debs round one: dpkg -i --force-confdef --force-depe=
nds /opt/deb/ntpdate_1%3a4.2.8p10+dfsg-3+deb9u2_amd64.deb
[   30.831997]=20
[   30.845896] /opt/deb/gcc-10-base_10-20200418-1_amd64.deb
[   30.845897]=20
[   30.853372] /opt/deb/libgcc-s1_10-20200418-1_amd64.deb
[   30.853373]=20
[   30.860775] /opt/deb/libssl1.1_1.1.0l-1~deb9u1_amd64.deb
[   30.860776]=20
[   30.868538] /opt/deb/libpython3.5-minimal_3.5.3-1+deb9u1_amd64.deb
[   30.868539]=20
[   30.877139] /opt/deb/python3.5-minimal_3.5.3-1+deb9u1_amd64.deb
[   30.877140]=20
[   30.885307] /opt/deb/python3-minimal_3.5.3-1_amd64.deb
[   30.885308]=20
[   30.892906] /opt/deb/libpython3.5-stdlib_3.5.3-1+deb9u1_amd64.deb
[   30.892907]=20
[   30.901246] /opt/deb/python3.5_3.5.3-1+deb9u1_amd64.deb
[   30.901247]=20
[   30.908766] /opt/deb/libpython3-stdlib_3.5.3-1_amd64.deb
[   30.908767]=20
[   30.916234] /opt/deb/dh-python_2.20170125_all.deb
[   30.916235]=20
[   30.923057] /opt/deb/python3_3.5.3-1_amd64.deb
[   30.923058]=20
[   30.929856] /opt/deb/uuid-runtime_2.29.2-1+deb9u1_amd64.deb
[   30.929857]=20
[   30.937727] /opt/deb/libatomic1_6.3.0-18+deb9u1_amd64.deb
[   30.937728]=20
[   30.945398] /opt/deb/libquadmath0_6.3.0-18+deb9u1_amd64.deb
[   30.945399]=20
[   30.953322] /opt/deb/libgcc-6-dev_6.3.0-18+deb9u1_amd64.deb
[   30.953324]=20
[   30.961086] /opt/deb/gcc-6_6.3.0-18+deb9u1_amd64.deb
[   30.961087]=20
[   30.968136] /opt/deb/gcc_4%3a6.3.0-4_amd64.deb
[   30.968137]=20
[   30.974731] /opt/deb/g++-6_6.3.0-18+deb9u1_amd64.deb
[   30.974732]=20
[   30.981799] /opt/deb/g++_4%3a6.3.0-4_amd64.deb
[   30.981800]=20
[   30.988512] /opt/deb/lib32gcc1_1%3a6.3.0-18+deb9u1_amd64.deb
[   30.988513]=20
[   30.996464] /opt/deb/libx32gcc1_1%3a6.3.0-18+deb9u1_amd64.deb
[   30.996465]=20
[   31.004568] /opt/deb/lib32atomic1_6.3.0-18+deb9u1_amd64.deb
[   31.004569]=20
[   31.012516] /opt/deb/libx32atomic1_6.3.0-18+deb9u1_amd64.deb
[   31.012517]=20
[   31.020529] /opt/deb/lib32quadmath0_6.3.0-18+deb9u1_amd64.deb
[   31.020530]=20
[   31.028567] /opt/deb/libx32quadmath0_6.3.0-18+deb9u1_amd64.deb
[   31.028568]=20
[   31.036695] /opt/deb/lib32gcc-6-dev_6.3.0-18+deb9u1_amd64.deb
[   31.036696]=20
[   31.044793] /opt/deb/libx32gcc-6-dev_6.3.0-18+deb9u1_amd64.deb
[   31.044794]=20
[   31.052987] /opt/deb/gcc-6-multilib_6.3.0-18+deb9u1_amd64.deb
[   31.052988]=20
[   31.061006] /opt/deb/gcc-multilib_4%3a6.3.0-4_amd64.deb
[   31.061007]=20
[   31.068316] /opt/deb/libdpkg-perl_1.18.25_all.deb
[   31.068317]=20
[   31.076314] /opt/deb/netcat-openbsd_1.130-3_amd64.deb
[   31.076315]=20
[   31.084687] /opt/deb/gawk_1%3a4.1.4+dfsg-1_amd64.deb
[   31.084688]=20
[   31.093114] Selecting previously unselected package ntpdate.
[   31.093116]=20
[   31.102536] (Reading database ... 16205 files and directories currently =
installed.)
[   31.102537]=20
[   31.114002] Preparing to unpack .../ntpdate_1%3a4.2.8p10+dfsg-3+deb9u2_a=
md64.deb ...
[   31.114003]=20
[   31.125171] Unpacking ntpdate (1:4.2.8p10+dfsg-3+deb9u2) ...
[   31.125172]=20
[   31.134408] Selecting previously unselected package gcc-10-base:amd64.
[   31.134409]=20
[   31.144635] Preparing to unpack .../gcc-10-base_10-20200418-1_amd64.deb =
=2E..
[   31.144637]=20
[   31.155035] Unpacking gcc-10-base:amd64 (10-20200418-1) ...
[   31.155036]=20
[   31.164215] Selecting previously unselected package libgcc-s1:amd64.
[   31.164216]=20
[   31.174193] Preparing to unpack .../libgcc-s1_10-20200418-1_amd64.deb ...
[   31.174193]=20
[   31.184329] Unpacking libgcc-s1:amd64 (10-20200418-1) ...
[   31.184330]=20
[   31.193491] Replacing files in old package libgcc1:amd64 (1:6.3.0-18+deb=
9u1) ...
[   31.193492]=20
[   31.204685] Preparing to unpack .../libssl1.1_1.1.0l-1~deb9u1_amd64.deb =
=2E..
[   31.204686]=20
[   31.215542] Unpacking libssl1.1:amd64 (1.1.0l-1~deb9u1) over (1.1.0f-3+d=
eb9u1) ...
[   31.215543]=20
[   31.227083] Selecting previously unselected package libpython3.5-minimal=
:amd64.
[   31.227084]=20
[   31.238443] Preparing to unpack .../libpython3.5-minimal_3.5.3-1+deb9u1_=
amd64.deb ...
[   31.238444]=20
[   31.250096] Unpacking libpython3.5-minimal:amd64 (3.5.3-1+deb9u1) ...
[   31.250097]=20
[   31.260347] Selecting previously unselected package python3.5-minimal.
[   31.260348]=20
[   31.270862] Preparing to unpack .../python3.5-minimal_3.5.3-1+deb9u1_amd=
64.deb ...
[   31.270863]=20
[   31.282007] Unpacking python3.5-minimal (3.5.3-1+deb9u1) ...
[   31.282008]=20
[   31.291371] Selecting previously unselected package python3-minimal.
[   31.291372]=20
[   31.301468] Preparing to unpack .../python3-minimal_3.5.3-1_amd64.deb ...
[   31.301469]=20
[   31.311796] Unpacking python3-minimal (3.5.3-1) ...
[   31.311796]=20
[   31.320700] Selecting previously unselected package libpython3.5-stdlib:=
amd64.
[   31.320701]=20
[   31.331925] Preparing to unpack .../libpython3.5-stdlib_3.5.3-1+deb9u1_a=
md64.deb ...
[   31.331926]=20
[   31.343421] Unpacking libpython3.5-stdlib:amd64 (3.5.3-1+deb9u1) ...
[   31.343422]=20
[   31.353419] Selecting previously unselected package python3.5.
[   31.353420]=20
[   31.363242] Preparing to unpack .../python3.5_3.5.3-1+deb9u1_amd64.deb .=
=2E.
[   31.363243]=20
[   31.373705] Unpacking python3.5 (3.5.3-1+deb9u1) ...
[   31.373706]=20
[   31.382668] Selecting previously unselected package libpython3-stdlib:am=
d64.
[   31.382669]=20
[   31.393596] Preparing to unpack .../libpython3-stdlib_3.5.3-1_amd64.deb =
=2E..
[   31.393597]=20
[   31.404171] Unpacking libpython3-stdlib:amd64 (3.5.3-1) ...
[   31.404172]=20
[   31.413503] Selecting previously unselected package dh-python.
[   31.413504]=20
[   31.423179] Preparing to unpack .../dh-python_2.20170125_all.deb ...
[   31.423180]=20
[   31.433034] Unpacking dh-python (2.20170125) ...
[   31.433035]=20
[   31.441394] Selecting previously unselected package python3.
[   31.441396]=20
[   31.450920] Preparing to unpack .../deb/python3_3.5.3-1_amd64.deb ...
[   31.450921]=20
[   31.460768] Unpacking python3 (3.5.3-1) ...
[   31.460768]=20
[   31.468768] Selecting previously unselected package uuid-runtime.
[   31.468769]=20
[   31.478789] Preparing to unpack .../uuid-runtime_2.29.2-1+deb9u1_amd64.d=
eb ...
[   31.478790]=20
[   31.489534] Unpacking uuid-runtime (2.29.2-1+deb9u1) ...
[   31.489535]=20
[   31.498552] Selecting previously unselected package libatomic1:amd64.
[   31.498553]=20
[   31.508874] Preparing to unpack .../libatomic1_6.3.0-18+deb9u1_amd64.deb=
 ...
[   31.508875]=20
[   31.519485] Unpacking libatomic1:amd64 (6.3.0-18+deb9u1) ...
[   31.519486]=20
[   31.528986] Selecting previously unselected package libquadmath0:amd64.
[   31.528987]=20
[   31.539555] Preparing to unpack .../libquadmath0_6.3.0-18+deb9u1_amd64.d=
eb ...
[   31.539555]=20
[   31.550342] Unpacking libquadmath0:amd64 (6.3.0-18+deb9u1) ...
[   31.550343]=20
[   31.560020] Selecting previously unselected package libgcc-6-dev:amd64.
[   31.560021]=20
[   31.570551] Preparing to unpack .../libgcc-6-dev_6.3.0-18+deb9u1_amd64.d=
eb ...
[   31.570552]=20
[   31.581398] Unpacking libgcc-6-dev:amd64 (6.3.0-18+deb9u1) ...
[   31.581400]=20
[   31.590889] Selecting previously unselected package gcc-6.
[   31.590890]=20
[   31.600214] Preparing to unpack .../gcc-6_6.3.0-18+deb9u1_amd64.deb ...
[   31.600215]=20
[   31.610245] Unpacking gcc-6 (6.3.0-18+deb9u1) ...
[   31.610246]=20
[   31.618454] Selecting previously unselected package gcc.
[   31.618455]=20
[   31.627450] Preparing to unpack .../deb/gcc_4%3a6.3.0-4_amd64.deb ...
[   31.627451]=20
[   31.637155] Unpacking gcc (4:6.3.0-4) ...
[   31.637156]=20
[   31.644838] Selecting previously unselected package g++-6.
[   31.644839]=20
[   31.654202] Preparing to unpack .../g++-6_6.3.0-18+deb9u1_amd64.deb ...
[   31.654203]=20
[   31.664177] Unpacking g++-6 (6.3.0-18+deb9u1) ...
[   31.664178]=20
[   31.672376] Selecting previously unselected package g++.
[   31.672377]=20
[   31.681437] Preparing to unpack .../deb/g++_4%3a6.3.0-4_amd64.deb ...
[   31.681438]=20
[   31.691073] Unpacking g++ (4:6.3.0-4) ...
[   31.691074]=20
[   31.698701] Selecting previously unselected package lib32gcc1.
[   31.698702]=20
[   31.708439] Preparing to unpack .../lib32gcc1_1%3a6.3.0-18+deb9u1_amd64.=
deb ...
[   31.708440]=20
[   31.719268] Unpacking lib32gcc1 (1:6.3.0-18+deb9u1) ...
[   31.719269]=20
[   31.728225] Selecting previously unselected package libx32gcc1.
[   31.728226]=20
[   31.738095] Preparing to unpack .../libx32gcc1_1%3a6.3.0-18+deb9u1_amd64=
=2Edeb ...
[   31.738096]=20
[   31.749014] Unpacking libx32gcc1 (1:6.3.0-18+deb9u1) ...
[   31.749015]=20
[   31.758013] Selecting previously unselected package lib32atomic1.
[   31.758014]=20
[   31.768020] Preparing to unpack .../lib32atomic1_6.3.0-18+deb9u1_amd64.d=
eb ...
[   31.768020]=20
[   31.778916] Unpacking lib32atomic1 (6.3.0-18+deb9u1) ...
[   31.778917]=20
[   31.787998] Selecting previously unselected package libx32atomic1.
[   31.787999]=20
[   31.798102] Preparing to unpack .../libx32atomic1_6.3.0-18+deb9u1_amd64.=
deb ...
[   31.798103]=20
[   31.809080] Unpacking libx32atomic1 (6.3.0-18+deb9u1) ...
[   31.809082]=20
[   31.818254] Selecting previously unselected package lib32quadmath0.
[   31.818255]=20
[   31.828472] Preparing to unpack .../lib32quadmath0_6.3.0-18+deb9u1_amd64=
=2Edeb ...
[   31.828473]=20
[   31.839788] Unpacking lib32quadmath0 (6.3.0-18+deb9u1) ...
[   31.839788]=20
[   31.849050] Selecting previously unselected package libx32quadmath0.
[   31.849051]=20
[   31.859473] Preparing to unpack .../libx32quadmath0_6.3.0-18+deb9u1_amd6=
4.deb ...
[   31.859474]=20
[   31.870450] Unpacking libx32quadmath0 (6.3.0-18+deb9u1) ...
[   31.870451]=20
[   31.879738] Selecting previously unselected package lib32gcc-6-dev.
[   31.879738]=20
[   31.889981] Preparing to unpack .../lib32gcc-6-dev_6.3.0-18+deb9u1_amd64=
=2Edeb ...
[   31.889982]=20
[   31.900957] Unpacking lib32gcc-6-dev (6.3.0-18+deb9u1) ...
[   31.900958]=20
[   31.910285] Selecting previously unselected package libx32gcc-6-dev.
[   31.910286]=20
[   31.920703] Preparing to unpack .../libx32gcc-6-dev_6.3.0-18+deb9u1_amd6=
4.deb ...
[   31.920705]=20
[   31.931837] Unpacking libx32gcc-6-dev (6.3.0-18+deb9u1) ...
[   31.931838]=20
[   31.941198] Selecting previously unselected package gcc-6-multilib.
[   31.941199]=20
[   31.951458] Preparing to unpack .../gcc-6-multilib_6.3.0-18+deb9u1_amd64=
=2Edeb ...
[   31.951459]=20
[   31.962425] Unpacking gcc-6-multilib (6.3.0-18+deb9u1) ...
[   31.962426]=20
[   31.971595] Selecting previously unselected package gcc-multilib.
[   31.971596]=20
[   31.981508] Preparing to unpack .../gcc-multilib_4%3a6.3.0-4_amd64.deb .=
=2E.
[   31.981508]=20
[   31.991870] Unpacking gcc-multilib (4:6.3.0-4) ...
[   31.991871]=20
[   32.000332] Selecting previously unselected package libdpkg-perl.
[   32.000333]=20
[   32.010335] Preparing to unpack .../libdpkg-perl_1.18.25_all.deb ...
[   32.010337]=20
[   32.020173] Unpacking libdpkg-perl (1.18.25) ...
[   32.020174]=20
[   32.028478] Selecting previously unselected package netcat-openbsd.
[   32.028478]=20
[   32.038511] Preparing to unpack .../netcat-openbsd_1.130-3_amd64.deb ...
[   32.038512]=20
[   32.048717] Unpacking netcat-openbsd (1.130-3) ...
[   32.048718]=20
[   32.057166] Selecting previously unselected package gawk.
[   32.057167]=20
[   32.066437] Preparing to unpack .../gawk_1%3a4.1.4+dfsg-1_amd64.deb ...
[   32.066438]=20
[   32.076416] Unpacking gawk (1:4.1.4+dfsg-1) ...
[   32.076417]=20
[   32.084537] Setting up gcc-10-base:amd64 (10-20200418-1) ...
[   32.084538]=20
[   32.093852] Setting up libgcc-s1:amd64 (10-20200418-1) ...
[   32.093853]=20
[   32.103038] Setting up libssl1.1:amd64 (1.1.0l-1~deb9u1) ...
[   32.103039]=20
[   32.112442] Setting up libpython3.5-minimal:amd64 (3.5.3-1+deb9u1) ...
[   32.112443]=20
[   32.122500] Setting up python3.5-minimal (3.5.3-1+deb9u1) ...
[   32.122501]=20
[   32.131779] Setting up python3-minimal (3.5.3-1) ...
[   32.131780]=20
[   32.140299] Setting up uuid-runtime (2.29.2-1+deb9u1) ...
[   32.140300]=20
[   32.149026] Adding group `uuidd' (GID 111) ...
[   32.149027]=20
[   32.156314] Done.
[   32.156315]=20
[   32.162515] Warning: The home dir /run/uuidd you specified can't be acce=
ssed: No such file or directory
[   32.162516]=20
[   32.175243] Adding system user `uuidd' (UID 108) ...
[   32.175244]=20
[   32.183887] Adding new user `uuidd' (UID 108) with group `uuidd' ...
[   32.183888]=20
[   32.193657] Not creating home directory `/run/uuidd'.
[   32.193658]=20
[   32.202195] Setting up libatomic1:amd64 (6.3.0-18+deb9u1) ...
[   32.202196]=20
[   32.211478] Setting up libquadmath0:amd64 (6.3.0-18+deb9u1) ...
[   32.211479]=20
[   32.220808] Setting up libdpkg-perl (1.18.25) ...
[   32.220809]=20
[   32.228894] Setting up netcat-openbsd (1.130-3) ...
[   32.228895]=20
[   32.237820] update-alternatives: using /bin/nc.openbsd to provide /bin/n=
c (nc) in auto mode
[   32.237821]=20
[   32.249516] Setting up gawk (1:4.1.4+dfsg-1) ...
[   32.249517]=20
[   32.257672] Setting up ntpdate (1:4.2.8p10+dfsg-3+deb9u2) ...
[   32.257672]=20
[   32.266794] Setting up dh-python (2.20170125) ...
[   32.266795]=20
[   32.275088] Setting up libgcc-6-dev:amd64 (6.3.0-18+deb9u1) ...
[   32.275089]=20
[   32.284293] Setting up gcc-6 (6.3.0-18+deb9u1) ...
[   32.284294]=20
[   32.292244] Setting up gcc (4:6.3.0-4) ...
[   32.292245]=20
[   32.299649] Setting up g++-6 (6.3.0-18+deb9u1) ...
[   32.299650]=20
[   32.307641] Setting up g++ (4:6.3.0-4) ...
[   32.307641]=20
[   32.315760] update-alternatives: using /usr/bin/g++ to provide /usr/bin/=
c++ (c++) in auto mode
[   32.315761]=20
[   32.327790] Setting up lib32gcc1 (1:6.3.0-18+deb9u1) ...
[   32.327791]=20
[   32.336531] Setting up libx32gcc1 (1:6.3.0-18+deb9u1) ...
[   32.336532]=20
[   32.345308] Setting up lib32atomic1 (6.3.0-18+deb9u1) ...
[   32.345308]=20
[   32.354221] Setting up libx32atomic1 (6.3.0-18+deb9u1) ...
[   32.354222]=20
[   32.363115] Setting up lib32quadmath0 (6.3.0-18+deb9u1) ...
[   32.363115]=20
[   32.372166] Setting up libx32quadmath0 (6.3.0-18+deb9u1) ...
[   32.372167]=20
[   32.381236] Setting up lib32gcc-6-dev (6.3.0-18+deb9u1) ...
[   32.381237]=20
[   32.390236] Setting up libx32gcc-6-dev (6.3.0-18+deb9u1) ...
[   32.390237]=20
[   32.399368] Setting up gcc-6-multilib (6.3.0-18+deb9u1) ...
[   32.399369]=20
[   32.408191] Setting up gcc-multilib (4:6.3.0-4) ...
[   32.408192]=20
[   32.416589] Setting up libpython3.5-stdlib:amd64 (3.5.3-1+deb9u1) ...
[   32.416590]=20
[   32.426359] Setting up python3.5 (3.5.3-1+deb9u1) ...
[   32.426359]=20
[   32.434927] Setting up libpython3-stdlib:amd64 (3.5.3-1) ...
[   32.434927]=20
[   32.443859] Setting up python3 (3.5.3-1) ...
[   32.443860]=20
[   32.451703] running python rtupdate hooks for python3.5...
[   32.451704]=20
[   32.460725] running python post-rtupdate hooks for python3.5...
[   32.460726]=20
[   32.470245] Processing triggers for libc-bin (2.24-11+deb9u3) ...
[   32.470246]=20
[   32.479817] Processing triggers for mime-support (3.60) ...
[   32.479818]=20
[   32.488938] Processing triggers for systemd (232-25+deb9u2) ...
[   32.488939]=20
[   33.009060] 21 Jun 09:33:57 ntpdate[979]: step time server 192.168.1.1 o=
ffset 28901.980917 sec
[   33.009061]=20
[   33.021408] BTRFS info (device sda2): disk space caching is enabled
[   33.028236] BTRFS info (device sda2): has skinny extents
[   33.473054] /lkp/lkp/src/bin/run-lkp
[   33.473060]=20
[   33.989818] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.002357] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.014759] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.027145] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.039694] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.052072] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.064388] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.076867] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.089174] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.101459] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.113975] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.126245] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.138536] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.151026] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.163305] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.175712] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.188120] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.200357] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.212612] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.225062] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.237268] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.249514] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.261888] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.274165] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.286365] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.298767] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.310968] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.323157] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.335523] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.347726] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.360064] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.372415] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.384554] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.396774] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.409086] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.421209] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.433337] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.445660] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.457791] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.469949] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.482258] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.494339] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.506430] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x00000000-0x00000fff], got write-back
[   34.518723] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   34.530860] x86/PAT: bmc-watchdog:1096 map pfn expected mapping type unc=
ached-minus for [mem 0x9f417000-0x9f417fff], got write-back
[   35.168713] RESULT_ROOT=3D/result/kernel-selftests/kselftests-x86-ucode=
=3D0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f95=
9b5e7a6378a4afbff23de2a2d064d95749/3
[   35.168716]=20
[   35.516135] job=3D/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kself=
tests-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23=
de2a2d064d95749-20200621-10547-1y430f0-2.yaml
[   35.516137]=20
[   36.909126] result_service=3Dinn:/result, RESULT_MNT=3D/inn/result, RESU=
LT_ROOT=3D/inn/result/kernel-selftests/kselftests-x86-ucode=3D0xdc/lkp-skl-=
d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbf=
f23de2a2d064d95749/3
[   36.909128]=20
[   36.933929] mount.nfs: try 1 time... mount.nfs -o vers=3D3 inn:/result /=
inn/result
[   36.933931]=20
[   36.947581] run-job /lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kse=
lftests-x86-ucode=3D0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff=
23de2a2d064d95749-20200621-10547-1y430f0-2.yaml
[   36.947583]=20
[   38.732861] process 'testing/selftests/x86/test_syscall_vdso_32' started=
 with executable stack
[   39.522052] /usr/bin/wget -q --timeout=3D1800 --tries=3D1 --local-encodi=
ng=3DUTF-8 http://inn:80/~lkp/cgi-bin/lkp-jobfile-append-var?job_file=3D/lk=
p/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=3D0xdc-d=
ebian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621=
-10547-1y430f0-2.yaml&job_state=3Drunning -O /dev/null
[   39.522054]=20
[   39.555515] target ucode: 0xdc
[   39.555516]=20
[   39.561917] current_version: dc, target_version: dc
[   39.561918]=20
[   39.571585] KERNEL SELFTESTS: linux_headers_dir is /usr/src/linux-header=
s-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749
[   39.571586]=20
[   39.586587] 2020-06-21 09:33:59 ln -sf /usr/bin/clang
[   39.586588]=20
[   39.595044] 2020-06-21 09:33:59 ln -sf /usr/bin/llc
[   39.595045]=20
[   39.604094] 2020-06-21 09:33:59 sed -i s/default_timeout=3D45/default_ti=
meout=3D300/ kselftest/runner.sh
[   39.604095]=20
[   39.616682] 2020-06-21 09:33:59 make run_tests -C x86
[   39.616684]=20
[   39.627008] make: Entering directory '/usr/src/perf_selftests-x86_64-rhe=
l-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86'
[   39.627009]=20
[   39.648119] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/single_step_sy=
scall_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BU=
ILD_64 single_step_syscall.c -lrt -ldl -lm
[   39.648120]=20
[   39.679877] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_ss_attr=
s_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 sysret_ss_attrs.c -lrt -ldl -lm
[   39.679878]=20
[   39.710862] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_nt_32 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sy=
scall_nt.c -lrt -ldl -lm
[   39.710863]=20
[   39.741312] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_mremap_vd=
so_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD=
_64 test_mremap_vdso.c -lrt -ldl -lm
[   39.741314]=20
[   39.774381] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/check_initial_=
reg_state_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -Wl,-ereal_start -s=
tatic -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl -lm
[   39.774382]=20
[   39.809235] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sigreturn_32 -=
O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sig=
return.c -lrt -ldl -lm
[   39.809236]=20
[   39.839444] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/iopl_32 -O2 -g=
 -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -=
lrt -ldl -lm
[   39.839445]=20
[   39.869159] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ioperm_32 -O2 =
-g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm=
=2Ec -lrt -ldl -lm
[   39.869160]=20
[   39.899716] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/protection_key=
s_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 protection_keys.c -lrt -ldl -lm
[   39.899717]=20
[   39.931711] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vdso_32 -=
O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 tes=
t_vdso.c -lrt -ldl -lm
[   39.931712]=20
[   39.962988] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vsyscall_=
32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64=
 test_vsyscall.c -lrt -ldl -lm
[   39.962989]=20
[   39.994882] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/mov_ss_trap_32=
 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 m=
ov_ss_trap.c -lrt -ldl -lm
[   39.994883]=20
[   40.026854] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_arg_fa=
ult_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUIL=
D_64 syscall_arg_fault.c -lrt -ldl -lm
[   40.026855]=20
[   40.059432] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/entry_from_vm8=
6_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 entry_from_vm86.c -lrt -ldl -lm
[   40.059433]=20
[   40.092302] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_syscall_v=
dso_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUIL=
D_64 test_syscall_vdso.c thunks_32.S -lrt -ldl -lm
[   40.092303]=20
[   40.125880] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/unwind_vdso_32=
 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 u=
nwind_vdso.c -lrt -ldl -lm
[   40.125881]=20
[   40.157453] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FCMOV_32 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 te=
st_FCMOV.c -lrt -ldl -lm
[   40.157454]=20
[   40.189064] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FCOMI_32 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 te=
st_FCOMI.c -lrt -ldl -lm
[   40.189066]=20
[   40.220790] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FISTTP_32=
 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 t=
est_FISTTP.c -lrt -ldl -lm
[   40.220791]=20
[   40.252808] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/vdso_restorer_=
32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64=
 vdso_restorer.c -lrt -ldl -lm
[   40.252809]=20
[   40.285047] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ldt_gdt_32 -O2=
 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_g=
dt.c -lrt -ldl -lm
[   40.285048]=20
[   40.317190] gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ptrace_syscall=
_32 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_6=
4 ptrace_syscall.c raw_syscall_helper_32.S -lrt -ldl -lm
[   40.317191]=20
[   40.352123] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/single_step_sy=
scall_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BU=
ILD_64 single_step_syscall.c -lrt -ldl
[   40.352124]=20
[   40.385645] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_ss_attr=
s_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 sysret_ss_attrs.c thunks.S -lrt -ldl
[   40.385647]=20
[   40.418753] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_nt_64 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sy=
scall_nt.c -lrt -ldl
[   40.418754]=20
[   40.450251] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_mremap_vd=
so_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD=
_64 test_mremap_vdso.c -lrt -ldl
[   40.450252]=20
[   40.483908] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/check_initial_=
reg_state_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -Wl,-ereal_start -s=
tatic -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl
[   40.483909]=20
[   40.519574] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sigreturn_64 -=
O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sig=
return.c -lrt -ldl
[   40.519575]=20
[   40.550595] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/iopl_64 -O2 -g=
 -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -=
lrt -ldl
[   40.550613]=20
[   40.580627] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ioperm_64 -O2 =
-g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm=
=2Ec -lrt -ldl
[   40.580628]=20
[   40.611385] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/protection_key=
s_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_=
64 protection_keys.c -lrt -ldl
[   40.611386]=20
[   40.643460] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vdso_64 -=
O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 tes=
t_vdso.c -lrt -ldl
[   40.643461]=20
[   40.674772] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vsyscall_=
64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64=
 test_vsyscall.c -lrt -ldl
[   40.674773]=20
[   40.706710] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/mov_ss_trap_64=
 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 m=
ov_ss_trap.c -lrt -ldl
[   40.706711]=20
[   40.738435] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_arg_fa=
ult_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUIL=
D_64 syscall_arg_fault.c -lrt -ldl
[   40.738436]=20
[   40.770810] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/fsgsbase_64 -O=
2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 fsgs=
base.c -lrt -ldl
[   40.770811]=20
[   40.801767] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_rip_64 =
-O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sy=
sret_rip.c -lrt -ldl
[   40.801768]=20
[   40.833191] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_number=
ing_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUIL=
D_64 syscall_numbering.c -lrt -ldl
[   40.833191]=20
[   40.865427] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ldt_gdt_64 -O2=
 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_g=
dt.c -lrt -ldl
[   40.865428]=20
[   40.896641] gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b=
5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ptrace_syscall=
_64 -O2 -g -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_6=
4 ptrace_syscall.c -lrt -ldl
[   40.896655]=20
[   40.924275] TAP version 13
[   40.924275]=20
[   40.931208] 1..40
[   40.931208]=20
[   40.937876] # selftests: x86: single_step_syscall_32
[   40.937877]=20
[   40.947279] # [RUN]	Set TF and check nop
[   40.947279]=20
[   40.955821] # [OK]	Survived with TF set and 14 traps
[   40.955822]=20
[   40.965174] # [RUN]	Set TF and check int80
[   40.965175]=20
[   40.973765] # [OK]	Survived with TF set and 14 traps
[   40.973766]=20
[   40.983198] # [RUN]	Set TF and check a fast syscall
[   40.983199]=20
[   40.992462] # [OK]	Survived with TF set and 43 traps
[   40.992463]=20
[   41.001717] # [RUN]	Fast syscall with TF cleared
[   41.001718]=20
[   41.010452] # [OK]	Nothing unexpected happened
[   41.010453]=20
[   41.019067] # [RUN]	Set TF and check SYSENTER
[   41.019068]=20
[   41.027752] # 	Got SIGSEGV with RIP=3Df7f47569, TF=3D256
[   41.027753]=20
[   41.036965] # [RUN]	Fast syscall with TF cleared
[   41.036966]=20
[   41.045663] # [OK]	Nothing unexpected happened
[   41.045664]=20
[   41.054145] ok 1 selftests: x86: single_step_syscall_32
[   41.054146]=20
[   41.063243] # selftests: x86: sysret_ss_attrs_32
[   41.063244]=20
[   41.071897] # [RUN]	Syscalls followed by SS validation
[   41.071898]=20
[   41.080563] # [OK]	We survived
[   41.080564]=20
[   41.087399] ok 2 selftests: x86: sysret_ss_attrs_32
[   41.087400]=20
[   41.095986] # selftests: x86: syscall_nt_32
[   41.095986]=20
[   41.103822] # [RUN]	Set NT and issue a syscall
[   41.103823]=20
[   41.112165] # [OK]	The syscall worked and flags are still set
[   41.112166]=20
[   41.121382] # [RUN]	Set NT|TF and issue a syscall
[   41.121383]=20
[   41.129916] # [OK]	The syscall worked and flags are still set
[   41.129916]=20
[   41.139053] ok 3 selftests: x86: syscall_nt_32
[   41.139054]=20
[   41.146976] # selftests: x86: test_mremap_vdso_32
[   41.146976]=20
[   41.154964] # 	AT_SYSINFO_EHDR is 0xf7fbb000
[   41.154965]=20
[   41.163309] # [NOTE]	Moving vDSO: [0xf7fbb000, 0xf7fbc000] -> [0xf7fb400=
0, 0xf7fb5000]
[   41.163311]=20
[   41.174869] # [NOTE]	vDSO partial move failed, will try with bigger size
[   41.174870]=20
[   41.185419] # [NOTE]	Moving vDSO: [0xf7fbb000, 0xf7fbd000] -> [0xf7fb300=
0, 0xf7fb5000]
[   41.185420]=20
[   41.195949] # [OK]
[   41.195950]=20
[   41.201180] ok 4 selftests: x86: test_mremap_vdso_32
[   41.201181]=20
[   41.209420] # selftests: x86: check_initial_reg_state_32
[   41.209420]=20
[   41.217807] # [OK]	All GPRs except SP are 0
[   41.217808]=20
[   41.224926] # [OK]	FLAGS is 0x202
[   41.224927]=20
[   41.231639] ok 5 selftests: x86: check_initial_reg_state_32
[   41.231640]=20
[   41.240244] # selftests: x86: sigreturn_32
[   41.240245]=20
[   41.247595] # [OK]	set_thread_area refused 16-bit data
[   41.247596]=20
[   41.256007] # [OK]	set_thread_area refused 16-bit data
[   41.256008]=20
[   41.264869] # [RUN]	Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT)
[   41.264870]=20
[   41.274745] # [OK]	all registers okay
[   41.274746]=20
[   41.282022] # [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
[   41.282023]=20
[   41.291754] # [OK]	all registers okay
[   41.291755]=20
[   41.299166] # [RUN]	Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT)
[   41.299168]=20
[   41.308859] # [OK]	all registers okay
[   41.308860]=20
[   41.316150] # [RUN]	Valid sigreturn: 64-bit CS (33), 16-bit SS (3f)
[   41.316151]=20
[   41.325469] # [OK]	all registers okay
[   41.325470]=20
[   41.332696] # [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
[   41.332697]=20
[   41.341920] # [OK]	all registers okay
[   41.341921]=20
[   41.349125] # [RUN]	Valid sigreturn: 16-bit CS (37), 16-bit SS (3f)
[   41.349126]=20
[   41.358409] # [OK]	all registers okay
[   41.358409]=20
[   41.365247] # [RUN]	64-bit CS (33), bogus SS (47)
[   41.365248]=20
[   41.373307] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   41.373308]=20
[   41.381925] # [RUN]	32-bit CS (23), bogus SS (47)
[   41.381926]=20
[   41.390049] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   41.390050]=20
[   41.398791] # [RUN]	16-bit CS (37), bogus SS (47)
[   41.398791]=20
[   41.406998] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   41.406999]=20
[   41.415702] # [RUN]	64-bit CS (33), bogus SS (23)
[   41.415703]=20
[   41.424132] # [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
[   41.424133]=20
[   41.433967] # [RUN]	32-bit CS (23), bogus SS (23)
[   41.433967]=20
[   41.442327] # [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
[   41.442328]=20
[   41.452188] # [RUN]	16-bit CS (37), bogus SS (23)
[   41.452189]=20
[   41.460438] # [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
[   41.460438]=20
[   41.470273] # [RUN]	32-bit CS (4f), bogus SS (2b)
[   41.470274]=20
[   41.478449] # [OK]	Got #NP(0x4c) (i.e. LDT index 9, Bus error)
[   41.478450]=20
[   41.487492] # [RUN]	32-bit CS (23), bogus SS (57)
[   41.487493]=20
[   41.495570] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   41.495571]=20
[   41.504189] ok 6 selftests: x86: sigreturn_32
[   41.504190]=20
[   41.511761] # selftests: x86: iopl_32
[   41.511762]=20
[   41.518343] # [OK]	CLI faulted
[   41.518344]=20
[   41.524443] # [OK]	STI faulted
[   41.524444]=20
[   41.530502] # [OK]	outb to 0x80 worked
[   41.530503]=20
[   41.537385] # [OK]	outb to 0x80 worked
[   41.537386]=20
[   41.544145] # [OK]	outb to 0xed failed
[   41.544146]=20
[   41.550849] # 	child: set IOPL to 3
[   41.550850]=20
[   41.557353] # [RUN]	child: write to 0x80
[   41.557354]=20
[   41.564149] # [OK]	CLI faulted
[   41.564150]=20
[   41.570042] # [OK]	STI faulted
[   41.570042]=20
[   41.576054] # [OK]	outb to 0x80 worked
[   41.576055]=20
[   41.582785] # [OK]	outb to 0x80 worked
[   41.582786]=20
[   41.589504] # [OK]	outb to 0xed failed
[   41.589505]=20
[   41.596104] # [OK]	Child succeeded
[   41.596105]=20
[   41.602789] # [RUN]	parent: write to 0x80 (should fail)
[   41.602790]=20
[   41.610929] # [OK]	outb to 0x80 failed
[   41.610930]=20
[   41.617422] # [OK]	CLI faulted
[   41.617423]=20
[   41.623276] # [OK]	STI faulted
[   41.623277]=20
[   41.629049] # 	iopl(3)
[   41.629050]=20
[   41.634201] # 	Drop privileges
[   41.634202]=20
[   41.640429] # [RUN]	iopl(3) unprivileged but with IOPL=3D=3D3
[   41.640430]=20
[   41.648694] # [RUN]	iopl(0) unprivileged
[   41.648695]=20
[   41.655479] # [RUN]	iopl(3) unprivileged
[   41.655480]=20
[   41.662188] # [OK]	Failed as expected
[   41.662188]=20
[   41.668713] ok 7 selftests: x86: iopl_32
[   41.668714]=20
[   41.675504] # selftests: x86: ioperm_32
[   41.675505]=20
[   41.682153] # [OK]	outb to 0x80 failed
[   41.682154]=20
[   41.688563] # [OK]	outb to 0xed failed
[   41.688564]=20
[   41.695028] # [RUN]	enable 0x80
[   41.695029]=20
[   41.700942] # [OK]	outb to 0x80 worked
[   41.700943]=20
[   41.707494] # [OK]	outb to 0xed failed
[   41.707495]=20
[   41.713849] # [RUN]	disable 0x80
[   41.713850]=20
[   41.719770] # [OK]	outb to 0x80 failed
[   41.719770]=20
[   41.726223] # [OK]	outb to 0xed failed
[   41.726224]=20
[   41.733062] # [RUN]	child: check that we inherited permissions
[   41.733063]=20
[   41.741537] # [OK]	outb to 0x80 worked
[   41.741538]=20
[   41.748016] # [OK]	outb to 0xed failed
[   41.748017]=20
[   41.754818] # [RUN]	child: Extend permissions to 0x81
[   41.754819]=20
[   41.762823] # [RUN]	child: Drop permissions to 0x80
[   41.762823]=20
[   41.770375] # [OK]	outb to 0x80 failed
[   41.770375]=20
[   41.776844] # [OK]	outb to 0x80 failed
[   41.776845]=20
[   41.783306] # [OK]	outb to 0xed failed
[   41.783307]=20
[   41.789683] # [RUN]	enable 0x80
[   41.789683]=20
[   41.795575] # [OK]	outb to 0x80 worked
[   41.795576]=20
[   41.802066] # [OK]	outb to 0xed failed
[   41.802067]=20
[   41.808418] # [RUN]	disable 0x80
[   41.808418]=20
[   41.814321] # [OK]	outb to 0x80 failed
[   41.814322]=20
[   41.820815] # [OK]	outb to 0xed failed
[   41.820816]=20
[   41.827227] # [OK]	Child succeeded
[   41.827227]=20
[   41.833624] # 	Verify that unsharing the bitmap worked
[   41.833637]=20
[   41.841447] # [OK]	outb to 0x80 worked
[   41.841448]=20
[   41.847838] # 	Drop privileges
[   41.847839]=20
[   41.853481] # [RUN]	disable 0x80
[   41.853482]=20
[   41.859245] # [OK]	it worked
[   41.859246]=20
[   41.864883] # [RUN]	enable 0x80 again
[   41.864884]=20
[   41.871070] # [OK]	it failed
[   41.871071]=20
[   41.876838] ok 8 selftests: x86: ioperm_32
[   41.876839]=20
[   41.883848] # selftests: x86: protection_keys_32
[   41.883849]=20
[   41.890932] # has pku: 0
[   41.890932]=20
[   41.896720] # running PKEY tests for unsupported CPU/OS
[   41.896721]=20
[   41.904959] ok 9 selftests: x86: protection_keys_32
[   41.904960]=20
[   41.912622] # selftests: x86: test_vdso_32
[   41.912623]=20
[   41.919907] # Warning: failed to find getcpu in vDSO
[   41.919908]=20
[   41.928261] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME (0)...
[   41.928261]=20
[   41.938506] # 	1592703243.509739377 1592703243.509743541 1592703243.5097=
43738
[   41.938507]=20
[   41.949128] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC (1).=
=2E.
[   41.949129]=20
[   41.959096] # 	37.692899478 37.692899892 37.692900056
[   41.959096]=20
[   41.967815] # [RUN]	Testing clock_gettime for clock CLOCK_PROCESS_CPUTIM=
E_ID (2)...
[   41.967816]=20
[   41.978484] # 	0.000721539 0.000722258 0.000722811
[   41.978485]=20
[   41.986949] # [RUN]	Testing clock_gettime for clock CLOCK_THREAD_CPUTIME=
_ID (3)...
[   41.986950]=20
[   41.997559] # 	0.000724733 0.000725262 0.000725781
[   41.997559]=20
[   42.005863] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_RAW =
(4)...
[   42.005864]=20
[   42.016217] # 	36.495366960 36.495367323 36.495367534
[   42.016217]=20
[   42.024926] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_COARS=
E (5)...
[   42.024927]=20
[   42.035959] # 	1592703243.509355978 1592703243.509355978 1592703243.5093=
55978
[   42.035959]=20
[   42.046756] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_COAR=
SE (6)...
[   42.046756]=20
[   42.057407] # 	37.692508963 37.692508963 37.692508963
[   42.057408]=20
[   42.066003] # [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME (7)...
[   42.066003]=20
[   42.076024] # 	37.692913025 37.692913368 37.692913525
[   42.076025]=20
[   42.085317] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_ALARM=
 (8)...
[   42.085319]=20
[   42.096738] # 	1592703243.509762027 1592703243.509762534 1592703243.5097=
63023
[   42.096739]=20
[   42.107702] # [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM=
 (9)...
[   42.107703]=20
[   42.118305] # 	37.692917482 37.692917992 37.692918488
[   42.118306]=20
[   42.127114] # [RUN]	Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)=
=2E..
[   42.127115]=20
[   42.137067] # [OK]	No such clock.
[   42.137068]=20
[   42.144139] # [RUN]	Testing clock_gettime for clock CLOCK_TAI (11)...
[   42.144140]=20
[   42.154467] # 	1592703243.509768408 1592703243.509768752 1592703243.5097=
68910
[   42.154468]=20
[   42.165356] # [RUN]	Testing clock_gettime for clock invalid (-1)...
[   42.165357]=20
[   42.174760] # [OK]	No such clock.
[   42.174761]=20
[   42.181986] # [RUN]	Testing clock_gettime for clock invalid (-2147483648=
)...
[   42.181986]=20
[   42.192131] # [OK]	No such clock.
[   42.192132]=20
[   42.199320] # [RUN]	Testing clock_gettime for clock invalid (2147483647)=
=2E..
[   42.199321]=20
[   42.209373] # [OK]	No such clock.
[   42.209374]=20
[   42.216002] # [RUN]	Testing gettimeofday...
[   42.216003]=20
[   42.223929] # 	1592703243.509773 1592703243.509774 1592703243.509774
[   42.223930]=20
[   42.233909] # [OK]	timezones match: minuteswest=3D-480, dsttime=3D0
[   42.233910]=20
[   42.243039] # [RUN]	Testing getcpu...
[   42.243040]=20
[   42.250095] # [OK]	CPU 0: syscall: cpu 0, node 0
[   42.250096]=20
[   42.258077] # [OK]	CPU 1: syscall: cpu 1, node 0
[   42.258078]=20
[   42.266094] # [OK]	CPU 2: syscall: cpu 2, node 0
[   42.266095]=20
[   42.274057] # [OK]	CPU 3: syscall: cpu 3, node 0
[   42.274057]=20
[   42.282019] # [OK]	CPU 4: syscall: cpu 4, node 0
[   42.282020]=20
[   42.289932] # [OK]	CPU 5: syscall: cpu 5, node 0
[   42.289932]=20
[   42.297824] # [OK]	CPU 6: syscall: cpu 6, node 0
[   42.297825]=20
[   42.305759] # [OK]	CPU 7: syscall: cpu 7, node 0
[   42.305760]=20
[   42.313642] ok 10 selftests: x86: test_vdso_32
[   42.313643]=20
[   42.321240] # selftests: x86: test_vsyscall_32
[   42.321241]=20
[   42.328934] # [NOTE]	failed to find getcpu in vDSO
[   42.328935]=20
[   42.336830] # [RUN]	test gettimeofday()
[   42.336831]=20
[   42.343954] # 	vDSO time offsets: 0.000004 0.000000
[   42.343955]=20
[   42.352209] # [OK]	vDSO gettimeofday()'s timeval was okay
[   42.352210]=20
[   42.360505] # [RUN]	test time()
[   42.360506]=20
[   42.366758] # [OK]	vDSO time() is okay
[   42.366759]=20
[   42.373449] # [RUN]	getcpu() on CPU 0
[   42.373449]=20
[   42.380076] # [RUN]	getcpu() on CPU 1
[   42.380077]=20
[   42.386908] ok 11 selftests: x86: test_vsyscall_32
[   42.386909]=20
[   42.394805] # selftests: x86: mov_ss_trap_32
[   42.394806]=20
[   42.402091] # 	SS =3D 0x2b, &SS =3D 0x0x804d11c
[   42.402092]=20
[   42.409237] # 	PR_SET_PTRACER_ANY succeeded
[   42.409238]=20
[   42.416352] # 	Set up a watchpoint
[   42.416353]=20
[   42.422956] # 	DR0 =3D 804d11c, DR1 =3D 8048863, DR7 =3D 7000a
[   42.422957]=20
[   42.431318] # 	SS =3D 0x2b, &SS =3D 0x0x804d11c
[   42.431319]=20
[   42.438577] # 	PR_SET_PTRACER_ANY succeeded
[   42.438581]=20
[   42.445515] # 	Set up a watchpoint
[   42.445516]=20
[   42.452290] # [RUN]	Read from watched memory (should get SIGTRAP)
[   42.452291]=20
[   42.461755] # 	Got SIGTRAP with RIP=3D80486ed, EFLAGS.RF=3D0
[   42.461756]=20
[   42.469932] # [RUN]	MOV SS; INT3
[   42.469932]=20
[   42.476339] # 	Got SIGTRAP with RIP=3D80486fe, EFLAGS.RF=3D0
[   42.476340]=20
[   42.484536] # [RUN]	MOV SS; INT 3
[   42.484537]=20
[   42.491024] # 	Got SIGTRAP with RIP=3D8048710, EFLAGS.RF=3D0
[   42.491025]=20
[   42.499199] # [RUN]	MOV SS; CS CS INT3
[   42.499200]=20
[   42.506119] # 	Got SIGTRAP with RIP=3D8048723, EFLAGS.RF=3D0
[   42.506120]=20
[   42.514288] # [RUN]	MOV SS; CSx14 INT3
[   42.514288]=20
[   42.521206] # 	Got SIGTRAP with RIP=3D8048742, EFLAGS.RF=3D0
[   42.521206]=20
[   42.529263] # [RUN]	MOV SS; INT 4
[   42.529264]=20
[   42.535454] # 	Got SIGSEGV with RIP=3D804876c
[   42.535455]=20
[   42.542393] # [RUN]	MOV SS; INTO
[   42.542394]=20
[   42.548846] # 	Got SIGTRAP with RIP=3D804879c, EFLAGS.RF=3D0
[   42.548847]=20
[   42.556897] # [RUN]	MOV SS; ICEBP
[   42.556898]=20
[   42.563397] # 	Got SIGTRAP with RIP=3D8048b11, EFLAGS.RF=3D0
[   42.563398]=20
[   42.571412] # [RUN]	MOV SS; CLI
[   42.571413]=20
[   42.577496] # 	Got SIGSEGV with RIP=3D8048ad6
[   42.577496]=20
[   42.584426] # [RUN]	MOV SS; #PF
[   42.584426]=20
[   42.590473] # 	Got SIGSEGV with RIP=3D8048a98
[   42.590474]=20
[   42.597364] # [RUN]	MOV SS; INT 1
[   42.597364]=20
[   42.603636] # 	Got SIGSEGV with RIP=3D8048843
[   42.603637]=20
[   42.610772] # [RUN]	MOV SS; breakpointed NOP
[   42.610773]=20
[   42.618224] # 	Got SIGTRAP with RIP=3D8048864, EFLAGS.RF=3D0
[   42.618225]=20
[   42.626333] # [RUN]	MOV SS; SYSENTER
[   42.626333]=20
[   42.632868] # 	Got SIGSEGV with RIP=3Df7f3c569
[   42.632869]=20
[   42.639972] # [RUN]	MOV SS; INT $0x80
[   42.639973]=20
[   42.646356] # [OK]	I aten't dead
[   42.646357]=20
[   42.652634] ok 12 selftests: x86: mov_ss_trap_32
[   42.652635]=20
[   42.660274] # selftests: x86: syscall_arg_fault_32
[   42.660275]=20
[   42.668134] # [RUN]	SYSENTER with invalid state
[   42.668135]=20
[   42.675269] # [OK]	Seems okay
[   42.675270]=20
[   42.681163] # [RUN]	SYSCALL with invalid state
[   42.681164]=20
[   42.688448] # [SKIP]	Illegal instruction
[   42.688448]=20
[   42.695468] # [RUN]	SYSENTER with TF and invalid state
[   42.695469]=20
[   42.703472] # [OK]	Seems okay
[   42.703473]=20
[   42.709892] # [RUN]	SYSCALL with TF and invalid state
[   42.709893]=20
[   42.717995] # [SKIP]	Illegal instruction
[   42.717996]=20
[   42.725064] ok 13 selftests: x86: syscall_arg_fault_32
[   42.725065]=20
[   42.733242] # selftests: x86: entry_from_vm86_32
[   42.733243]=20
[   42.740684] # [RUN]	#BR from vm86 mode
[   42.740685]=20
[   42.747311] # [SKIP]	vm86 not supported
[   42.747312]=20
[   42.754016] # [RUN]	SYSENTER from vm86 mode
[   42.754017]=20
[   42.761068] # [SKIP]	vm86 not supported
[   42.761069]=20
[   42.767856] # [RUN]	SYSCALL from vm86 mode
[   42.767857]=20
[   42.774838] # [SKIP]	vm86 not supported
[   42.774839]=20
[   42.781712] # [RUN]	STI with VIP set from vm86 mode
[   42.781713]=20
[   42.789395] # [SKIP]	vm86 not supported
[   42.789395]=20
[   42.796487] # [RUN]	POPF with VIP set and IF clear from vm86 mode
[   42.796488]=20
[   42.805523] # [SKIP]	vm86 not supported
[   42.805524]=20
[   42.812607] # [RUN]	POPF with VIP and IF set from vm86 mode
[   42.812608]=20
[   42.821002] # [SKIP]	vm86 not supported
[   42.821003]=20
[   42.828212] # [RUN]	POPF with VIP clear and IF set from vm86 mode
[   42.828212]=20
[   42.837227] # [SKIP]	vm86 not supported
[   42.837228]=20
[   42.843962] # [RUN]	INT3 from vm86 mode
[   42.843963]=20
[   42.850615] # [SKIP]	vm86 not supported
[   42.850630]=20
[   42.857417] # [RUN]	int80 from vm86 mode
[   42.857418]=20
[   42.864298] # [SKIP]	vm86 not supported
[   42.864299]=20
[   42.871140] # [RUN]	UMIP tests from vm86 mode
[   42.871141]=20
[   42.878337] # [SKIP]	vm86 not supported
[   42.878338]=20
[   42.885176] # [INFO]	Result from SMSW:[0x0000]
[   42.885177]=20
[   42.893107] # [INFO]	Result from SIDT: limit[0x0000]base[0x00000000]
[   42.893108]=20
[   42.902943] # [INFO]	Result from SGDT: limit[0x0000]base[0x00000000]
[   42.902944]=20
[   42.912533] # [PASS]	All the results from SMSW are identical.
[   42.912534]=20
[   42.921535] # [PASS]	All the results from SGDT are identical.
[   42.921535]=20
[   42.930739] # [PASS]	All the results from SIDT are identical.
[   42.930740]=20
[   42.939648] # [RUN]	STR instruction from vm86 mode
[   42.939649]=20
[   42.947358] # [SKIP]	vm86 not supported
[   42.947358]=20
[   42.954402] # [RUN]	SLDT instruction from vm86 mode
[   42.954403]=20
[   42.962208] # [SKIP]	vm86 not supported
[   42.962209]=20
[   42.969250] # [RUN]	Execute null pointer from vm86 mode
[   42.969251]=20
[   42.977508] # [SKIP]	vm86 not supported
[   42.977509]=20
[   42.984345] # [RUN]	#BR from vm86 mode
[   42.984346]=20
[   42.991058] # [SKIP]	vm86 not supported
[   42.991059]=20
[   42.997901] # [RUN]	SYSENTER from vm86 mode
[   42.997902]=20
[   43.005026] # [SKIP]	vm86 not supported
[   43.005027]=20
[   43.011881] # [RUN]	SYSCALL from vm86 mode
[   43.011882]=20
[   43.018915] # [SKIP]	vm86 not supported
[   43.018916]=20
[   43.025932] # [RUN]	STI with VIP set from vm86 mode
[   43.025933]=20
[   43.033725] # [SKIP]	vm86 not supported
[   43.033726]=20
[   43.041066] # [RUN]	POPF with VIP set and IF clear from vm86 mode
[   43.041067]=20
[   43.050086] # [SKIP]	vm86 not supported
[   43.050087]=20
[   43.057216] # [RUN]	POPF with VIP and IF set from vm86 mode
[   43.057217]=20
[   43.065713] # [SKIP]	vm86 not supported
[   43.065714]=20
[   43.073122] # [RUN]	POPF with VIP clear and IF set from vm86 mode
[   43.073123]=20
[   43.082115] # [SKIP]	vm86 not supported
[   43.082116]=20
[   43.088970] # [RUN]	INT3 from vm86 mode
[   43.088970]=20
[   43.095797] # [SKIP]	vm86 not supported
[   43.095798]=20
[   43.102702] # [RUN]	int80 from vm86 mode
[   43.102703]=20
[   43.109632] # [SKIP]	vm86 not supported
[   43.109633]=20
[   43.116688] # [RUN]	UMIP tests from vm86 mode
[   43.116689]=20
[   43.124019] # [SKIP]	vm86 not supported
[   43.124020]=20
[   43.130938] # [INFO]	Result from SMSW:[0x0000]
[   43.130939]=20
[   43.138975] # [INFO]	Result from SIDT: limit[0x0000]base[0x00000000]
[   43.138975]=20
[   43.148903] # [INFO]	Result from SGDT: limit[0x0000]base[0x00000000]
[   43.148904]=20
[   43.158555] # [PASS]	All the results from SMSW are identical.
[   43.158556]=20
[   43.167675] # [PASS]	All the results from SGDT are identical.
[   43.167676]=20
[   43.176823] # [PASS]	All the results from SIDT are identical.
[   43.176823]=20
[   43.185715] # [RUN]	STR instruction from vm86 mode
[   43.185716]=20
[   43.193633] # [SKIP]	vm86 not supported
[   43.193634]=20
[   43.200804] # [RUN]	SLDT instruction from vm86 mode
[   43.200805]=20
[   43.208562] # [SKIP]	vm86 not supported
[   43.208563]=20
[   43.215690] # [RUN]	Execute null pointer from vm86 mode
[   43.215691]=20
[   43.223818] # [SKIP]	vm86 not supported
[   43.223819]=20
[   43.230868] ok 14 selftests: x86: entry_from_vm86_32
[   43.230869]=20
[   43.238985] # selftests: x86: test_syscall_vdso_32
[   43.238986]=20
[   43.247171] # [RUN]	Executing 6-argument 32-bit syscall via VDSO
[   43.247172]=20
[   43.256904] # [WARN]	Flags before=3D0000000000200ed7 id 0 00 o d i s z 0=
 a 0 p 1 c
[   43.256905]=20
[   43.267965] # [WARN]	Flags  after=3D0000000000200682 id 0 00 d i s 0 0 1=
=20
[   43.267965]=20
[   43.278267] # [WARN]	Flags change=3D0000000000000855 0 00 o z 0 a 0 p 0 c
[   43.278267]=20
[   43.288244] # [OK]	Arguments are preserved across syscall
[   43.288245]=20
[   43.297666] # [NOTE]	R11 has changed:0000000000200682 - assuming clobber=
ed by SYSRET insn
[   43.297667]=20
[   43.309074] # [OK]	R8..R15 did not leak kernel data
[   43.309075]=20
[   43.317469] # [RUN]	Executing 6-argument 32-bit syscall via INT 80
[   43.317469]=20
[   43.327080] # [OK]	Arguments are preserved across syscall
[   43.327081]=20
[   43.335937] # [OK]	R8..R15 did not leak kernel data
[   43.335938]=20
[   43.344289] # [RUN]	Executing 6-argument 32-bit syscall via VDSO
[   43.344290]=20
[   43.354311] # [WARN]	Flags before=3D0000000000200ed7 id 0 00 o d i s z 0=
 a 0 p 1 c
[   43.354312]=20
[   43.365357] # [WARN]	Flags  after=3D0000000000200686 id 0 00 d i s 0 0 p=
 1=20
[   43.365358]=20
[   43.375889] # [WARN]	Flags change=3D0000000000000851 0 00 o z 0 a 0 0 c
[   43.375890]=20
[   43.385890] # [OK]	Arguments are preserved across syscall
[   43.385891]=20
[   43.395584] # [NOTE]	R11 has changed:0000000000200686 - assuming clobber=
ed by SYSRET insn
[   43.395585]=20
[   43.407128] # [OK]	R8..R15 did not leak kernel data
[   43.407129]=20
[   43.415748] # [RUN]	Executing 6-argument 32-bit syscall via INT 80
[   43.415748]=20
[   43.425410] # [OK]	Arguments are preserved across syscall
[   43.425411]=20
[   43.434249] # [OK]	R8..R15 did not leak kernel data
[   43.434250]=20
[   43.442525] # [RUN]	Running tests under ptrace
[   43.442526]=20
[   43.450410] ok 15 selftests: x86: test_syscall_vdso_32
[   43.450411]=20
[   43.458744] # selftests: x86: unwind_vdso_32
[   43.458745]=20
[   43.466081] # 	AT_SYSINFO is 0xf7eed560
[   43.466082]=20
[   43.473727] # [OK]	AT_SYSINFO maps to linux-gate.so.1, loaded at 0x0xf7e=
ed000
[   43.473728]=20
[   43.484309] # [RUN]	Set TF and check a fast syscall
[   43.484310]=20
[   43.492941] # 	In vsyscall at 0xf7eed560, returning to 0xf7ca5737
[   43.492942]=20
[   43.502107] # 	SIGTRAP at 0xf7eed560
[   43.502108]=20
[   43.508593] # 	  0xf7eed560
[   43.508608]=20
[   43.514511] # 	  0xf7ca5737
[   43.514512]=20
[   43.520750] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.520751]=20
[   43.528980] # 	SIGTRAP at 0xf7eed561
[   43.528981]=20
[   43.535511] # 	  0xf7eed561
[   43.535512]=20
[   43.541263] # 	  0xf7ca5737
[   43.541264]=20
[   43.547357] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.547358]=20
[   43.555422] # 	SIGTRAP at 0xf7eed562
[   43.555423]=20
[   43.561834] # 	  0xf7eed562
[   43.561835]=20
[   43.567475] # 	  0xf7ca5737
[   43.567476]=20
[   43.573492] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.573493]=20
[   43.581530] # 	SIGTRAP at 0xf7eed563
[   43.581530]=20
[   43.587844] # 	  0xf7eed563
[   43.587845]=20
[   43.593413] # 	  0xf7ca5737
[   43.593414]=20
[   43.599305] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.599305]=20
[   43.607255] # 	SIGTRAP at 0xf7eed565
[   43.607255]=20
[   43.613499] # 	  0xf7eed565
[   43.613500]=20
[   43.618954] # 	  0xf7ca5737
[   43.618955]=20
[   43.624926] # [OK]	  NR =3D 20, args =3D 1, 2, 3, 4, 5, 6
[   43.624927]=20
[   43.632806] # 	SIGTRAP at 0xf7eed56a
[   43.632807]=20
[   43.639012] # 	  0xf7eed56a
[   43.639013]=20
[   43.644351] # 	  0xf7ca5737
[   43.644352]=20
[   43.650214] # [OK]	  NR =3D 1685, args =3D 1, 2, 3, 4, 5, 6
[   43.650215]=20
[   43.658125] # 	SIGTRAP at 0xf7eed56b
[   43.658126]=20
[   43.664182] # 	  0xf7eed56b
[   43.664183]=20
[   43.669513] # 	  0xf7ca5737
[   43.669514]=20
[   43.675336] # [OK]	  NR =3D 1685, args =3D 1, 2, 3, 4, 5, 6
[   43.675337]=20
[   43.683285] # 	SIGTRAP at 0xf7eed56c
[   43.683286]=20
[   43.689351] # 	  0xf7eed56c
[   43.689352]=20
[   43.694585] # 	  0xf7ca5737
[   43.694587]=20
[   43.700375] # [OK]	  NR =3D 1685, args =3D 1, 2, 3, 4, 5, 6
[   43.700376]=20
[   43.708171] # 	Vsyscall is done
[   43.708172]=20
[   43.713915] # [OK]	All is well
[   43.713916]=20
[   43.719854] ok 16 selftests: x86: unwind_vdso_32
[   43.719855]=20
[   43.727315] # selftests: x86: test_FCMOV_32
[   43.727316]=20
[   43.734383] # [RUN]	Testing fcmovCC instructions
[   43.734384]=20
[   43.741403] # [OK]	fcmovCC
[   43.741404]=20
[   43.746941] ok 17 selftests: x86: test_FCMOV_32
[   43.746942]=20
[   43.754267] # selftests: x86: test_FCOMI_32
[   43.754268]=20
[   43.761414] # [RUN]	Testing f[u]comi[p] instructions
[   43.761415]=20
[   43.768998] # [OK]	f[u]comi[p]
[   43.768998]=20
[   43.774918] ok 18 selftests: x86: test_FCOMI_32
[   43.774918]=20
[   43.782327] # selftests: x86: test_FISTTP_32
[   43.782328]=20
[   43.789480] # [RUN]	Testing fisttp instructions
[   43.789481]=20
[   43.796469] # [OK]	fisttp
[   43.796470]=20
[   43.802045] ok 19 selftests: x86: test_FISTTP_32
[   43.802046]=20
[   43.809567] # selftests: x86: vdso_restorer_32
[   43.809568]=20
[   43.817219] # [RUN]	Raise a signal, SA_SIGINFO, sa.restorer =3D=3D NULL
[   43.817219]=20
[   43.826637] # [OK]	SA_SIGINFO handler returned successfully
[   43.826638]=20
[   43.835520] # [RUN]	Raise a signal, !SA_SIGINFO, sa.restorer =3D=3D NULL
[   43.835521]=20
[   43.845037] # [OK]	!SA_SIGINFO handler returned successfully
[   43.845038]=20
[   43.853799] ok 20 selftests: x86: vdso_restorer_32
[   43.853799]=20
[   43.861543] # selftests: x86: ldt_gdt_32
[   43.861543]=20
[   43.869016] # [NOTE]	set_thread_area is available; will use GDT index 13
[   43.869017]=20
[   43.879134] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
[   43.879135]=20
[   43.888999] # [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
[   43.889000]=20
[   43.898368] # [OK]	LDT entry 1 is invalid
[   43.898369]=20
[   43.905932] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   43.905933]=20
[   43.915369] # [OK]	LDT entry 1 is invalid
[   43.915370]=20
[   43.922877] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   43.922878]=20
[   43.932835] # [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
[   43.932836]=20
[   43.942830] # [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
[   43.942831]=20
[   43.952868] # [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
[   43.952869]=20
[   43.962928] # [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
[   43.962930]=20
[   43.973027] # [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
[   43.973028]=20
[   43.983173] # [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
[   43.983174]=20
[   43.993341] # [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
[   43.993342]=20
[   44.003338] # [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
[   44.003339]=20
[   44.013398] # [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
[   44.013399]=20
[   44.023525] # [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
[   44.023526]=20
[   44.033634] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   44.033635]=20
[   44.043104] # [RUN]	Test fork
[   44.043105]=20
[   44.049918] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   44.049918]=20
[   44.059565] # [OK]	LDT entry 1 is invalid
[   44.059566]=20
[   44.066909] # [OK]	LDT entry 0 is invalid
[   44.066910]=20
[   44.074706] # [NOTE]	set_thread_area is available; will use GDT index 13
[   44.074707]=20
[   44.085220] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
[   44.085220]=20
[   44.095402] # [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
[   44.095403]=20
[   44.105094] # [OK]	LDT entry 1 is invalid
[   44.105095]=20
[   44.112988] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   44.112988]=20
[   44.122842] # [OK]	LDT entry 1 is invalid
[   44.122843]=20
[   44.130586] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   44.130587]=20
[   44.140859] # [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
[   44.140860]=20
[   44.151160] # [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
[   44.151161]=20
[   44.161405] # [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
[   44.161406]=20
[   44.171622] # [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
[   44.171623]=20
[   44.181954] # [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
[   44.181955]=20
[   44.192238] # [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
[   44.192239]=20
[   44.202461] # [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
[   44.202462]=20
[   44.212713] # [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
[   44.212714]=20
[   44.223065] # [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
[   44.223066]=20
[   44.233382] # [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
[   44.233383]=20
[   44.243590] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   44.243591]=20
[   44.253175] # [RUN]	Test fork
[   44.253176]=20
[   44.259466] # [OK]	Child succeeded
[   44.259467]=20
[   44.265948] # [RUN]	Test size
[   44.265949]=20
[   44.272023] # [DONE]	Size test
[   44.272024]=20
[   44.278394] # [OK]	modify_ldt failure 22
[   44.278395]=20
[   44.286167] # [OK]	LDT entry 0 has AR 0x0000F300 and limit 0x00000000
[   44.286168]=20
[   44.296335] # [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
[   44.296336]=20
[   44.306540] # [OK]	LDT entry 0 has AR 0x0000F100 and limit 0x00000000
[   44.306541]=20
[   44.316738] # [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
[   44.316739]=20
[   44.326984] # [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000001
[   44.326985]=20
[   44.337241] # [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000000
[   44.337242]=20
[   44.346944] # [OK]	LDT entry 0 is invalid
[   44.346945]=20
[   44.354688] # [OK]	LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF
[   44.354689]=20
[   44.365073] # [OK]	GDT entry 13 has AR 0x0040F300 and limit 0x000FFFFF
[   44.365074]=20
[   44.375449] # [OK]	LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF
[   44.375450]=20
[   44.385677] # [OK]	GDT entry 13 has AR 0x00C0F300 and limit 0xFFFFFFFF
[   44.385678]=20
[   44.395980] # [OK]	LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF
[   44.395981]=20
[   44.406314] # [OK]	GDT entry 13 has AR 0x00C0F100 and limit 0xFFFFFFFF
[   44.406315]=20
[   44.416621] # [OK]	LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF
[   44.416622]=20
[   44.426892] # [OK]	GDT entry 13 has AR 0x00C0F700 and limit 0xFFFFFFFF
[   44.426892]=20
[   44.437278] # [OK]	LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF
[   44.437279]=20
[   44.447483] # [OK]	GDT entry 13 has AR 0x00C0F500 and limit 0xFFFFFFFF
[   44.447484]=20
[   44.457298] # [OK]	LDT entry 0 is invalid
[   44.457299]=20
[   44.464771] # [RUN]	Cross-CPU LDT invalidation
[   44.464772]=20
[   44.472781] # [OK]	All 5 iterations succeeded
[   44.472782]=20
[   44.480179] # [RUN]	Test exec
[   44.480180]=20
[   44.486912] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A
[   44.486913]=20
[   44.496433] # [OK]	Child succeeded
[   44.496434]=20
[   44.503469] # [OK]	Invalidate DS with set_thread_area: new DS =3D 0x0
[   44.503470]=20
[   44.513417] # [OK]	Invalidate ES with set_thread_area: new ES =3D 0x0
[   44.513418]=20
[   44.523353] # [OK]	Invalidate FS with set_thread_area: new FS =3D 0x0
[   44.523354]=20
[   44.533303] # [OK]	Invalidate GS with set_thread_area: new GS =3D 0x0
[   44.533304]=20
[   44.542913] ok 21 selftests: x86: ldt_gdt_32
[   44.542914]=20
[   44.550531] # selftests: x86: ptrace_syscall_32
[   44.550531]=20
[   44.558360] # [RUN]	Check int80 return regs
[   44.558360]=20
[   44.565902] # [OK]	getpid() preserves regs
[   44.565903]=20
[   44.573446] # [OK]	kill(getpid(), SIGUSR1) preserves regs
[   44.573446]=20
[   44.582179] # [RUN]	Check AT_SYSINFO return regs
[   44.582180]=20
[   44.590031] # [OK]	getpid() preserves regs
[   44.590032]=20
[   44.597724] # [OK]	kill(getpid(), SIGUSR1) preserves regs
[   44.597725]=20
[   44.606540] # [RUN]	ptrace-induced syscall restart
[   44.606541]=20
[   44.614312] # [RUN]	SYSEMU
[   44.614312]=20
[   44.620290] # [OK]	Initial nr and args are correct
[   44.620291]=20
[   44.628518] # [RUN]	Restart the syscall (ip =3D 0xf7f11569)
[   44.628519]=20
[   44.637222] # [OK]	Restarted nr and args are correct
[   44.637223]=20
[   44.646179] # [RUN]	Change nr and args and restart the syscall (ip =3D 0=
xf7f11569)
[   44.646180]=20
[   44.657035] # [OK]	Replacement nr and args are correct
[   44.657036]=20
[   44.665303] # [OK]	Child exited cleanly
[   44.665304]=20
[   44.672488] # [RUN]	kernel syscall restart under ptrace
[   44.672489]=20
[   44.680512] # [RUN]	SYSCALL
[   44.680513]=20
[   44.686567] # [OK]	Initial nr and args are correct
[   44.686568]=20
[   44.694253] # [RUN]	SYSCALL
[   44.694254]=20
[   44.700452] # [OK]	Args after SIGUSR1 are correct (ax =3D -514)
[   44.700453]=20
[   44.709113] # [OK]	Child got SIGUSR1
[   44.709114]=20
[   44.715501] # [RUN]	Step again
[   44.715502]=20
[   44.721732] # [OK]	pause(2) restarted correctly
[   44.721733]=20
[   44.729409] ok 22 selftests: x86: ptrace_syscall_32
[   44.729410]=20
[   44.737534] # selftests: x86: single_step_syscall_64
[   44.737535]=20
[   44.745548] # [RUN]	Set TF and check nop
[   44.745549]=20
[   44.752792] # [OK]	Survived with TF set and 9 traps
[   44.752793]=20
[   44.761313] # [RUN]	Set TF and check syscall-less opportunistic sysret
[   44.761314]=20
[   44.771066] # [OK]	Survived with TF set and 12 traps
[   44.771067]=20
[   44.779089] # [RUN]	Set TF and check int80
[   44.779090]=20
[   44.786376] # [OK]	Survived with TF set and 9 traps
[   44.786377]=20
[   44.794447] # [RUN]	Set TF and check a fast syscall
[   44.794448]=20
[   44.802548] # [OK]	Survived with TF set and 22 traps
[   44.802549]=20
[   44.810750] # [RUN]	Fast syscall with TF cleared
[   44.810750]=20
[   44.818477] # [OK]	Nothing unexpected happened
[   44.818478]=20
[   44.825994] # [RUN]	Set TF and check SYSENTER
[   44.825995]=20
[   44.833558] # 	Got SIGSEGV with RIP=3Dfb0dc569, TF=3D256
[   44.833559]=20
[   44.841736] # [RUN]	Fast syscall with TF cleared
[   44.841736]=20
[   44.849470] # [OK]	Nothing unexpected happened
[   44.849471]=20
[   44.857168] ok 23 selftests: x86: single_step_syscall_64
[   44.857169]=20
[   44.865625] # selftests: x86: sysret_ss_attrs_64
[   44.865626]=20
[   44.873484] # [RUN]	Syscalls followed by SS validation
[   44.873484]=20
[   44.881448] # [OK]	We survived
[   44.881449]=20
[   44.887773] ok 24 selftests: x86: sysret_ss_attrs_64
[   44.887774]=20
[   44.895746] # selftests: x86: syscall_nt_64
[   44.895747]=20
[   44.902997] # [RUN]	Set NT and issue a syscall
[   44.902997]=20
[   44.910808] # [OK]	The syscall worked and flags are still set
[   44.910809]=20
[   44.919722] # [RUN]	Set NT|TF and issue a syscall
[   44.919725]=20
[   44.927842] # [OK]	The syscall worked and flags are still set
[   44.927844]=20
[   44.936823] ok 25 selftests: x86: syscall_nt_64
[   44.936824]=20
[   44.944503] # selftests: x86: test_mremap_vdso_64
[   44.944504]=20
[   44.952335] # 	AT_SYSINFO_EHDR is 0x7ffd41fec000
[   44.952336]=20
[   44.961007] # [NOTE]	Moving vDSO: [0x7ffd41fec000, 0x7ffd41fed000] -> [0=
x7f1297c20000, 0x7f1297c21000]
[   44.961008]=20
[   44.973804] # [NOTE]	vDSO partial move failed, will try with bigger size
[   44.973805]=20
[   44.984813] # [NOTE]	Moving vDSO: [0x7ffd41fec000, 0x7ffd41fee000] -> [0=
x7f1297bf7000, 0x7f1297bf9000]
[   44.984814]=20
[   44.996802] # [OK]
[   44.996803]=20
[   45.002143] ok 26 selftests: x86: test_mremap_vdso_64
[   45.002144]=20
[   45.010565] # selftests: x86: check_initial_reg_state_64
[   45.010565]=20
[   45.018957] # [OK]	All GPRs except SP are 0
[   45.018957]=20
[   45.026201] # [OK]	FLAGS is 0x202
[   45.026203]=20
[   45.033085] ok 27 selftests: x86: check_initial_reg_state_64
[   45.033086]=20
[   45.041837] # selftests: x86: sigreturn_64
[   45.041838]=20
[   45.049271] # [OK]	set_thread_area refused 16-bit data
[   45.049272]=20
[   45.057807] # [OK]	set_thread_area refused 16-bit data
[   45.057808]=20
[   45.066586] # [RUN]	Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT)
[   45.066587]=20
[   45.076276] # [OK]	all registers okay
[   45.076277]=20
[   45.083508] # [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
[   45.083509]=20
[   45.093452] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.093453]=20
[   45.101499] # [OK]	all registers okay
[   45.101500]=20
[   45.108929] # [RUN]	Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT)
[   45.108930]=20
[   45.118982] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.118983]=20
[   45.127046] # [OK]	all registers okay
[   45.127047]=20
[   45.134243] # [RUN]	Valid sigreturn: 64-bit CS (33), 16-bit SS (3f)
[   45.134244]=20
[   45.143567] # [OK]	all registers okay
[   45.143568]=20
[   45.150889] # [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
[   45.150890]=20
[   45.160436] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.160437]=20
[   45.168572] # [OK]	all registers okay
[   45.168573]=20
[   45.176028] # [RUN]	Valid sigreturn: 16-bit CS (37), 16-bit SS (3f)
[   45.176029]=20
[   45.185727] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.185727]=20
[   45.193856] # [OK]	all registers okay
[   45.193857]=20
[   45.201251] # [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
[   45.201252]=20
[   45.211257] # 	Corrupting SS on return to 64-bit mode
[   45.211258]=20
[   45.219691] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.219692]=20
[   45.227801] # [OK]	all registers okay
[   45.227802]=20
[   45.235135] # [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
[   45.235136]=20
[   45.244774] # 	Corrupting SS on return to 64-bit mode
[   45.244775]=20
[   45.253132] # [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
[   45.253133]=20
[   45.261206] # [OK]	all registers okay
[   45.261207]=20
[   45.268122] # [RUN]	64-bit CS (33), bogus SS (47)
[   45.268123]=20
[   45.276160] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   45.276161]=20
[   45.284766] # [RUN]	32-bit CS (23), bogus SS (47)
[   45.284767]=20
[   45.292923] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   45.292923]=20
[   45.301565] # [RUN]	16-bit CS (37), bogus SS (47)
[   45.301566]=20
[   45.309851] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   45.309852]=20
[   45.318451] # [RUN]	64-bit CS (33), bogus SS (33)
[   45.318452]=20
[   45.326769] # [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
[   45.326770]=20
[   45.336619] # [RUN]	32-bit CS (23), bogus SS (33)
[   45.336620]=20
[   45.344966] # [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
[   45.344967]=20
[   45.354961] # [RUN]	16-bit CS (37), bogus SS (33)
[   45.354962]=20
[   45.363301] # [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
[   45.363302]=20
[   45.373181] # [RUN]	32-bit CS (4f), bogus SS (2b)
[   45.373182]=20
[   45.381367] # [OK]	Got #NP(0x4c) (i.e. LDT index 9, Bus error)
[   45.381368]=20
[   45.390480] # [RUN]	32-bit CS (23), bogus SS (57)
[   45.390481]=20
[   45.398610] # [OK]	Got #GP(0x0) (i.e. Segmentation fault)
[   45.398611]=20
[   45.407470] # [RUN]	Clear UC_STRICT_RESTORE_SS and corrupt SS
[   45.407471]=20
[   45.416224] # [OK]	It worked
[   45.416225]=20
[   45.422472] ok 28 selftests: x86: sigreturn_64
[   45.422473]=20
[   45.430071] # selftests: x86: iopl_64
[   45.430072]=20
[   45.436614] # [OK]	CLI faulted
[   45.436615]=20
[   45.442638] # [OK]	STI faulted
[   45.442639]=20
[   45.448698] # [OK]	outb to 0x80 worked
[   45.448699]=20
[   45.455494] # [OK]	outb to 0x80 worked
[   45.455495]=20
[   45.462293] # [OK]	outb to 0xed failed
[   45.462294]=20
[   45.468983] # 	child: set IOPL to 3
[   45.468985]=20
[   45.475522] # [RUN]	child: write to 0x80
[   45.475523]=20
[   45.482275] # [OK]	CLI faulted
[   45.482275]=20
[   45.488249] # [OK]	STI faulted
[   45.488250]=20
[   45.494381] # [OK]	outb to 0x80 worked
[   45.494382]=20
[   45.501061] # [OK]	outb to 0x80 worked
[   45.501062]=20
[   45.507733] # [OK]	outb to 0xed failed
[   45.507734]=20
[   45.514413] # [OK]	Child succeeded
[   45.514414]=20
[   45.521029] # [RUN]	parent: write to 0x80 (should fail)
[   45.521030]=20
[   45.529191] # [OK]	outb to 0x80 failed
[   45.529192]=20
[   45.535701] # [OK]	CLI faulted
[   45.535702]=20
[   45.541462] # [OK]	STI faulted
[   45.541462]=20
[   45.547180] # 	iopl(3)
[   45.547181]=20
[   45.552300] # 	Drop privileges
[   45.552301]=20
[   45.558785] # [RUN]	iopl(3) unprivileged but with IOPL=3D=3D3
[   45.558786]=20
[   45.567189] # [RUN]	iopl(0) unprivileged
[   45.567190]=20
[   45.574073] # [RUN]	iopl(3) unprivileged
[   45.574074]=20
[   45.580771] # [OK]	Failed as expected
[   45.580772]=20
[   45.587241] ok 29 selftests: x86: iopl_64
[   45.587242]=20
[   45.594013] # selftests: x86: ioperm_64
[   45.594014]=20
[   45.600550] # [OK]	outb to 0x80 failed
[   45.600550]=20
[   45.607029] # [OK]	outb to 0xed failed
[   45.607030]=20
[   45.613371] # [RUN]	enable 0x80
[   45.613372]=20
[   45.619247] # [OK]	outb to 0x80 worked
[   45.619247]=20
[   45.625723] # [OK]	outb to 0xed failed
[   45.625723]=20
[   45.632106] # [RUN]	disable 0x80
[   45.632107]=20
[   45.638119] # [OK]	outb to 0x80 failed
[   45.638119]=20
[   45.644514] # [OK]	outb to 0xed failed
[   45.644515]=20
[   45.651381] # [RUN]	child: check that we inherited permissions
[   45.651382]=20
[   45.659925] # [OK]	outb to 0x80 worked
[   45.659925]=20
[   45.666538] # [OK]	outb to 0xed failed
[   45.666539]=20
[   45.673317] # [RUN]	child: Extend permissions to 0x81
[   45.673318]=20
[   45.681383] # [RUN]	child: Drop permissions to 0x80
[   45.681384]=20
[   45.689021] # [OK]	outb to 0x80 failed
[   45.689022]=20
[   45.695550] # [OK]	outb to 0x80 failed
[   45.695551]=20
[   45.702121] # [OK]	outb to 0xed failed
[   45.702122]=20
[   45.708518] # [RUN]	enable 0x80
[   45.708519]=20
[   45.714452] # [OK]	outb to 0x80 worked
[   45.714453]=20
[   45.720935] # [OK]	outb to 0xed failed
[   45.720936]=20
[   45.727428] # [RUN]	disable 0x80
[   45.727429]=20
[   45.733407] # [OK]	outb to 0x80 failed
[   45.733407]=20
[   45.739887] # [OK]	outb to 0xed failed
[   45.739888]=20
[   45.746344] # [OK]	Child succeeded
[   45.746345]=20
[   45.752833] # 	Verify that unsharing the bitmap worked
[   45.752834]=20
[   45.760711] # [OK]	outb to 0x80 worked
[   45.760712]=20
[   45.767127] # 	Drop privileges
[   45.767128]=20
[   45.772953] # [RUN]	disable 0x80
[   45.772954]=20
[   45.778767] # [OK]	it worked
[   45.778768]=20
[   45.784388] # [RUN]	enable 0x80 again
[   45.784388]=20
[   45.790546] # [OK]	it failed
[   45.790547]=20
[   45.796317] ok 30 selftests: x86: ioperm_64
[   45.796318]=20
[   45.803419] # selftests: x86: protection_keys_64
[   45.803420]=20
[   45.810445] # has pku: 0
[   45.810446]=20
[   45.816024] # running PKEY tests for unsupported CPU/OS
[   45.816024]=20
[   45.824259] ok 31 selftests: x86: protection_keys_64
[   45.824259]=20
[   45.832024] # selftests: x86: test_vdso_64
[   45.832025]=20
[   45.839491] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME (0)...
[   45.839492]=20
[   45.849782] # 	1592703243.874277468 1592703243.874279945 1592703243.8742=
80100
[   45.849783]=20
[   45.860335] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC (1).=
=2E.
[   45.860336]=20
[   45.870313] # 	38.057434990 38.057435414 38.057435549
[   45.870314]=20
[   45.879149] # [RUN]	Testing clock_gettime for clock CLOCK_PROCESS_CPUTIM=
E_ID (2)...
[   45.879150]=20
[   45.889880] # 	0.000511917 0.000512569 0.000513104
[   45.889881]=20
[   45.898672] # [RUN]	Testing clock_gettime for clock CLOCK_THREAD_CPUTIME=
_ID (3)...
[   45.898673]=20
[   45.909277] # 	0.000514396 0.000514928 0.000515432
[   45.909278]=20
[   45.917574] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_RAW =
(4)...
[   45.917575]=20
[   45.927887] # 	36.859901097 36.859901462 36.859901594
[   45.927888]=20
[   45.936517] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_COARS=
E (5)...
[   45.936518]=20
[   45.947464] # 	1592703243.873355977 1592703243.873355977 1592703243.8733=
55977
[   45.947464]=20
[   45.958345] # [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_COAR=
SE (6)...
[   45.958346]=20
[   45.969054] # 	38.056508962 38.056508962 38.056508962
[   45.969055]=20
[   45.977690] # [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME (7)...
[   45.977691]=20
[   45.987788] # 	38.057446213 38.057446568 38.057446697
[   45.987789]=20
[   45.996562] # [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_ALARM=
 (8)...
[   45.996563]=20
[   46.007557] # 	1592703243.874294924 1592703243.874295411 1592703243.8742=
95887
[   46.007558]=20
[   46.018534] # [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM=
 (9)...
[   46.018535]=20
[   46.029200] # 	38.057449863 38.057450360 38.057450848
[   46.029201]=20
[   46.037984] # [RUN]	Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)=
=2E..
[   46.037985]=20
[   46.047966] # [OK]	No such clock.
[   46.047967]=20
[   46.054984] # [RUN]	Testing clock_gettime for clock CLOCK_TAI (11)...
[   46.054985]=20
[   46.065235] # 	1592703243.874300587 1592703243.874300943 1592703243.8743=
01081
[   46.065236]=20
[   46.076148] # [RUN]	Testing clock_gettime for clock invalid (-1)...
[   46.076149]=20
[   46.085460] # [OK]	No such clock.
[   46.085461]=20
[   46.092623] # [RUN]	Testing clock_gettime for clock invalid (-2147483648=
)...
[   46.092624]=20
[   46.102862] # [OK]	No such clock.
[   46.102863]=20
[   46.110125] # [RUN]	Testing clock_gettime for clock invalid (2147483647)=
=2E..
[   46.110126]=20
[   46.120197] # [OK]	No such clock.
[   46.120197]=20
[   46.126827] # [RUN]	Testing gettimeofday...
[   46.126828]=20
[   46.134756] # 	1592703243.874305 1592703243.874305 1592703243.874305
[   46.134756]=20
[   46.144812] # [OK]	timezones match: minuteswest=3D-480, dsttime=3D0
[   46.144813]=20
[   46.153893] # [RUN]	Testing getcpu...
[   46.153894]=20
[   46.161872] # [OK]	CPU 0: syscall: cpu 0, node 0 vdso: cpu 0, node 0 vsy=
scall: cpu 0, node 0
[   46.161873]=20
[   46.174475] # [OK]	CPU 1: syscall: cpu 1, node 0 vdso: cpu 1, node 0 vsy=
scall: cpu 1, node 0
[   46.174475]=20
[   46.187063] # [OK]	CPU 2: syscall: cpu 2, node 0 vdso: cpu 2, node 0 vsy=
scall: cpu 2, node 0
[   46.187064]=20
[   46.199843] # [OK]	CPU 3: syscall: cpu 3, node 0 vdso: cpu 3, node 0 vsy=
scall: cpu 3, node 0
[   46.199843]=20
[   46.212498] # [OK]	CPU 4: syscall: cpu 4, node 0 vdso: cpu 4, node 0 vsy=
scall: cpu 4, node 0
[   46.212499]=20
[   46.225187] # [OK]	CPU 5: syscall: cpu 5, node 0 vdso: cpu 5, node 0 vsy=
scall: cpu 5, node 0
[   46.225187]=20
[   46.237883] # [OK]	CPU 6: syscall: cpu 6, node 0 vdso: cpu 6, node 0 vsy=
scall: cpu 6, node 0
[   46.237884]=20
[   46.250613] # [OK]	CPU 7: syscall: cpu 7, node 0 vdso: cpu 7, node 0 vsy=
scall: cpu 7, node 0
[   46.250614]=20
[   46.262507] ok 32 selftests: x86: test_vdso_64
[   46.262508]=20
[   46.270428] # selftests: x86: test_vsyscall_64
[   46.270429]=20
[   46.279535] # 	vsyscall map: ffffffffff600000-ffffffffff601000 r-xp 0000=
0000 00:00 0                  [vsyscall]
[   46.279536]=20
[   46.293070] # 	vsyscall permissions are r-x
[   46.293071]=20
[   46.300788] # [RUN]	test gettimeofday()
[   46.300789]=20
[   46.308198] # 	vDSO time offsets: 0.000002 0.000001
[   46.308199]=20
[   46.316649] # [OK]	vDSO gettimeofday()'s timeval was okay
[   46.316663]=20
[   46.325567] # 	vsyscall time offsets: 0.000003 0.000000
[   46.325568]=20
[   46.334419] # [OK]	vsyscall gettimeofday()'s timeval was okay
[   46.334420]=20
[   46.343388] # [RUN]	test time()
[   46.343389]=20
[   46.349802] # [OK]	vDSO time() is okay
[   46.349803]=20
[   46.357060] # [OK]	vsyscall time() is okay
[   46.357061]=20
[   46.364420] # [RUN]	getcpu() on CPU 0
[   46.364421]=20
[   46.371417] # [OK]	vDSO reported correct CPU
[   46.371418]=20
[   46.378968] # [OK]	vDSO reported correct node
[   46.378969]=20
[   46.386684] # [OK]	vsyscall reported correct CPU
[   46.386685]=20
[   46.394686] # [OK]	vsyscall reported correct node
[   46.394687]=20
[   46.402597] # [RUN]	getcpu() on CPU 1
[   46.402614]=20
[   46.409538] # [OK]	vDSO reported correct CPU
[   46.409539]=20
[   46.417108] # [OK]	vDSO reported correct node
[   46.417108]=20
[   46.424908] # [OK]	vsyscall reported correct CPU
[   46.424909]=20
[   46.433004] # [OK]	vsyscall reported correct node
[   46.433005]=20
[   46.441236] # [RUN]	Checking read access to the vsyscall page
[   46.441237]=20
[   46.450142] # [OK]	We have read access
[   46.450143]=20
[   46.457342] # [RUN]	process_vm_readv() from vsyscall page
[   46.457343]=20
[   46.466049] # [OK]	It worked and read correct data
[   46.466050]=20
[   46.474214] # [RUN]	checking that vsyscalls are emulated
[   46.474214]=20
[   46.483306] # [OK]	vsyscalls are emulated (1 instructions in vsyscall pa=
ge)
[   46.483306]=20
[   46.493591] ok 33 selftests: x86: test_vsyscall_64
[   46.493592]=20
[   46.501589] # selftests: x86: mov_ss_trap_64
[   46.501590]=20
[   46.508921] # 	SS =3D 0x2b, &SS =3D 0x0x604188
[   46.508922]=20
[   46.516078] # 	PR_SET_PTRACER_ANY succeeded
[   46.516079]=20
[   46.523126] # 	Set up a watchpoint
[   46.523127]=20
[   46.529804] # 	DR0 =3D 604188, DR1 =3D 400a13, DR7 =3D 7000a
[   46.529805]=20
[   46.537994] # 	SS =3D 0x2b, &SS =3D 0x0x604188
[   46.537995]=20
[   46.545131] # 	PR_SET_PTRACER_ANY succeeded
[   46.545132]=20
[   46.552207] # 	Set up a watchpoint
[   46.552208]=20
[   46.559116] # [RUN]	Read from watched memory (should get SIGTRAP)
[   46.559116]=20
[   46.568373] # 	Got SIGTRAP with RIP=3D4008c8, EFLAGS.RF=3D0
[   46.568374]=20
[   46.576356] # [RUN]	MOV SS; INT3
[   46.576357]=20
[   46.582869] # 	Got SIGTRAP with RIP=3D4008db, EFLAGS.RF=3D0
[   46.582870]=20
[   46.590913] # [RUN]	MOV SS; INT 3
[   46.590914]=20
[   46.597489] # 	Got SIGTRAP with RIP=3D4008ef, EFLAGS.RF=3D0
[   46.597489]=20
[   46.605694] # [RUN]	MOV SS; CS CS INT3
[   46.605695]=20
[   46.612771] # 	Got SIGTRAP with RIP=3D400904, EFLAGS.RF=3D0
[   46.612771]=20
[   46.620964] # [RUN]	MOV SS; CSx14 INT3
[   46.620965]=20
[   46.628042] # 	Got SIGTRAP with RIP=3D400925, EFLAGS.RF=3D0
[   46.628043]=20
[   46.636143] # [RUN]	MOV SS; INT 4
[   46.636144]=20
[   46.642486] # 	Got SIGSEGV with RIP=3D40094f
[   46.642487]=20
[   46.649508] # [RUN]	MOV SS; ICEBP
[   46.649509]=20
[   46.656028] # 	Got SIGTRAP with RIP=3D400ca3, EFLAGS.RF=3D0
[   46.656028]=20
[   46.664051] # [RUN]	MOV SS; CLI
[   46.664052]=20
[   46.670251] # 	Got SIGSEGV with RIP=3D400c74
[   46.670252]=20
[   46.677220] # [RUN]	MOV SS; #PF
[   46.677221]=20
[   46.683400] # 	Got SIGSEGV with RIP=3D400c3f
[   46.683401]=20
[   46.690384] # [RUN]	MOV SS; INT 1
[   46.690385]=20
[   46.696763] # 	Got SIGSEGV with RIP=3D400c10
[   46.696764]=20
[   46.703706] # [RUN]	MOV SS; SYSCALL
[   46.703707]=20
[   46.710098] # [RUN]	MOV SS; breakpointed NOP
[   46.710099]=20
[   46.717620] # 	Got SIGTRAP with RIP=3D400a14, EFLAGS.RF=3D0
[   46.717621]=20
[   46.725585] # [RUN]	MOV SS; SYSENTER
[   46.725586]=20
[   46.732068] # 	Got SIGSEGV with RIP=3De29bd569
[   46.732069]=20
[   46.739106] # [RUN]	MOV SS; INT $0x80
[   46.739107]=20
[   46.745436] # [OK]	I aten't dead
[   46.745437]=20
[   46.751703] ok 34 selftests: x86: mov_ss_trap_64
[   46.751704]=20
[   46.759326] # selftests: x86: syscall_arg_fault_64
[   46.759327]=20
[   46.767100] # [RUN]	SYSENTER with invalid state
[   46.767101]=20
[   46.774325] # [OK]	Seems okay
[   46.774325]=20
[   46.780252] # [RUN]	SYSCALL with invalid state
[   46.780252]=20
[   46.787743] # [OK]	SYSCALL returned normally
[   46.787744]=20
[   46.795139] # [RUN]	SYSENTER with TF and invalid state
[   46.795140]=20
[   46.803040] # [OK]	Seems okay
[   46.803041]=20
[   46.809094] # [RUN]	SYSCALL with TF and invalid state
[   46.809094]=20
[   46.817041] # [OK]	SYSCALL returned normally
[   46.817042]=20
[   46.824399] ok 35 selftests: x86: syscall_arg_fault_64
[   46.824399]=20
[   46.832389] # selftests: x86: fsgsbase_64
[   46.832389]=20
[   46.839459] # 	FSGSBASE instructions are disabled
[   46.839460]=20
[   46.847007] # [RUN]	ARCH_SET_GS to 0x0
[   46.847008]=20
[   46.854031] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.854031]=20
[   46.863037] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.863037]=20
[   46.871882] # [RUN]	ARCH_SET_GS to 0x1
[   46.871883]=20
[   46.878984] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.878985]=20
[   46.888028] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.888029]=20
[   46.897010] # [RUN]	ARCH_SET_GS to 0x200000000
[   46.897011]=20
[   46.904847] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.904848]=20
[   46.913930] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.913931]=20
[   46.922837] # [RUN]	ARCH_SET_GS to 0x0
[   46.922838]=20
[   46.929994] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.929995]=20
[   46.939156] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.939157]=20
[   46.948165] # [RUN]	ARCH_SET_GS to 0x200000000
[   46.948165]=20
[   46.956116] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.956117]=20
[   46.965164] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.965165]=20
[   46.974091] # [RUN]	ARCH_SET_GS to 0x1
[   46.974092]=20
[   46.981151] # [OK]	GSBASE was set as expected (selector 0x0)
[   46.981151]=20
[   46.990258] # [OK]	ARCH_GET_GS worked as expected (selector 0x0)
[   46.990259]=20
[   46.999622] # [RUN]	ARCH_SET_GS to 0x0 then mov 0 to %gs
[   46.999623]=20
[   47.007800] # [OK]	GSBASE is 0x0
[   47.007801]=20
[   47.014340] # [RUN]	ARCH_SET_GS to 0x1 then mov 0 to %gs
[   47.014341]=20
[   47.022527] # [OK]	GSBASE is 0x0
[   47.022528]=20
[   47.029149] # [RUN]	ARCH_SET_GS to 0x200000000 then mov 0 to %gs
[   47.029150]=20
[   47.037997] # [OK]	GSBASE is 0x0
[   47.037997]=20
[   47.044793] # [RUN]	ARCH_SET_GS to 0x0 then mov 0 to %gs and schedule=20
[   47.044794]=20
[   47.054164] # [OK]	GSBASE is 0x0
[   47.054165]=20
[   47.060971] # [RUN]	ARCH_SET_GS to 0x1 then mov 0 to %gs and schedule=20
[   47.060972]=20
[   47.070362] # [OK]	GSBASE is 0x0
[   47.070363]=20
[   47.077394] # [RUN]	ARCH_SET_GS to 0x200000000 then mov 0 to %gs and sch=
edule=20
[   47.077395]=20
[   47.087469] # [OK]	GSBASE is 0x0
[   47.087469]=20
[   47.094122] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.094123]=20
[   47.103076] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.103077]=20
[   47.111859] # [OK]	GS/BASE remained 0x0/0x0
[   47.111859]=20
[   47.119421] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.119422]=20
[   47.128187] # 	Before schedule, set selector to 0x1
[   47.128188]=20
[   47.136454] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.136455]=20
[   47.145154] # [OK]	GS/BASE remained 0x1/0x0
[   47.145154]=20
[   47.152905] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.152905]=20
[   47.161809] # 	Before schedule, set selector to 0x2
[   47.161810]=20
[   47.170118] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.170119]=20
[   47.178859] # [OK]	GS/BASE remained 0x2/0x0
[   47.178860]=20
[   47.186371] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.186372]=20
[   47.195120] # 	Before schedule, set selector to 0x3
[   47.195121]=20
[   47.203375] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.203376]=20
[   47.212033] # [OK]	GS/BASE remained 0x3/0x0
[   47.212034]=20
[   47.219570] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
[   47.219571]=20
[   47.228251] # 	Before schedule, set selector to 0x2b
[   47.228252]=20
[   47.236519] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.236520]=20
[   47.245157] # [OK]	GS/BASE remained 0x2b/0x0
[   47.245158]=20
[   47.253034] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.253035]=20
[   47.263423] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.263423]=20
[   47.273208] # [OK]	GS/BASE remained 0x0/0x0
[   47.273209]=20
[   47.280981] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.280981]=20
[   47.290989] # 	Before schedule, set selector to 0x1
[   47.290990]=20
[   47.299443] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.299444]=20
[   47.309221] # [OK]	GS/BASE remained 0x1/0x0
[   47.309222]=20
[   47.317071] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.317072]=20
[   47.327120] # 	Before schedule, set selector to 0x2
[   47.327121]=20
[   47.335765] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.335766]=20
[   47.345678] # [OK]	GS/BASE remained 0x2/0x0
[   47.345679]=20
[   47.353518] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.353518]=20
[   47.363635] # 	Before schedule, set selector to 0x3
[   47.363636]=20
[   47.372220] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.372221]=20
[   47.382105] # [OK]	GS/BASE remained 0x3/0x0
[   47.382106]=20
[   47.389983] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
[   47.389983]=20
[   47.400103] # 	Before schedule, set selector to 0x2b
[   47.400104]=20
[   47.408803] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.408804]=20
[   47.418787] # [OK]	GS/BASE remained 0x2b/0x0
[   47.418788]=20
[   47.426444] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.426444]=20
[   47.435358] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.435359]=20
[   47.444099] # [OK]	GS/BASE remained 0x0/0x0
[   47.444100]=20
[   47.451807] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.451808]=20
[   47.460764] # 	Before schedule, set selector to 0x1
[   47.460765]=20
[   47.469120] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.469121]=20
[   47.477896] # [OK]	GS/BASE remained 0x1/0x0
[   47.477897]=20
[   47.485477] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.485478]=20
[   47.494274] # 	Before schedule, set selector to 0x2
[   47.494275]=20
[   47.502583] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.502584]=20
[   47.511338] # [OK]	GS/BASE remained 0x2/0x0
[   47.511339]=20
[   47.519136] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.519137]=20
[   47.527915] # 	Before schedule, set selector to 0x3
[   47.527916]=20
[   47.536227] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.536228]=20
[   47.544942] # [OK]	GS/BASE remained 0x3/0x0
[   47.544943]=20
[   47.552482] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
[   47.552483]=20
[   47.561225] # 	Before schedule, set selector to 0x2b
[   47.561226]=20
[   47.569735] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   47.569736]=20
[   47.578465] # [OK]	GS/BASE remained 0x2b/0x0
[   47.578466]=20
[   47.586275] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.586276]=20
[   47.596026] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.596027]=20
[   47.605405] # [OK]	GS/BASE remained 0x0/0x0
[   47.605406]=20
[   47.613116] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.613117]=20
[   47.622529] # 	Before schedule, set selector to 0x1
[   47.622530]=20
[   47.631014] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.631015]=20
[   47.640364] # [OK]	GS/BASE remained 0x1/0x0
[   47.640365]=20
[   47.648055] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.648057]=20
[   47.657438] # 	Before schedule, set selector to 0x2
[   47.657439]=20
[   47.665881] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.665882]=20
[   47.675267] # [OK]	GS/BASE remained 0x2/0x0
[   47.675268]=20
[   47.683110] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.683111]=20
[   47.692693] # 	Before schedule, set selector to 0x3
[   47.692694]=20
[   47.701196] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.701197]=20
[   47.710522] # [OK]	GS/BASE remained 0x3/0x0
[   47.710523]=20
[   47.718224] # [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
[   47.718224]=20
[   47.727723] # 	Before schedule, set selector to 0x2b
[   47.727724]=20
[   47.736240] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   47.736241]=20
[   47.745802] # [OK]	GS/BASE remained 0x2b/0x0
[   47.745803]=20
[   47.753648] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.753649]=20
[   47.763777] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.763777]=20
[   47.772536] # [OK]	GS/BASE remained 0x0/0x0
[   47.772537]=20
[   47.780372] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.780373]=20
[   47.790233] # 	Before schedule, set selector to 0x1
[   47.790234]=20
[   47.798509] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.798510]=20
[   47.807164] # [OK]	GS/BASE remained 0x1/0x0
[   47.807165]=20
[   47.814983] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.814984]=20
[   47.824960] # 	Before schedule, set selector to 0x2
[   47.824960]=20
[   47.833241] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.833242]=20
[   47.842018] # [OK]	GS/BASE remained 0x2/0x0
[   47.842019]=20
[   47.849890] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.849891]=20
[   47.859916] # 	Before schedule, set selector to 0x3
[   47.859917]=20
[   47.868258] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.868259]=20
[   47.877016] # [OK]	GS/BASE remained 0x3/0x0
[   47.877016]=20
[   47.884824] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
[   47.884825]=20
[   47.894747] # 	Before schedule, set selector to 0x2b
[   47.894748]=20
[   47.903207] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   47.903208]=20
[   47.911926] # [OK]	GS/BASE remained 0x2b/0x0
[   47.911927]=20
[   47.920205] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   47.920206]=20
[   47.931879] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.931880]=20
[   47.941823] # [OK]	GS/BASE remained 0x0/0x0
[   47.941824]=20
[   47.949980] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   47.949980]=20
[   47.961261] # 	Before schedule, set selector to 0x1
[   47.961262]=20
[   47.969954] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   47.969954]=20
[   47.979936] # [OK]	GS/BASE remained 0x1/0x0
[   47.979937]=20
[   47.988089] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   47.988090]=20
[   47.999266] # 	Before schedule, set selector to 0x2
[   47.999267]=20
[   48.007785] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.007786]=20
[   48.017798] # [OK]	GS/BASE remained 0x2/0x0
[   48.017799]=20
[   48.026033] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   48.026034]=20
[   48.037281] # 	Before schedule, set selector to 0x3
[   48.037282]=20
[   48.045903] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.045904]=20
[   48.055872] # [OK]	GS/BASE remained 0x3/0x0
[   48.055873]=20
[   48.064192] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1=
fa5f343cb85fa4
[   48.064193]=20
[   48.075488] # 	Before schedule, set selector to 0x2b
[   48.075489]=20
[   48.084182] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.084183]=20
[   48.094122] # [OK]	GS/BASE remained 0x2b/0x0
[   48.094123]=20
[   48.102103] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.102104]=20
[   48.112347] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.112349]=20
[   48.121121] # [OK]	GS/BASE remained 0x0/0x0
[   48.121122]=20
[   48.129048] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.129049]=20
[   48.139097] # 	Before schedule, set selector to 0x1
[   48.139098]=20
[   48.147475] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.147476]=20
[   48.156266] # [OK]	GS/BASE remained 0x1/0x0
[   48.156267]=20
[   48.164221] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.164221]=20
[   48.174289] # 	Before schedule, set selector to 0x2
[   48.174290]=20
[   48.182940] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.182941]=20
[   48.191852] # [OK]	GS/BASE remained 0x2/0x0
[   48.191852]=20
[   48.199827] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.199828]=20
[   48.209846] # 	Before schedule, set selector to 0x3
[   48.209847]=20
[   48.218208] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.218209]=20
[   48.226995] # [OK]	GS/BASE remained 0x3/0x0
[   48.226996]=20
[   48.234896] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
[   48.234897]=20
[   48.244981] # 	Before schedule, set selector to 0x2b
[   48.244982]=20
[   48.253414] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.253414]=20
[   48.262182] # [OK]	GS/BASE remained 0x2b/0x0
[   48.262182]=20
[   48.270358] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.270359]=20
[   48.281311] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.281312]=20
[   48.290810] # [OK]	GS/BASE remained 0x0/0x0
[   48.290811]=20
[   48.298810] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.298810]=20
[   48.309438] # 	Before schedule, set selector to 0x1
[   48.309438]=20
[   48.317994] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.317995]=20
[   48.327434] # [OK]	GS/BASE remained 0x1/0x0
[   48.327435]=20
[   48.335452] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.335452]=20
[   48.346124] # 	Before schedule, set selector to 0x2
[   48.346124]=20
[   48.354640] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.354641]=20
[   48.364105] # [OK]	GS/BASE remained 0x2/0x0
[   48.364106]=20
[   48.372187] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.372187]=20
[   48.382896] # 	Before schedule, set selector to 0x3
[   48.382897]=20
[   48.391415] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.391416]=20
[   48.400992] # [OK]	GS/BASE remained 0x3/0x0
[   48.400993]=20
[   48.409050] # [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x20=
0000000
[   48.409051]=20
[   48.419707] # 	Before schedule, set selector to 0x2b
[   48.419708]=20
[   48.428268] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.428269]=20
[   48.437823] # [OK]	GS/BASE remained 0x2b/0x0
[   48.437824]=20
[   48.445574] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.445576]=20
[   48.454538] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.454538]=20
[   48.463240] # [OK]	GS/BASE remained 0x0/0x1
[   48.463241]=20
[   48.470849] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.470850]=20
[   48.479707] # 	Before schedule, set selector to 0x1
[   48.479708]=20
[   48.488179] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.488181]=20
[   48.496990] # [OK]	GS/BASE remained 0x1/0x0
[   48.496991]=20
[   48.504569] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.504570]=20
[   48.513321] # 	Before schedule, set selector to 0x2
[   48.513322]=20
[   48.521686] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.521687]=20
[   48.530457] # [OK]	GS/BASE remained 0x2/0x0
[   48.530458]=20
[   48.538174] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.538175]=20
[   48.547003] # 	Before schedule, set selector to 0x3
[   48.547004]=20
[   48.555339] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.555340]=20
[   48.564101] # [OK]	GS/BASE remained 0x3/0x0
[   48.564102]=20
[   48.571879] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
[   48.571879]=20
[   48.580819] # 	Before schedule, set selector to 0x2b
[   48.580820]=20
[   48.589292] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   48.589293]=20
[   48.598103] # [OK]	GS/BASE remained 0x2b/0x0
[   48.598104]=20
[   48.606177] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.606178]=20
[   48.616700] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.616701]=20
[   48.626632] # [OK]	GS/BASE remained 0x0/0x1
[   48.626633]=20
[   48.634554] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.634555]=20
[   48.644719] # 	Before schedule, set selector to 0x1
[   48.644720]=20
[   48.653266] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.653267]=20
[   48.663149] # [OK]	GS/BASE remained 0x1/0x0
[   48.663150]=20
[   48.671092] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.671093]=20
[   48.681188] # 	Before schedule, set selector to 0x2
[   48.681189]=20
[   48.689777] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.689778]=20
[   48.699811] # [OK]	GS/BASE remained 0x2/0x0
[   48.699812]=20
[   48.707762] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.707763]=20
[   48.717950] # 	Before schedule, set selector to 0x3
[   48.717950]=20
[   48.726532] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.726533]=20
[   48.736488] # [OK]	GS/BASE remained 0x3/0x0
[   48.736489]=20
[   48.744354] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
[   48.744355]=20
[   48.754467] # 	Before schedule, set selector to 0x2b
[   48.754468]=20
[   48.763192] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   48.763193]=20
[   48.773122] # [OK]	GS/BASE remained 0x2b/0x0
[   48.773123]=20
[   48.780946] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.780947]=20
[   48.789984] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.789985]=20
[   48.798876] # [OK]	GS/BASE remained 0x0/0x1
[   48.798877]=20
[   48.806516] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.806516]=20
[   48.815273] # 	Before schedule, set selector to 0x1
[   48.815274]=20
[   48.823743] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.823744]=20
[   48.832497] # [OK]	GS/BASE remained 0x1/0x0
[   48.832498]=20
[   48.840207] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.840208]=20
[   48.849087] # 	Before schedule, set selector to 0x2
[   48.849088]=20
[   48.857440] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.857441]=20
[   48.866219] # [OK]	GS/BASE remained 0x2/0x0
[   48.866220]=20
[   48.873988] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.873989]=20
[   48.883005] # 	Before schedule, set selector to 0x3
[   48.883006]=20
[   48.891339] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.891340]=20
[   48.900115] # [OK]	GS/BASE remained 0x3/0x0
[   48.900116]=20
[   48.908017] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
[   48.908018]=20
[   48.916933] # 	Before schedule, set selector to 0x2b
[   48.916934]=20
[   48.925324] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   48.925325]=20
[   48.934122] # [OK]	GS/BASE remained 0x2b/0x0
[   48.934123]=20
[   48.941996] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   48.941997]=20
[   48.951836] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.951837]=20
[   48.961264] # [OK]	GS/BASE remained 0x0/0x1
[   48.961264]=20
[   48.969070] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   48.969071]=20
[   48.978527] # 	Before schedule, set selector to 0x1
[   48.978528]=20
[   48.987061] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   48.987062]=20
[   48.996626] # [OK]	GS/BASE remained 0x1/0x0
[   48.996628]=20
[   49.004359] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   49.004360]=20
[   49.013910] # 	Before schedule, set selector to 0x2
[   49.013911]=20
[   49.022347] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.022348]=20
[   49.031795] # [OK]	GS/BASE remained 0x2/0x0
[   49.031796]=20
[   49.039536] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   49.039537]=20
[   49.049005] # 	Before schedule, set selector to 0x3
[   49.049006]=20
[   49.057433] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.057434]=20
[   49.066879] # [OK]	GS/BASE remained 0x3/0x0
[   49.066880]=20
[   49.074533] # [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
[   49.074534]=20
[   49.084004] # 	Before schedule, set selector to 0x2b
[   49.084005]=20
[   49.092489] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.092490]=20
[   49.101932] # [OK]	GS/BASE remained 0x2b/0x0
[   49.101933]=20
[   49.109881] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.109882]=20
[   49.119523] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.119523]=20
[   49.128301] # [OK]	GS/BASE remained 0x0/0x200000000
[   49.128302]=20
[   49.136842] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.136843]=20
[   49.146286] # 	Before schedule, set selector to 0x1
[   49.146286]=20
[   49.154710] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.154711]=20
[   49.163430] # [OK]	GS/BASE remained 0x1/0x0
[   49.163431]=20
[   49.171219] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.171220]=20
[   49.180860] # 	Before schedule, set selector to 0x2
[   49.180861]=20
[   49.189205] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.189206]=20
[   49.197962] # [OK]	GS/BASE remained 0x2/0x0
[   49.197963]=20
[   49.205775] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.205776]=20
[   49.215257] # 	Before schedule, set selector to 0x3
[   49.215258]=20
[   49.223774] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.223775]=20
[   49.232534] # [OK]	GS/BASE remained 0x3/0x0
[   49.232535]=20
[   49.240272] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
[   49.240273]=20
[   49.249834] # 	Before schedule, set selector to 0x2b
[   49.249835]=20
[   49.258298] # 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
[   49.258299]=20
[   49.267130] # [OK]	GS/BASE remained 0x2b/0x0
[   49.267131]=20
[   49.275280] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.275281]=20
[   49.286413] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.286414]=20
[   49.296454] # [OK]	GS/BASE remained 0x0/0x200000000
[   49.296454]=20
[   49.305251] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.305252]=20
[   49.316079] # 	Before schedule, set selector to 0x1
[   49.316080]=20
[   49.324576] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.324577]=20
[   49.334457] # [OK]	GS/BASE remained 0x1/0x0
[   49.334458]=20
[   49.342538] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.342539]=20
[   49.353268] # 	Before schedule, set selector to 0x2
[   49.353269]=20
[   49.361876] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.361877]=20
[   49.371863] # [OK]	GS/BASE remained 0x2/0x0
[   49.371864]=20
[   49.379959] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.379960]=20
[   49.390891] # 	Before schedule, set selector to 0x3
[   49.390892]=20
[   49.399471] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.399472]=20
[   49.409455] # [OK]	GS/BASE remained 0x3/0x0
[   49.409456]=20
[   49.417570] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f3=
43cb85fa4
[   49.417571]=20
[   49.428386] # 	Before schedule, set selector to 0x2b
[   49.428387]=20
[   49.437085] # 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
[   49.437085]=20
[   49.447018] # [OK]	GS/BASE remained 0x2b/0x0
[   49.447019]=20
[   49.455106] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.455106]=20
[   49.465016] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.465018]=20
[   49.474029] # [OK]	GS/BASE remained 0x0/0x200000000
[   49.474030]=20
[   49.482490] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.482491]=20
[   49.492027] # 	Before schedule, set selector to 0x1
[   49.492028]=20
[   49.500357] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.500358]=20
[   49.509125] # [OK]	GS/BASE remained 0x1/0x0
[   49.509126]=20
[   49.517121] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.517122]=20
[   49.526715] # 	Before schedule, set selector to 0x2
[   49.526729]=20
[   49.535136] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.535137]=20
[   49.543941] # [OK]	GS/BASE remained 0x2/0x0
[   49.543942]=20
[   49.551884] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.551885]=20
[   49.561500] # 	Before schedule, set selector to 0x3
[   49.561502]=20
[   49.569944] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.569945]=20
[   49.578748] # [OK]	GS/BASE remained 0x3/0x0
[   49.578749]=20
[   49.586475] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
[   49.586476]=20
[   49.596030] # 	Before schedule, set selector to 0x2b
[   49.596031]=20
[   49.604421] # 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
[   49.604422]=20
[   49.613222] # [OK]	GS/BASE remained 0x2b/0x0
[   49.613223]=20
[   49.621373] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.621374]=20
[   49.631978] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.631979]=20
[   49.641784] # [OK]	GS/BASE remained 0x0/0x200000000
[   49.641785]=20
[   49.650467] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.650468]=20
[   49.660703] # 	Before schedule, set selector to 0x1
[   49.660704]=20
[   49.669209] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.669210]=20
[   49.678807] # [OK]	GS/BASE remained 0x1/0x0
[   49.678808]=20
[   49.686798] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.686799]=20
[   49.696994] # 	Before schedule, set selector to 0x2
[   49.696995]=20
[   49.705418] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.705419]=20
[   49.714963] # [OK]	GS/BASE remained 0x2/0x0
[   49.714964]=20
[   49.722918] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.722919]=20
[   49.733077] # 	Before schedule, set selector to 0x3
[   49.733077]=20
[   49.741536] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.741537]=20
[   49.750997] # [OK]	GS/BASE remained 0x3/0x0
[   49.750998]=20
[   49.759039] # [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x2000000=
00
[   49.759041]=20
[   49.769204] # 	Before schedule, set selector to 0x2b
[   49.769205]=20
[   49.777821] # 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
[   49.777822]=20
[   49.787336] # [OK]	GS/BASE remained 0x2b/0x0
[   49.787337]=20
[   49.795688] # [RUN]	ARCH_SET_GS(0), clear gs, then manipulate GSBASE in =
a different thread
[   49.795689]=20
[   49.806899] # 	using LDT slot 0
[   49.806900]=20
[   49.813164] # [OK]	GSBASE remained 0
[   49.813165]=20
[   49.819951] # [OK]	GS was reset as expected
[   49.819951]=20
[   49.827368] ok 36 selftests: x86: fsgsbase_64
[   49.827368]=20
[   49.834895] # selftests: x86: sysret_rip_64
[   49.834896]=20
[   49.842406] # [RUN]	sigreturn to 0x800000000000
[   49.842407]=20
[   49.850317] # [OK]	Got SIGSEGV at RIP=3D0x800000000000
[   49.850317]=20
[   49.858563] # [RUN]	sigreturn to 0x1000000000000
[   49.858564]=20
[   49.866647] # [OK]	Got SIGSEGV at RIP=3D0x1000000000000
[   49.866648]=20
[   49.874948] # [RUN]	sigreturn to 0x2000000000000
[   49.874949]=20
[   49.882969] # [OK]	Got SIGSEGV at RIP=3D0x2000000000000
[   49.882970]=20
[   49.891217] # [RUN]	sigreturn to 0x4000000000000
[   49.891218]=20
[   49.899209] # [OK]	Got SIGSEGV at RIP=3D0x4000000000000
[   49.899210]=20
[   49.907509] # [RUN]	sigreturn to 0x8000000000000
[   49.907510]=20
[   49.915408] # [OK]	Got SIGSEGV at RIP=3D0x8000000000000
[   49.915409]=20
[   49.923694] # [RUN]	sigreturn to 0x10000000000000
[   49.923695]=20
[   49.931725] # [OK]	Got SIGSEGV at RIP=3D0x10000000000000
[   49.931726]=20
[   49.940113] # [RUN]	sigreturn to 0x20000000000000
[   49.940114]=20
[   49.948094] # [OK]	Got SIGSEGV at RIP=3D0x20000000000000
[   49.948095]=20
[   49.956418] # [RUN]	sigreturn to 0x40000000000000
[   49.956419]=20
[   49.964544] # [OK]	Got SIGSEGV at RIP=3D0x40000000000000
[   49.964544]=20
[   49.972888] # [RUN]	sigreturn to 0x80000000000000
[   49.972889]=20
[   49.980948] # [OK]	Got SIGSEGV at RIP=3D0x80000000000000
[   49.980948]=20
[   49.989280] # [RUN]	sigreturn to 0x100000000000000
[   49.989281]=20
[   49.997319] # [OK]	Got SIGSEGV at RIP=3D0x100000000000000
[   49.997320]=20
[   50.005783] # [RUN]	sigreturn to 0x200000000000000
[   50.005797]=20
[   50.014011] # [OK]	Got SIGSEGV at RIP=3D0x200000000000000
[   50.014012]=20
[   50.022446] # [RUN]	sigreturn to 0x400000000000000
[   50.022447]=20
[   50.030542] # [OK]	Got SIGSEGV at RIP=3D0x400000000000000
[   50.030543]=20
[   50.038949] # [RUN]	sigreturn to 0x800000000000000
[   50.038950]=20
[   50.047001] # [OK]	Got SIGSEGV at RIP=3D0x800000000000000
[   50.047002]=20
[   50.055391] # [RUN]	sigreturn to 0x1000000000000000
[   50.055392]=20
[   50.063511] # [OK]	Got SIGSEGV at RIP=3D0x1000000000000000
[   50.063512]=20
[   50.072023] # [RUN]	sigreturn to 0x2000000000000000
[   50.072024]=20
[   50.080204] # [OK]	Got SIGSEGV at RIP=3D0x2000000000000000
[   50.080205]=20
[   50.088769] # [RUN]	sigreturn to 0x4000000000000000
[   50.088770]=20
[   50.096959] # [OK]	Got SIGSEGV at RIP=3D0x4000000000000000
[   50.096960]=20
[   50.105555] # [RUN]	sigreturn to 0x8000000000000000
[   50.105556]=20
[   50.113803] # [OK]	Got SIGSEGV at RIP=3D0x8000000000000000
[   50.113804]=20
[   50.122706] # [RUN]	Trying a SYSCALL that falls through to 0x7fffffffe000
[   50.122707]=20
[   50.132362] # [OK]	We survived
[   50.132363]=20
[   50.139039] # [RUN]	Trying a SYSCALL that falls through to 0x7ffffffff000
[   50.139039]=20
[   50.148682] # [OK]	We survived
[   50.148683]=20
[   50.155386] # [RUN]	Trying a SYSCALL that falls through to 0x800000000000
[   50.155387]=20
[   50.165455] # [OK]	mremap to 0x7ffffffff000 failed
[   50.165456]=20
[   50.173874] # [RUN]	Trying a SYSCALL that falls through to 0xfffffffff000
[   50.173875]=20
[   50.183976] # [OK]	mremap to 0xffffffffe000 failed
[   50.183976]=20
[   50.192382] # [RUN]	Trying a SYSCALL that falls through to 0x10000000000=
00
[   50.192383]=20
[   50.202475] # [OK]	mremap to 0xfffffffff000 failed
[   50.202476]=20
[   50.210998] # [RUN]	Trying a SYSCALL that falls through to 0x1fffffffff0=
00
[   50.210999]=20
[   50.221160] # [OK]	mremap to 0x1ffffffffe000 failed
[   50.221161]=20
[   50.229713] # [RUN]	Trying a SYSCALL that falls through to 0x20000000000=
00
[   50.229714]=20
[   50.239956] # [OK]	mremap to 0x1fffffffff000 failed
[   50.239956]=20
[   50.248505] # [RUN]	Trying a SYSCALL that falls through to 0x3fffffffff0=
00
[   50.248506]=20
[   50.258899] # [OK]	mremap to 0x3ffffffffe000 failed
[   50.258900]=20
[   50.267465] # [RUN]	Trying a SYSCALL that falls through to 0x40000000000=
00
[   50.267466]=20
[   50.277657] # [OK]	mremap to 0x3fffffffff000 failed
[   50.277658]=20
[   50.286330] # [RUN]	Trying a SYSCALL that falls through to 0x7fffffffff0=
00
[   50.286331]=20
[   50.296711] # [OK]	mremap to 0x7ffffffffe000 failed
[   50.296711]=20
[   50.305293] # [RUN]	Trying a SYSCALL that falls through to 0x80000000000=
00
[   50.305294]=20
[   50.315471] # [OK]	mremap to 0x7fffffffff000 failed
[   50.315472]=20
[   50.324173] # [RUN]	Trying a SYSCALL that falls through to 0xffffffffff0=
00
[   50.324173]=20
[   50.334334] # [OK]	mremap to 0xfffffffffe000 failed
[   50.334334]=20
[   50.343057] # [RUN]	Trying a SYSCALL that falls through to 0x10000000000=
000
[   50.343058]=20
[   50.353344] # [OK]	mremap to 0xffffffffff000 failed
[   50.353345]=20
[   50.362006] # [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffff=
000
[   50.362006]=20
[   50.372361] # [OK]	mremap to 0x1fffffffffe000 failed
[   50.372362]=20
[   50.381230] # [RUN]	Trying a SYSCALL that falls through to 0x20000000000=
000
[   50.381231]=20
[   50.391608] # [OK]	mremap to 0x1ffffffffff000 failed
[   50.391609]=20
[   50.400392] # [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffff=
000
[   50.400393]=20
[   50.410918] # [OK]	mremap to 0x3fffffffffe000 failed
[   50.410919]=20
[   50.419720] # [RUN]	Trying a SYSCALL that falls through to 0x40000000000=
000
[   50.419721]=20
[   50.430127] # [OK]	mremap to 0x3ffffffffff000 failed
[   50.430128]=20
[   50.439071] # [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffff=
000
[   50.439072]=20
[   50.449522] # [OK]	mremap to 0x7fffffffffe000 failed
[   50.449523]=20
[   50.458435] # [RUN]	Trying a SYSCALL that falls through to 0x80000000000=
000
[   50.458436]=20
[   50.468873] # [OK]	mremap to 0x7ffffffffff000 failed
[   50.468874]=20
[   50.477721] # [RUN]	Trying a SYSCALL that falls through to 0xfffffffffff=
000
[   50.477722]=20
[   50.488199] # [OK]	mremap to 0xffffffffffe000 failed
[   50.488200]=20
[   50.497222] # [RUN]	Trying a SYSCALL that falls through to 0x10000000000=
0000
[   50.497223]=20
[   50.507795] # [OK]	mremap to 0xfffffffffff000 failed
[   50.507796]=20
[   50.516659] # [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffff=
f000
[   50.516660]=20
[   50.527138] # [OK]	mremap to 0x1ffffffffffe000 failed
[   50.527139]=20
[   50.536078] # [RUN]	Trying a SYSCALL that falls through to 0x20000000000=
0000
[   50.536079]=20
[   50.546654] # [OK]	mremap to 0x1fffffffffff000 failed
[   50.546656]=20
[   50.555639] # [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffff=
f000
[   50.555640]=20
[   50.566240] # [OK]	mremap to 0x3ffffffffffe000 failed
[   50.566243]=20
[   50.575294] # [RUN]	Trying a SYSCALL that falls through to 0x40000000000=
0000
[   50.575294]=20
[   50.585944] # [OK]	mremap to 0x3fffffffffff000 failed
[   50.585945]=20
[   50.594989] # [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffff=
f000
[   50.594990]=20
[   50.605518] # [OK]	mremap to 0x7ffffffffffe000 failed
[   50.605519]=20
[   50.614443] # [RUN]	Trying a SYSCALL that falls through to 0x80000000000=
0000
[   50.614443]=20
[   50.625015] # [OK]	mremap to 0x7fffffffffff000 failed
[   50.625016]=20
[   50.634055] # [RUN]	Trying a SYSCALL that falls through to 0xfffffffffff=
f000
[   50.634056]=20
[   50.644655] # [OK]	mremap to 0xfffffffffffe000 failed
[   50.644656]=20
[   50.653687] # [RUN]	Trying a SYSCALL that falls through to 0x10000000000=
00000
[   50.653688]=20
[   50.664290] # [OK]	mremap to 0xffffffffffff000 failed
[   50.664291]=20
[   50.673423] # [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffff=
ff000
[   50.673424]=20
[   50.684123] # [OK]	mremap to 0x1fffffffffffe000 failed
[   50.684125]=20
[   50.693284] # [RUN]	Trying a SYSCALL that falls through to 0x20000000000=
00000
[   50.693285]=20
[   50.704039] # [OK]	mremap to 0x1ffffffffffff000 failed
[   50.704040]=20
[   50.713200] # [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffff=
ff000
[   50.713201]=20
[   50.723961] # [OK]	mremap to 0x3fffffffffffe000 failed
[   50.723962]=20
[   50.733091] # [RUN]	Trying a SYSCALL that falls through to 0x40000000000=
00000
[   50.733092]=20
[   50.743846] # [OK]	mremap to 0x3ffffffffffff000 failed
[   50.743847]=20
[   50.753125] # [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffff=
ff000
[   50.753126]=20
[   50.763843] # [OK]	mremap to 0x7fffffffffffe000 failed
[   50.763844]=20
[   50.773060] # [RUN]	Trying a SYSCALL that falls through to 0x80000000000=
00000
[   50.773061]=20
[   50.783787] # [OK]	mremap to 0x7ffffffffffff000 failed
[   50.783788]=20
[   50.792328] ok 37 selftests: x86: sysret_rip_64
[   50.792329]=20
[   50.800287] # selftests: x86: syscall_numbering_64
[   50.800288]=20
[   50.808545] # 	Checking for x32... not supported
[   50.808546]=20
[   50.816473] # [RUN]	Checking syscalls 512-547
[   50.816474]=20
[   50.824420] # [RUN]	Checking some 64-bit syscalls in x32 range
[   50.824420]=20
[   50.833887] # [RUN]	Checking numbers above 2^32-1
[   50.833889]=20
[   50.842010] # [OK]	They all returned -ENOSYS
[   50.842011]=20
[   50.849779] ok 38 selftests: x86: syscall_numbering_64
[   50.849780]=20
[   50.858129] # selftests: x86: ldt_gdt_64
[   50.858129]=20
[   50.865893] # [NOTE]	set_thread_area is available; will use GDT index 12
[   50.865894]=20
[   50.876324] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
[   50.876325]=20
[   50.886424] # [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
[   50.886425]=20
[   50.896092] # [OK]	LDT entry 1 is invalid
[   50.896093]=20
[   50.903961] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   50.903962]=20
[   50.913634] # [OK]	LDT entry 1 is invalid
[   50.913635]=20
[   50.921305] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   50.921306]=20
[   50.931412] # [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
[   50.931413]=20
[   50.941571] # [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
[   50.941572]=20
[   50.951707] # [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
[   50.951708]=20
[   50.961948] # [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
[   50.961949]=20
[   50.972233] # [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
[   50.972234]=20
[   50.982424] # [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
[   50.982425]=20
[   50.992837] # [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
[   50.992838]=20
0m] Stopped targ
[   51.003143]=20
et Sound Card.
[   51.014488] # [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
[   51.014489]=20
         Stoppin
[   51.024962] # [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
g NFS status mon
[   51.024963]=20
itor for NFSv2/3 locking....
[   51.036315] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   51.036316]=20
0m] Stopped targ
[   51.047356]=20
et RPC Port Mapp
[   51.057932] # [RUN]	Test fork
er.
[   51.057933]=20
0m] Stopped targ
[   51.065256]=20
et Timers.
[   51.076146] # [OK]	LDT entry 1 is invalid
[   51.076146]=20
0m] Stopped Dail
[   51.083582]=20
y Cleanup of Temporary Directori
[   51.093040] # [NOTE]	set_thread_area is available; will use GDT index 12
es.
[   51.093041]=20
0m] Stopped Dail
[   51.104593]=20
y apt upgrade and clean activiti
[   51.116149] # [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
es.
[   51.116150]=20
0m] Stopped Dail
[   51.127001]=20
y apt download activities.
[   51.136476] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   51.136477]=20
0m] Stopped targ
[   51.146911]=20
et System Time Synchronized.
[   51.156324] # [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
[   51.156325]=20
         Stoppin
[   51.167569] # [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
g System Logging
[   51.167570]=20
 Service...
[   51.178948] # [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
[   51.178949]=20
         Stoppin
[   51.189347] # [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
g LSB: Load kern
[   51.189348]=20
el image with kexec...
[   51.200699] # [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
[   51.200700]=20
         Stoppin
[   51.211845] # [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
g D-Bus System M
[   51.211846]=20
essage Bus...
[   51.223098] # [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
[   51.223099]=20
0m] Stopped LKP=20
[   51.233392]=20
bootstrap.
[   51.244744] # [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
[   51.244745]=20
         Stoppin
[   51.255260] # [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
g OpenBSD Secure
[   51.255261]=20
 Shell server...
[   51.266619] # [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
[   51.266620]=20
         Stoppin
[   51.277102] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
g LSB: Start and
[   51.277103]=20
 stop bmc-watchdog...
[   51.288400] # [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
[   51.288401]=20
         Stoppin
[   51.298507] # [RUN]	Test fork
g Regular backgr
[   51.298508]=20
ound program pro
[   51.306470] # [OK]	Child succeeded
cessing daemon..
[   51.306471]=20
=2E
[   51.314012] # [RUN]	Test size
[   51.314013]=20
0m] Stopped targ
[   51.320198]=20
et Login Prompts
[   51.328335] # [OK]	modify_ldt failure 22
=2E
[   51.328336]=20
         Stoppin
[   51.336378] # [OK]	LDT entry 0 has AR 0x0000F300 and limit 0x00000000
g Getty on tty1.
[   51.336379]=20
=2E.
[   51.347793] # [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
[   51.347794]=20
         Stoppin
[   51.358220] # [OK]	LDT entry 0 has AR 0x0000F100 and limit 0x00000000
g Login Service.
[   51.358221]=20
=2E.
[   51.369428] # [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
[   51.369429]=20
         Unmount
[   51.379845] # [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000001
ing RPC Pipe Fil
[   51.379846]=20
e System...
[   51.391050] # [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000000
[   51.391051]=20
0m] Stopped Regu
[   51.400839]=20
lar background program processin
[   51.410240] # [OK]	LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF
g daemon.
[   51.410241]=20
0m] Stopped Syst
[   51.421885]=20
em Logging Service.
[   51.433345] # [OK]	LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF
[   51.433345]=20
0m] Stopped D-Bu
[   51.443835]=20
s System Message Bus.
[   51.455186] # [OK]	LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF
[   51.455187]=20
0m] Stopped Open
[   51.465213]=20
BSD Secure Shell
[   51.474185] # [RUN]	Cross-CPU LDT invalidation
 server.
[   51.474186]=20
[   51.482288] # [OK]	All 5 iterations succeeded
[   51.482289]=20
[   51.482572] # [RUN]	Test exec
[   51.482573]=20
[   51.483567] # [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A
[   51.483567]=20
[   51.483981] # [OK]	Child succeeded
[   51.483982]=20
[   51.484971] # [OK]	Invalidate DS with set_thread_area: new DS =3D 0x0
[   51.484972]=20
[   51.485929] # [OK]	Invalidate ES with set_thread_area: new ES =3D 0x0
[   51.485930]=20
[   51.486963] # [OK]	Invalidate FS with set_thread_area: new FS =3D 0x0
[   51.486963]=20
[   51.487402] # [OK]	New FSBASE was zero
[   51.487403]=20
[   51.488426] # [OK]	Invalidate GS with set_thread_area: new GS =3D 0x0
[   51.488426]=20
0m] Stopped Gett
[   51.547502]=20
y on tty1.
[   51.555631] ok 39 selftests: x86: ldt_gdt_64
[   51.555632]=20
[   51.562449]=20
0m] Stopped NFS=20
[   51.569875] # [RUN]	Check int80 return regs
[   51.569876]=20
status monitor f
[   51.576955] # [OK]	getpid() preserves regs
[   51.576956]=20
or NFSv2/3 locki
[   51.584199] # [OK]	kill(getpid(), SIGUSR1) preserves regs
[   51.584200]=20
ng..
[   51.592234] # [RUN]	ptrace-induced syscall restart
[   51.592235]=20
0m] Unmounted RP
[   51.598763]=20
C Pipe File Syst
[   51.606340] # [OK]	Initial nr and args are correct
[   51.606340]=20
em.
[   51.614221] # [RUN]	Restart the syscall (ip =3D 0x7f877c0d2f49)
[   51.614222]=20
0m] Stopped Logi
[   51.622200]=20
n Service.
[   51.632308] # [RUN]	Change nr and args and restart the syscall (ip =3D 0=
x7f877c0d2f49)
[   51.632309]=20
[   51.642308] # [OK]	Replacement nr and args are correct
[   51.642310]=20
         Stoppin
[   51.649493] # [OK]	Child exited cleanly
g Permit User Se
[   51.649494]=20
ssions...
[   51.657959] # [RUN]	kernel syscall restart under ptrace
[   51.657960]=20
         Stopping /etc/rc.local Compatibility...
         Unmounting /inn/result...
         Stopping LSB: Execute the kexec -e command to reboot system...
         Stopping Raise network interfaces...
         Stopping Load/Save Random Seed...
         Stopping Network Time Synchronization...
         Stopping Update UTMP about System Boot/Shutdown...
         Unmounting /tmp...
         Unmounting /opt/rootfs...
         Starting Reboot...
[   52.282863] watchdog: watchdog0: watchdog did not stop!
Failed to read r
[   52.311887] kvm: exiting hardware virtualization
eboot parameter file: No such file or directory
[   52.382825] sd 0:0:0:0: [sda] Synchronizing SCSI cache
[   52.390632] e1000e: EEE TX LPI TIMER: 00000011
reboot: Restarting system

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename=kernel-selftests

KERNEL SELFTESTS: linux_headers_dir is /usr/src/linux-headers-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749
2020-06-21 09:33:59 ln -sf /usr/bin/clang
2020-06-21 09:33:59 ln -sf /usr/bin/llc
2020-06-21 09:33:59 sed -i s/default_timeout=45/default_timeout=300/ kselftest/runner.sh
2020-06-21 09:33:59 make run_tests -C x86
make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86'
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/single_step_syscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_step_syscall.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_ss_attrs_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_attrs.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_nt_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_mremap_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap_vdso.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/check_initial_reg_state_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sigreturn_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/iopl_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ioperm_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/protection_keys_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_keys.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vsyscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/mov_ss_trap_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mov_ss_trap.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_arg_fault_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_arg_fault.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/entry_from_vm86_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 entry_from_vm86.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_syscall_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_syscall_vdso.c thunks_32.S -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/unwind_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 unwind_vdso.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FCMOV_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCMOV.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FCOMI_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCOMI.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_FISTTP_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FISTTP.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/vdso_restorer_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 vdso_restorer.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ldt_gdt_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl -lm
gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ptrace_syscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscall.c raw_syscall_helper_32.S -lrt -ldl -lm
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/single_step_syscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_step_syscall.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_ss_attrs_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_attrs.c thunks.S -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_nt_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_mremap_vdso_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap_vdso.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/check_initial_reg_state_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sigreturn_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/iopl_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ioperm_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/protection_keys_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_keys.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vdso_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/test_vsyscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/mov_ss_trap_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mov_ss_trap.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_arg_fault_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_arg_fault.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/fsgsbase_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 fsgsbase.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/sysret_rip_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_rip.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/syscall_numbering_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_numbering.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ldt_gdt_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl
gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86/ptrace_syscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscall.c -lrt -ldl
TAP version 13
1..40
# selftests: x86: single_step_syscall_32
# [RUN]	Set TF and check nop
# [OK]	Survived with TF set and 14 traps
# [RUN]	Set TF and check int80
# [OK]	Survived with TF set and 14 traps
# [RUN]	Set TF and check a fast syscall
# [OK]	Survived with TF set and 43 traps
# [RUN]	Fast syscall with TF cleared
# [OK]	Nothing unexpected happened
# [RUN]	Set TF and check SYSENTER
# 	Got SIGSEGV with RIP=f7f47569, TF=256
# [RUN]	Fast syscall with TF cleared
# [OK]	Nothing unexpected happened
ok 1 selftests: x86: single_step_syscall_32
# selftests: x86: sysret_ss_attrs_32
# [RUN]	Syscalls followed by SS validation
# [OK]	We survived
ok 2 selftests: x86: sysret_ss_attrs_32
# selftests: x86: syscall_nt_32
# [RUN]	Set NT and issue a syscall
# [OK]	The syscall worked and flags are still set
# [RUN]	Set NT|TF and issue a syscall
# [OK]	The syscall worked and flags are still set
ok 3 selftests: x86: syscall_nt_32
# selftests: x86: test_mremap_vdso_32
# 	AT_SYSINFO_EHDR is 0xf7fbb000
# [NOTE]	Moving vDSO: [0xf7fbb000, 0xf7fbc000] -> [0xf7fb4000, 0xf7fb5000]
# [NOTE]	vDSO partial move failed, will try with bigger size
# [NOTE]	Moving vDSO: [0xf7fbb000, 0xf7fbd000] -> [0xf7fb3000, 0xf7fb5000]
# [OK]
ok 4 selftests: x86: test_mremap_vdso_32
# selftests: x86: check_initial_reg_state_32
# [OK]	All GPRs except SP are 0
# [OK]	FLAGS is 0x202
ok 5 selftests: x86: check_initial_reg_state_32
# selftests: x86: sigreturn_32
# [OK]	set_thread_area refused 16-bit data
# [OK]	set_thread_area refused 16-bit data
# [RUN]	Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 64-bit CS (33), 16-bit SS (3f)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 16-bit CS (37), 16-bit SS (3f)
# [OK]	all registers okay
# [RUN]	64-bit CS (33), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	32-bit CS (23), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	16-bit CS (37), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	64-bit CS (33), bogus SS (23)
# [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
# [RUN]	32-bit CS (23), bogus SS (23)
# [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
# [RUN]	16-bit CS (37), bogus SS (23)
# [OK]	Got #GP(0x20) (i.e. GDT index 4, Segmentation fault)
# [RUN]	32-bit CS (4f), bogus SS (2b)
# [OK]	Got #NP(0x4c) (i.e. LDT index 9, Bus error)
# [RUN]	32-bit CS (23), bogus SS (57)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
ok 6 selftests: x86: sigreturn_32
# selftests: x86: iopl_32
# [OK]	CLI faulted
# [OK]	STI faulted
# [OK]	outb to 0x80 worked
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# 	child: set IOPL to 3
# [RUN]	child: write to 0x80
# [OK]	CLI faulted
# [OK]	STI faulted
# [OK]	outb to 0x80 worked
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [OK]	Child succeeded
# [RUN]	parent: write to 0x80 (should fail)
# [OK]	outb to 0x80 failed
# [OK]	CLI faulted
# [OK]	STI faulted
# 	iopl(3)
# 	Drop privileges
# [RUN]	iopl(3) unprivileged but with IOPL==3
# [RUN]	iopl(0) unprivileged
# [RUN]	iopl(3) unprivileged
# [OK]	Failed as expected
ok 7 selftests: x86: iopl_32
# selftests: x86: ioperm_32
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	enable 0x80
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	disable 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	child: check that we inherited permissions
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	child: Extend permissions to 0x81
# [RUN]	child: Drop permissions to 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	enable 0x80
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	disable 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [OK]	Child succeeded
# 	Verify that unsharing the bitmap worked
# [OK]	outb to 0x80 worked
# 	Drop privileges
# [RUN]	disable 0x80
# [OK]	it worked
# [RUN]	enable 0x80 again
# [OK]	it failed
ok 8 selftests: x86: ioperm_32
# selftests: x86: protection_keys_32
# has pku: 0
# running PKEY tests for unsupported CPU/OS
ok 9 selftests: x86: protection_keys_32
# selftests: x86: test_vdso_32
# Warning: failed to find getcpu in vDSO
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME (0)...
# 	1592703243.509739377 1592703243.509743541 1592703243.509743738
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC (1)...
# 	37.692899478 37.692899892 37.692900056
# [RUN]	Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)...
# 	0.000721539 0.000722258 0.000722811
# [RUN]	Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)...
# 	0.000724733 0.000725262 0.000725781
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)...
# 	36.495366960 36.495367323 36.495367534
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)...
# 	1592703243.509355978 1592703243.509355978 1592703243.509355978
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)...
# 	37.692508963 37.692508963 37.692508963
# [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME (7)...
# 	37.692913025 37.692913368 37.692913525
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)...
# 	1592703243.509762027 1592703243.509762534 1592703243.509763023
# [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)...
# 	37.692917482 37.692917992 37.692918488
# [RUN]	Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock CLOCK_TAI (11)...
# 	1592703243.509768408 1592703243.509768752 1592703243.509768910
# [RUN]	Testing clock_gettime for clock invalid (-1)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock invalid (-2147483648)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock invalid (2147483647)...
# [OK]	No such clock.
# [RUN]	Testing gettimeofday...
# 	1592703243.509773 1592703243.509774 1592703243.509774
# [OK]	timezones match: minuteswest=-480, dsttime=0
# [RUN]	Testing getcpu...
# [OK]	CPU 0: syscall: cpu 0, node 0
# [OK]	CPU 1: syscall: cpu 1, node 0
# [OK]	CPU 2: syscall: cpu 2, node 0
# [OK]	CPU 3: syscall: cpu 3, node 0
# [OK]	CPU 4: syscall: cpu 4, node 0
# [OK]	CPU 5: syscall: cpu 5, node 0
# [OK]	CPU 6: syscall: cpu 6, node 0
# [OK]	CPU 7: syscall: cpu 7, node 0
ok 10 selftests: x86: test_vdso_32
# selftests: x86: test_vsyscall_32
# [NOTE]	failed to find getcpu in vDSO
# [RUN]	test gettimeofday()
# 	vDSO time offsets: 0.000004 0.000000
# [OK]	vDSO gettimeofday()'s timeval was okay
# [RUN]	test time()
# [OK]	vDSO time() is okay
# [RUN]	getcpu() on CPU 0
# [RUN]	getcpu() on CPU 1
ok 11 selftests: x86: test_vsyscall_32
# selftests: x86: mov_ss_trap_32
# 	SS = 0x2b, &SS = 0x0x804d11c
# 	PR_SET_PTRACER_ANY succeeded
# 	Set up a watchpoint
# 	DR0 = 804d11c, DR1 = 8048863, DR7 = 7000a
# 	SS = 0x2b, &SS = 0x0x804d11c
# 	PR_SET_PTRACER_ANY succeeded
# 	Set up a watchpoint
# [RUN]	Read from watched memory (should get SIGTRAP)
# 	Got SIGTRAP with RIP=80486ed, EFLAGS.RF=0
# [RUN]	MOV SS; INT3
# 	Got SIGTRAP with RIP=80486fe, EFLAGS.RF=0
# [RUN]	MOV SS; INT 3
# 	Got SIGTRAP with RIP=8048710, EFLAGS.RF=0
# [RUN]	MOV SS; CS CS INT3
# 	Got SIGTRAP with RIP=8048723, EFLAGS.RF=0
# [RUN]	MOV SS; CSx14 INT3
# 	Got SIGTRAP with RIP=8048742, EFLAGS.RF=0
# [RUN]	MOV SS; INT 4
# 	Got SIGSEGV with RIP=804876c
# [RUN]	MOV SS; INTO
# 	Got SIGTRAP with RIP=804879c, EFLAGS.RF=0
# [RUN]	MOV SS; ICEBP
# 	Got SIGTRAP with RIP=8048b11, EFLAGS.RF=0
# [RUN]	MOV SS; CLI
# 	Got SIGSEGV with RIP=8048ad6
# [RUN]	MOV SS; #PF
# 	Got SIGSEGV with RIP=8048a98
# [RUN]	MOV SS; INT 1
# 	Got SIGSEGV with RIP=8048843
# [RUN]	MOV SS; breakpointed NOP
# 	Got SIGTRAP with RIP=8048864, EFLAGS.RF=0
# [RUN]	MOV SS; SYSENTER
# 	Got SIGSEGV with RIP=f7f3c569
# [RUN]	MOV SS; INT $0x80
# [OK]	I aten't dead
ok 12 selftests: x86: mov_ss_trap_32
# selftests: x86: syscall_arg_fault_32
# [RUN]	SYSENTER with invalid state
# [OK]	Seems okay
# [RUN]	SYSCALL with invalid state
# [SKIP]	Illegal instruction
# [RUN]	SYSENTER with TF and invalid state
# [OK]	Seems okay
# [RUN]	SYSCALL with TF and invalid state
# [SKIP]	Illegal instruction
ok 13 selftests: x86: syscall_arg_fault_32
# selftests: x86: entry_from_vm86_32
# [RUN]	#BR from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SYSENTER from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SYSCALL from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	STI with VIP set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP set and IF clear from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP and IF set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP clear and IF set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	INT3 from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	int80 from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	UMIP tests from vm86 mode
# [SKIP]	vm86 not supported
# [INFO]	Result from SMSW:[0x0000]
# [INFO]	Result from SIDT: limit[0x0000]base[0x00000000]
# [INFO]	Result from SGDT: limit[0x0000]base[0x00000000]
# [PASS]	All the results from SMSW are identical.
# [PASS]	All the results from SGDT are identical.
# [PASS]	All the results from SIDT are identical.
# [RUN]	STR instruction from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SLDT instruction from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	Execute null pointer from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	#BR from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SYSENTER from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SYSCALL from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	STI with VIP set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP set and IF clear from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP and IF set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	POPF with VIP clear and IF set from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	INT3 from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	int80 from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	UMIP tests from vm86 mode
# [SKIP]	vm86 not supported
# [INFO]	Result from SMSW:[0x0000]
# [INFO]	Result from SIDT: limit[0x0000]base[0x00000000]
# [INFO]	Result from SGDT: limit[0x0000]base[0x00000000]
# [PASS]	All the results from SMSW are identical.
# [PASS]	All the results from SGDT are identical.
# [PASS]	All the results from SIDT are identical.
# [RUN]	STR instruction from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	SLDT instruction from vm86 mode
# [SKIP]	vm86 not supported
# [RUN]	Execute null pointer from vm86 mode
# [SKIP]	vm86 not supported
ok 14 selftests: x86: entry_from_vm86_32
# selftests: x86: test_syscall_vdso_32
# [RUN]	Executing 6-argument 32-bit syscall via VDSO
# [WARN]	Flags before=0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c
# [WARN]	Flags  after=0000000000200682 id 0 00 d i s 0 0 1 
# [WARN]	Flags change=0000000000000855 0 00 o z 0 a 0 p 0 c
# [OK]	Arguments are preserved across syscall
# [NOTE]	R11 has changed:0000000000200682 - assuming clobbered by SYSRET insn
# [OK]	R8..R15 did not leak kernel data
# [RUN]	Executing 6-argument 32-bit syscall via INT 80
# [OK]	Arguments are preserved across syscall
# [OK]	R8..R15 did not leak kernel data
# [RUN]	Executing 6-argument 32-bit syscall via VDSO
# [WARN]	Flags before=0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c
# [WARN]	Flags  after=0000000000200686 id 0 00 d i s 0 0 p 1 
# [WARN]	Flags change=0000000000000851 0 00 o z 0 a 0 0 c
# [OK]	Arguments are preserved across syscall
# [NOTE]	R11 has changed:0000000000200686 - assuming clobbered by SYSRET insn
# [OK]	R8..R15 did not leak kernel data
# [RUN]	Executing 6-argument 32-bit syscall via INT 80
# [OK]	Arguments are preserved across syscall
# [OK]	R8..R15 did not leak kernel data
# [RUN]	Running tests under ptrace
ok 15 selftests: x86: test_syscall_vdso_32
# selftests: x86: unwind_vdso_32
# 	AT_SYSINFO is 0xf7eed560
# [OK]	AT_SYSINFO maps to linux-gate.so.1, loaded at 0x0xf7eed000
# [RUN]	Set TF and check a fast syscall
# 	In vsyscall at 0xf7eed560, returning to 0xf7ca5737
# 	SIGTRAP at 0xf7eed560
# 	  0xf7eed560
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed561
# 	  0xf7eed561
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed562
# 	  0xf7eed562
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed563
# 	  0xf7eed563
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed565
# 	  0xf7eed565
# 	  0xf7ca5737
# [OK]	  NR = 20, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed56a
# 	  0xf7eed56a
# 	  0xf7ca5737
# [OK]	  NR = 1685, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed56b
# 	  0xf7eed56b
# 	  0xf7ca5737
# [OK]	  NR = 1685, args = 1, 2, 3, 4, 5, 6
# 	SIGTRAP at 0xf7eed56c
# 	  0xf7eed56c
# 	  0xf7ca5737
# [OK]	  NR = 1685, args = 1, 2, 3, 4, 5, 6
# 	Vsyscall is done
# [OK]	All is well
ok 16 selftests: x86: unwind_vdso_32
# selftests: x86: test_FCMOV_32
# [RUN]	Testing fcmovCC instructions
# [OK]	fcmovCC
ok 17 selftests: x86: test_FCMOV_32
# selftests: x86: test_FCOMI_32
# [RUN]	Testing f[u]comi[p] instructions
# [OK]	f[u]comi[p]
ok 18 selftests: x86: test_FCOMI_32
# selftests: x86: test_FISTTP_32
# [RUN]	Testing fisttp instructions
# [OK]	fisttp
ok 19 selftests: x86: test_FISTTP_32
# selftests: x86: vdso_restorer_32
# [RUN]	Raise a signal, SA_SIGINFO, sa.restorer == NULL
# [OK]	SA_SIGINFO handler returned successfully
# [RUN]	Raise a signal, !SA_SIGINFO, sa.restorer == NULL
# [OK]	!SA_SIGINFO handler returned successfully
ok 20 selftests: x86: vdso_restorer_32
# selftests: x86: ldt_gdt_32
# [NOTE]	set_thread_area is available; will use GDT index 13
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
# [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [RUN]	Test fork
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 0 is invalid
# [NOTE]	set_thread_area is available; will use GDT index 13
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
# [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [RUN]	Test fork
# [OK]	Child succeeded
# [RUN]	Test size
# [DONE]	Size test
# [OK]	modify_ldt failure 22
# [OK]	LDT entry 0 has AR 0x0000F300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x0000F100 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000001
# [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000000
# [OK]	LDT entry 0 is invalid
# [OK]	LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF
# [OK]	GDT entry 13 has AR 0x0040F300 and limit 0x000FFFFF
# [OK]	LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF
# [OK]	GDT entry 13 has AR 0x00C0F300 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF
# [OK]	GDT entry 13 has AR 0x00C0F100 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF
# [OK]	GDT entry 13 has AR 0x00C0F700 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF
# [OK]	GDT entry 13 has AR 0x00C0F500 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 is invalid
# [RUN]	Cross-CPU LDT invalidation
# [OK]	All 5 iterations succeeded
# [RUN]	Test exec
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A
# [OK]	Child succeeded
# [OK]	Invalidate DS with set_thread_area: new DS = 0x0
# [OK]	Invalidate ES with set_thread_area: new ES = 0x0
# [OK]	Invalidate FS with set_thread_area: new FS = 0x0
# [OK]	Invalidate GS with set_thread_area: new GS = 0x0
ok 21 selftests: x86: ldt_gdt_32
# selftests: x86: ptrace_syscall_32
# [RUN]	Check int80 return regs
# [OK]	getpid() preserves regs
# [OK]	kill(getpid(), SIGUSR1) preserves regs
# [RUN]	Check AT_SYSINFO return regs
# [OK]	getpid() preserves regs
# [OK]	kill(getpid(), SIGUSR1) preserves regs
# [RUN]	ptrace-induced syscall restart
# [RUN]	SYSEMU
# [OK]	Initial nr and args are correct
# [RUN]	Restart the syscall (ip = 0xf7f11569)
# [OK]	Restarted nr and args are correct
# [RUN]	Change nr and args and restart the syscall (ip = 0xf7f11569)
# [OK]	Replacement nr and args are correct
# [OK]	Child exited cleanly
# [RUN]	kernel syscall restart under ptrace
# [RUN]	SYSCALL
# [OK]	Initial nr and args are correct
# [RUN]	SYSCALL
# [OK]	Args after SIGUSR1 are correct (ax = -514)
# [OK]	Child got SIGUSR1
# [RUN]	Step again
# [OK]	pause(2) restarted correctly
ok 22 selftests: x86: ptrace_syscall_32
# selftests: x86: single_step_syscall_64
# [RUN]	Set TF and check nop
# [OK]	Survived with TF set and 9 traps
# [RUN]	Set TF and check syscall-less opportunistic sysret
# [OK]	Survived with TF set and 12 traps
# [RUN]	Set TF and check int80
# [OK]	Survived with TF set and 9 traps
# [RUN]	Set TF and check a fast syscall
# [OK]	Survived with TF set and 22 traps
# [RUN]	Fast syscall with TF cleared
# [OK]	Nothing unexpected happened
# [RUN]	Set TF and check SYSENTER
# 	Got SIGSEGV with RIP=fb0dc569, TF=256
# [RUN]	Fast syscall with TF cleared
# [OK]	Nothing unexpected happened
ok 23 selftests: x86: single_step_syscall_64
# selftests: x86: sysret_ss_attrs_64
# [RUN]	Syscalls followed by SS validation
# [OK]	We survived
ok 24 selftests: x86: sysret_ss_attrs_64
# selftests: x86: syscall_nt_64
# [RUN]	Set NT and issue a syscall
# [OK]	The syscall worked and flags are still set
# [RUN]	Set NT|TF and issue a syscall
# [OK]	The syscall worked and flags are still set
ok 25 selftests: x86: syscall_nt_64
# selftests: x86: test_mremap_vdso_64
# 	AT_SYSINFO_EHDR is 0x7ffd41fec000
# [NOTE]	Moving vDSO: [0x7ffd41fec000, 0x7ffd41fed000] -> [0x7f1297c20000, 0x7f1297c21000]
# [NOTE]	vDSO partial move failed, will try with bigger size
# [NOTE]	Moving vDSO: [0x7ffd41fec000, 0x7ffd41fee000] -> [0x7f1297bf7000, 0x7f1297bf9000]
# [OK]
ok 26 selftests: x86: test_mremap_vdso_64
# selftests: x86: check_initial_reg_state_64
# [OK]	All GPRs except SP are 0
# [OK]	FLAGS is 0x202
ok 27 selftests: x86: check_initial_reg_state_64
# selftests: x86: sigreturn_64
# [OK]	set_thread_area refused 16-bit data
# [OK]	set_thread_area refused 16-bit data
# [RUN]	Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT)
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 64-bit CS (33), 16-bit SS (3f)
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 16-bit CS (37), 16-bit SS (3f)
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT)
# 	Corrupting SS on return to 64-bit mode
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	Valid sigreturn: 32-bit CS (23), 16-bit SS (3f)
# 	Corrupting SS on return to 64-bit mode
# [NOTE]	SP: 8badf00d5aadc0de -> 5aadc0de
# [OK]	all registers okay
# [RUN]	64-bit CS (33), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	32-bit CS (23), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	16-bit CS (37), bogus SS (47)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	64-bit CS (33), bogus SS (33)
# [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
# [RUN]	32-bit CS (23), bogus SS (33)
# [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
# [RUN]	16-bit CS (37), bogus SS (33)
# [OK]	Got #GP(0x30) (i.e. GDT index 6, Segmentation fault)
# [RUN]	32-bit CS (4f), bogus SS (2b)
# [OK]	Got #NP(0x4c) (i.e. LDT index 9, Bus error)
# [RUN]	32-bit CS (23), bogus SS (57)
# [OK]	Got #GP(0x0) (i.e. Segmentation fault)
# [RUN]	Clear UC_STRICT_RESTORE_SS and corrupt SS
# [OK]	It worked
ok 28 selftests: x86: sigreturn_64
# selftests: x86: iopl_64
# [OK]	CLI faulted
# [OK]	STI faulted
# [OK]	outb to 0x80 worked
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# 	child: set IOPL to 3
# [RUN]	child: write to 0x80
# [OK]	CLI faulted
# [OK]	STI faulted
# [OK]	outb to 0x80 worked
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [OK]	Child succeeded
# [RUN]	parent: write to 0x80 (should fail)
# [OK]	outb to 0x80 failed
# [OK]	CLI faulted
# [OK]	STI faulted
# 	iopl(3)
# 	Drop privileges
# [RUN]	iopl(3) unprivileged but with IOPL==3
# [RUN]	iopl(0) unprivileged
# [RUN]	iopl(3) unprivileged
# [OK]	Failed as expected
ok 29 selftests: x86: iopl_64
# selftests: x86: ioperm_64
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	enable 0x80
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	disable 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	child: check that we inherited permissions
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	child: Extend permissions to 0x81
# [RUN]	child: Drop permissions to 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [RUN]	enable 0x80
# [OK]	outb to 0x80 worked
# [OK]	outb to 0xed failed
# [RUN]	disable 0x80
# [OK]	outb to 0x80 failed
# [OK]	outb to 0xed failed
# [OK]	Child succeeded
# 	Verify that unsharing the bitmap worked
# [OK]	outb to 0x80 worked
# 	Drop privileges
# [RUN]	disable 0x80
# [OK]	it worked
# [RUN]	enable 0x80 again
# [OK]	it failed
ok 30 selftests: x86: ioperm_64
# selftests: x86: protection_keys_64
# has pku: 0
# running PKEY tests for unsupported CPU/OS
ok 31 selftests: x86: protection_keys_64
# selftests: x86: test_vdso_64
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME (0)...
# 	1592703243.874277468 1592703243.874279945 1592703243.874280100
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC (1)...
# 	38.057434990 38.057435414 38.057435549
# [RUN]	Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)...
# 	0.000511917 0.000512569 0.000513104
# [RUN]	Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)...
# 	0.000514396 0.000514928 0.000515432
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)...
# 	36.859901097 36.859901462 36.859901594
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)...
# 	1592703243.873355977 1592703243.873355977 1592703243.873355977
# [RUN]	Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)...
# 	38.056508962 38.056508962 38.056508962
# [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME (7)...
# 	38.057446213 38.057446568 38.057446697
# [RUN]	Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)...
# 	1592703243.874294924 1592703243.874295411 1592703243.874295887
# [RUN]	Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)...
# 	38.057449863 38.057450360 38.057450848
# [RUN]	Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock CLOCK_TAI (11)...
# 	1592703243.874300587 1592703243.874300943 1592703243.874301081
# [RUN]	Testing clock_gettime for clock invalid (-1)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock invalid (-2147483648)...
# [OK]	No such clock.
# [RUN]	Testing clock_gettime for clock invalid (2147483647)...
# [OK]	No such clock.
# [RUN]	Testing gettimeofday...
# 	1592703243.874305 1592703243.874305 1592703243.874305
# [OK]	timezones match: minuteswest=-480, dsttime=0
# [RUN]	Testing getcpu...
# [OK]	CPU 0: syscall: cpu 0, node 0 vdso: cpu 0, node 0 vsyscall: cpu 0, node 0
# [OK]	CPU 1: syscall: cpu 1, node 0 vdso: cpu 1, node 0 vsyscall: cpu 1, node 0
# [OK]	CPU 2: syscall: cpu 2, node 0 vdso: cpu 2, node 0 vsyscall: cpu 2, node 0
# [OK]	CPU 3: syscall: cpu 3, node 0 vdso: cpu 3, node 0 vsyscall: cpu 3, node 0
# [OK]	CPU 4: syscall: cpu 4, node 0 vdso: cpu 4, node 0 vsyscall: cpu 4, node 0
# [OK]	CPU 5: syscall: cpu 5, node 0 vdso: cpu 5, node 0 vsyscall: cpu 5, node 0
# [OK]	CPU 6: syscall: cpu 6, node 0 vdso: cpu 6, node 0 vsyscall: cpu 6, node 0
# [OK]	CPU 7: syscall: cpu 7, node 0 vdso: cpu 7, node 0 vsyscall: cpu 7, node 0
ok 32 selftests: x86: test_vdso_64
# selftests: x86: test_vsyscall_64
# 	vsyscall map: ffffffffff600000-ffffffffff601000 r-xp 00000000 00:00 0                  [vsyscall]
# 	vsyscall permissions are r-x
# [RUN]	test gettimeofday()
# 	vDSO time offsets: 0.000002 0.000001
# [OK]	vDSO gettimeofday()'s timeval was okay
# 	vsyscall time offsets: 0.000003 0.000000
# [OK]	vsyscall gettimeofday()'s timeval was okay
# [RUN]	test time()
# [OK]	vDSO time() is okay
# [OK]	vsyscall time() is okay
# [RUN]	getcpu() on CPU 0
# [OK]	vDSO reported correct CPU
# [OK]	vDSO reported correct node
# [OK]	vsyscall reported correct CPU
# [OK]	vsyscall reported correct node
# [RUN]	getcpu() on CPU 1
# [OK]	vDSO reported correct CPU
# [OK]	vDSO reported correct node
# [OK]	vsyscall reported correct CPU
# [OK]	vsyscall reported correct node
# [RUN]	Checking read access to the vsyscall page
# [OK]	We have read access
# [RUN]	process_vm_readv() from vsyscall page
# [OK]	It worked and read correct data
# [RUN]	checking that vsyscalls are emulated
# [OK]	vsyscalls are emulated (1 instructions in vsyscall page)
ok 33 selftests: x86: test_vsyscall_64
# selftests: x86: mov_ss_trap_64
# 	SS = 0x2b, &SS = 0x0x604188
# 	PR_SET_PTRACER_ANY succeeded
# 	Set up a watchpoint
# 	DR0 = 604188, DR1 = 400a13, DR7 = 7000a
# 	SS = 0x2b, &SS = 0x0x604188
# 	PR_SET_PTRACER_ANY succeeded
# 	Set up a watchpoint
# [RUN]	Read from watched memory (should get SIGTRAP)
# 	Got SIGTRAP with RIP=4008c8, EFLAGS.RF=0
# [RUN]	MOV SS; INT3
# 	Got SIGTRAP with RIP=4008db, EFLAGS.RF=0
# [RUN]	MOV SS; INT 3
# 	Got SIGTRAP with RIP=4008ef, EFLAGS.RF=0
# [RUN]	MOV SS; CS CS INT3
# 	Got SIGTRAP with RIP=400904, EFLAGS.RF=0
# [RUN]	MOV SS; CSx14 INT3
# 	Got SIGTRAP with RIP=400925, EFLAGS.RF=0
# [RUN]	MOV SS; INT 4
# 	Got SIGSEGV with RIP=40094f
# [RUN]	MOV SS; ICEBP
# 	Got SIGTRAP with RIP=400ca3, EFLAGS.RF=0
# [RUN]	MOV SS; CLI
# 	Got SIGSEGV with RIP=400c74
# [RUN]	MOV SS; #PF
# 	Got SIGSEGV with RIP=400c3f
# [RUN]	MOV SS; INT 1
# 	Got SIGSEGV with RIP=400c10
# [RUN]	MOV SS; SYSCALL
# [RUN]	MOV SS; breakpointed NOP
# 	Got SIGTRAP with RIP=400a14, EFLAGS.RF=0
# [RUN]	MOV SS; SYSENTER
# 	Got SIGSEGV with RIP=e29bd569
# [RUN]	MOV SS; INT $0x80
# [OK]	I aten't dead
ok 34 selftests: x86: mov_ss_trap_64
# selftests: x86: syscall_arg_fault_64
# [RUN]	SYSENTER with invalid state
# [OK]	Seems okay
# [RUN]	SYSCALL with invalid state
# [OK]	SYSCALL returned normally
# [RUN]	SYSENTER with TF and invalid state
# [OK]	Seems okay
# [RUN]	SYSCALL with TF and invalid state
# [OK]	SYSCALL returned normally
ok 35 selftests: x86: syscall_arg_fault_64
# selftests: x86: fsgsbase_64
# 	FSGSBASE instructions are disabled
# [RUN]	ARCH_SET_GS to 0x0
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x1
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x200000000
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x0
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x200000000
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x1
# [OK]	GSBASE was set as expected (selector 0x0)
# [OK]	ARCH_GET_GS worked as expected (selector 0x0)
# [RUN]	ARCH_SET_GS to 0x0 then mov 0 to %gs
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x1 then mov 0 to %gs
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x200000000 then mov 0 to %gs
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x0 then mov 0 to %gs and schedule 
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x1 then mov 0 to %gs and schedule 
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS to 0x200000000 then mov 0 to %gs and schedule 
# [OK]	GSBASE is 0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x0
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x1
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x1
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x0
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x1
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x1
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x1
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x1
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x1), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x200000000
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x0
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x200000000
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x200000000
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x1
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x1) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x0/0x200000000
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	Before schedule, set selector to 0x1
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x1/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	Before schedule, set selector to 0x3
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x3/0x0
# [RUN]	ARCH_SET_GS(0x200000000), then schedule to 0x200000000
# 	Before schedule, set selector to 0x2b
# 	other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0
# [OK]	GS/BASE remained 0x2b/0x0
# [RUN]	ARCH_SET_GS(0), clear gs, then manipulate GSBASE in a different thread
# 	using LDT slot 0
# [OK]	GSBASE remained 0
# [OK]	GS was reset as expected
ok 36 selftests: x86: fsgsbase_64
# selftests: x86: sysret_rip_64
# [RUN]	sigreturn to 0x800000000000
# [OK]	Got SIGSEGV at RIP=0x800000000000
# [RUN]	sigreturn to 0x1000000000000
# [OK]	Got SIGSEGV at RIP=0x1000000000000
# [RUN]	sigreturn to 0x2000000000000
# [OK]	Got SIGSEGV at RIP=0x2000000000000
# [RUN]	sigreturn to 0x4000000000000
# [OK]	Got SIGSEGV at RIP=0x4000000000000
# [RUN]	sigreturn to 0x8000000000000
# [OK]	Got SIGSEGV at RIP=0x8000000000000
# [RUN]	sigreturn to 0x10000000000000
# [OK]	Got SIGSEGV at RIP=0x10000000000000
# [RUN]	sigreturn to 0x20000000000000
# [OK]	Got SIGSEGV at RIP=0x20000000000000
# [RUN]	sigreturn to 0x40000000000000
# [OK]	Got SIGSEGV at RIP=0x40000000000000
# [RUN]	sigreturn to 0x80000000000000
# [OK]	Got SIGSEGV at RIP=0x80000000000000
# [RUN]	sigreturn to 0x100000000000000
# [OK]	Got SIGSEGV at RIP=0x100000000000000
# [RUN]	sigreturn to 0x200000000000000
# [OK]	Got SIGSEGV at RIP=0x200000000000000
# [RUN]	sigreturn to 0x400000000000000
# [OK]	Got SIGSEGV at RIP=0x400000000000000
# [RUN]	sigreturn to 0x800000000000000
# [OK]	Got SIGSEGV at RIP=0x800000000000000
# [RUN]	sigreturn to 0x1000000000000000
# [OK]	Got SIGSEGV at RIP=0x1000000000000000
# [RUN]	sigreturn to 0x2000000000000000
# [OK]	Got SIGSEGV at RIP=0x2000000000000000
# [RUN]	sigreturn to 0x4000000000000000
# [OK]	Got SIGSEGV at RIP=0x4000000000000000
# [RUN]	sigreturn to 0x8000000000000000
# [OK]	Got SIGSEGV at RIP=0x8000000000000000
# [RUN]	Trying a SYSCALL that falls through to 0x7fffffffe000
# [OK]	We survived
# [RUN]	Trying a SYSCALL that falls through to 0x7ffffffff000
# [OK]	We survived
# [RUN]	Trying a SYSCALL that falls through to 0x800000000000
# [OK]	mremap to 0x7ffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0xfffffffff000
# [OK]	mremap to 0xffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1000000000000
# [OK]	mremap to 0xfffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1fffffffff000
# [OK]	mremap to 0x1ffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x2000000000000
# [OK]	mremap to 0x1fffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x3fffffffff000
# [OK]	mremap to 0x3ffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x4000000000000
# [OK]	mremap to 0x3fffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x7fffffffff000
# [OK]	mremap to 0x7ffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x8000000000000
# [OK]	mremap to 0x7fffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0xffffffffff000
# [OK]	mremap to 0xfffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x10000000000000
# [OK]	mremap to 0xffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffff000
# [OK]	mremap to 0x1fffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x20000000000000
# [OK]	mremap to 0x1ffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffff000
# [OK]	mremap to 0x3fffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x40000000000000
# [OK]	mremap to 0x3ffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffff000
# [OK]	mremap to 0x7fffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x80000000000000
# [OK]	mremap to 0x7ffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0xfffffffffff000
# [OK]	mremap to 0xffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x100000000000000
# [OK]	mremap to 0xfffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1fffffffffff000
# [OK]	mremap to 0x1ffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x200000000000000
# [OK]	mremap to 0x1fffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x3fffffffffff000
# [OK]	mremap to 0x3ffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x400000000000000
# [OK]	mremap to 0x3fffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x7fffffffffff000
# [OK]	mremap to 0x7ffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x800000000000000
# [OK]	mremap to 0x7fffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0xffffffffffff000
# [OK]	mremap to 0xfffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1000000000000000
# [OK]	mremap to 0xffffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x1ffffffffffff000
# [OK]	mremap to 0x1fffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x2000000000000000
# [OK]	mremap to 0x1ffffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x3ffffffffffff000
# [OK]	mremap to 0x3fffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x4000000000000000
# [OK]	mremap to 0x3ffffffffffff000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x7ffffffffffff000
# [OK]	mremap to 0x7fffffffffffe000 failed
# [RUN]	Trying a SYSCALL that falls through to 0x8000000000000000
# [OK]	mremap to 0x7ffffffffffff000 failed
ok 37 selftests: x86: sysret_rip_64
# selftests: x86: syscall_numbering_64
# 	Checking for x32... not supported
# [RUN]	Checking syscalls 512-547
# [RUN]	Checking some 64-bit syscalls in x32 range
# [RUN]	Checking numbers above 2^32-1
# [OK]	They all returned -ENOSYS
ok 38 selftests: x86: syscall_numbering_64
# selftests: x86: ldt_gdt_64
# [NOTE]	set_thread_area is available; will use GDT index 12
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
# [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [RUN]	Test fork
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 0 is invalid
# [NOTE]	set_thread_area is available; will use GDT index 12
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A
# [OK]	LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 1 is invalid
# [OK]	LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF
# [OK]	LDT entry 2 has AR 0x00507700 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507F00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507D00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507B00 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [OK]	LDT entry 2 has AR 0x00507900 and limit 0x0000000A
# [RUN]	Test fork
# [OK]	Child succeeded
# [RUN]	Test size
# [DONE]	Size test
# [OK]	modify_ldt failure 22
# [OK]	LDT entry 0 has AR 0x0000F300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x0000F100 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007300 and limit 0x00000000
# [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000001
# [OK]	LDT entry 0 has AR 0x00007100 and limit 0x00000000
# [OK]	LDT entry 0 is invalid
# [OK]	LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF
# [OK]	LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF
# [OK]	LDT entry 0 is invalid
# [RUN]	Cross-CPU LDT invalidation
# [OK]	All 5 iterations succeeded
# [RUN]	Test exec
# [OK]	LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A
# [OK]	Child succeeded
# [OK]	Invalidate DS with set_thread_area: new DS = 0x0
# [OK]	Invalidate ES with set_thread_area: new ES = 0x0
# [OK]	Invalidate FS with set_thread_area: new FS = 0x0
# [OK]	New FSBASE was zero
# [OK]	Invalidate GS with set_thread_area: new GS = 0x0
# [OK]	New GSBASE was zero
ok 39 selftests: x86: ldt_gdt_64
# selftests: x86: ptrace_syscall_64
# [RUN]	Check int80 return regs
# [OK]	getpid() preserves regs
# [OK]	kill(getpid(), SIGUSR1) preserves regs
# [RUN]	ptrace-induced syscall restart
# [RUN]	SYSEMU
# [OK]	Initial nr and args are correct
# [RUN]	Restart the syscall (ip = 0x7f877c0d2f49)
# [OK]	Restarted nr and args are correct
# [RUN]	Change nr and args and restart the syscall (ip = 0x7f877c0d2f49)
# [OK]	Replacement nr and args are correct
# [OK]	Child exited cleanly
# [RUN]	kernel syscall restart under ptrace
# [RUN]	SYSCALL
# [OK]	Initial nr and args are correct
# [RUN]	SYSCALL
# [OK]	Args after SIGUSR1 are correct (ax = -514)
# [OK]	Child got SIGUSR1
# [RUN]	Step again
# [OK]	pause(2) restarted correctly
ok 40 selftests: x86: ptrace_syscall_64
make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.6-d83f959b5e7a6378a4afbff23de2a2d064d95749/tools/testing/selftests/x86'

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename="job.yaml"

---

#! jobs/kernel-selftests-x86.yaml
suite: kernel-selftests
testcase: kernel-selftests
category: functional
need_memory: 2G
need_cpu: 2
kernel-selftests:
  group: kselftests-x86
kernel_cmdline: erst_disable
job_origin: "/lkp-src/allot/cyclic:p1:linux-devel:devel-hourly/lkp-skl-d01/kernel-selftests-x86.yaml"

#! queue options
queue_cmdline_keys:
- branch
- commit
queue: bisect
testbox: lkp-skl-d01
tbox_group: lkp-skl-d01
kconfig: x86_64-rhel-7.6
submit_id: 5eeea2bf81e6c221c69cbf90
job_file: "/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-8646-dktou8-0.yaml"
id: 5a08a9af18d0fc664f0fed4d83c35e5c19e6014a
queuer_version: "/lkp-src"

#! hosts/lkp-skl-d01
model: Skylake
nr_cpu: 8
memory: 16G
nr_hdd_partitions: 1
hdd_partitions: "/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part1"
swap_partitions: "/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part3"
rootfs_partition: "/dev/disk/by-id/ata-WDC_WD10EZEX-75WN4A0_WD-WCC6Y2JD9SLU-part2"
brand: Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz
cpu_info: skylake i7-6700
bios_version: 1.2.8

#! include/category/functional
kmsg: 
heartbeat: 
meminfo: 

#! include/queue/cyclic
commit: d83f959b5e7a6378a4afbff23de2a2d064d95749

#! include/testbox/lkp-skl-d01
need_kconfig_hw:
- CONFIG_E1000E=y
- CONFIG_SATA_AHCI
ucode: '0xdc'

#! include/kernel-selftests
need_kernel_headers: true
need_kernel_selftests: true
need_kconfig:
- CONFIG_POSIX_TIMERS=y ~ ">= v4.10-rc1"
enqueue_time: 2020-06-21 07:58:55.999800978 +08:00
_id: 5eeea2bf81e6c221c69cbf90
_rt: "/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749"

#! schedule options
user: lkp
compiler: gcc-9
head_commit: 5738b9d0c91e26c87c93a03972cc1a5a809d4af6
base_commit: b3a9e3b9622ae10064826dccb4f7a52bd88c7407
branch: linux-devel/devel-hourly-2020061608
rootfs: debian-x86_64-20191114.cgz
result_root: "/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/0"
scheduler_version: "/lkp/lkp/.src-20200619-190700"
LKP_SERVER: inn
arch: x86_64
max_uptime: 3600
initrd: "/osimage/debian/debian-x86_64-20191114.cgz"
bootloader_append:
- root=/dev/ram0
- user=lkp
- job=/lkp/jobs/scheduled/lkp-skl-d01/kernel-selftests-kselftests-x86-ucode=0xdc-debian-x86_64-20191114.cgz-d83f959b5e7a6378a4afbff23de2a2d064d95749-20200621-8646-dktou8-0.yaml
- ARCH=x86_64
- kconfig=x86_64-rhel-7.6
- branch=linux-devel/devel-hourly-2020061608
- commit=d83f959b5e7a6378a4afbff23de2a2d064d95749
- BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6
- erst_disable
- max_uptime=3600
- RESULT_ROOT=/result/kernel-selftests/kselftests-x86-ucode=0xdc/lkp-skl-d01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/0
- LKP_SERVER=inn
- nokaslr
- selinux=0
- debug
- apic=debug
- sysrq_always_enabled
- rcupdate.rcu_cpu_stall_timeout=100
- net.ifnames=0
- printk.devkmsg=on
- panic=-1
- softlockup_panic=1
- nmi_watchdog=panic
- oops=panic
- load_ramdisk=2
- prompt_ramdisk=0
- drbd.minor_count=8
- systemd.log_level=err
- ignore_loglevel
- console=tty0
- earlyprintk=ttyS0,115200
- console=ttyS0,115200
- vga=normal
- rw
modules_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/modules.cgz"
bm_initrd: "/osimage/deps/debian-x86_64-20180403.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/lkp_2019-08-05.cgz,/osimage/deps/debian-x86_64-20180403.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/kernel-selftests_20200428.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/kernel-selftests-x86_64-468f787f-1_20200612.cgz,/osimage/deps/debian-x86_64-20180403.cgz/hw_2020-01-02.cgz"
linux_headers_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/linux-headers.cgz"
linux_selftests_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/linux-selftests.cgz"
ucode_initrd: "/osimage/ucode/intel-ucode-20191114.cgz"
lkp_initrd: "/osimage/user/lkp/lkp-x86_64.cgz"
site: inn

#! /lkp/lkp/.src-20200618-180844/include/site/inn
LKP_CGI_PORT: 80
LKP_CIFS_PORT: 139
oom-killer: 
watchdog: 

#! runtime status
last_kernel: 4.20.0
schedule_notify_address: 

#! user overrides
kernel: "/pkg/linux/x86_64-rhel-7.6/gcc-9/d83f959b5e7a6378a4afbff23de2a2d064d95749/vmlinuz-5.7.0-01787-gd83f959b5e7a6"
dequeue_time: 2020-06-21 08:10:16.603357361 +08:00

#! /lkp/lkp/.src-20200619-190700/include/site/inn
job_state: finished
loadavg: 0.86 0.21 0.07 3/175 2088
start_time: '1592698265'
end_time: '1592698269'
version: "/lkp/lkp/.src-20200619-190732:c0ef8a7a:3391efd8c"

--jQIvE3yXcK9X9HBh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: attachment; filename=reproduce

 "ln" "-sf" "/usr/bin/clang"
 "ln" "-sf" "/usr/bin/llc"
 "sed" "-i" "s/default_timeout=45/default_timeout=300/" "kselftest/runner.sh"
 "make" "run_tests" "-C" "x86"

--jQIvE3yXcK9X9HBh--