From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: multipart/mixed; boundary="===============0928540541104583573==" MIME-Version: 1.0 From: kernel test robot To: lkp@lists.01.org Subject: [hugetlbfs] c0d0381ade: vm-scalability.throughput -33.4% regression Date: Mon, 22 Jun 2020 08:55:51 +0800 Message-ID: <20200622005551.GK5535@shao2-debian> List-Id: --===============0928540541104583573== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Greeting, FYI, we noticed a -33.4% regression of vm-scalability.throughput due to com= mit: commit: c0d0381ade79885c04a04c303284b040616b116e ("hugetlbfs: use i_mmap_rw= sem for more pmd sharing synchronization") https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git master in testcase: vm-scalability on test machine: 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with = 80G memory with following parameters: runtime: 300s size: 8T test: anon-cow-seq-hugetlb cpufreq_governor: performance ucode: 0x11 test-description: The motivation behind this suite is to exercise functions= and regions of the mm/ of the Linux kernel which are of interest to us. test-url: https://git.kernel.org/cgit/linux/kernel/git/wfg/vm-scalability.g= it/ If you fix the issue, kindly add following tag Reported-by: kernel test robot Details are as below: ---------------------------------------------------------------------------= -----------------------> To reproduce: git clone https://github.com/intel/lkp-tests.git cd lkp-tests bin/lkp install job.yaml # job file is attached in this email bin/lkp run job.yaml =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D compiler/cpufreq_governor/kconfig/rootfs/runtime/size/tbox_group/test/testc= ase/ucode: gcc-7/performance/x86_64-rhel-7.6/debian-x86_64-20191114.cgz/300s/8T/lkp-= knm01/anon-cow-seq-hugetlb/vm-scalability/0x11 commit: = 49aef7175c ("mm/memblock.c: remove redundant assignment to variable max_a= ddr") c0d0381ade ("hugetlbfs: use i_mmap_rwsem for more pmd sharing synchroniza= tion") 49aef7175cc6eb70 c0d0381ade79885c04a04c30328 = ---------------- --------------------------- = fail:runs %reproduction fail:runs | | | = 1:4 -25% :4 dmesg.WARNING:at#for_ip_swapg= s_restore_regs_and_return_to_usermode/0x :4 25% 1:4 dmesg.WARNING:at_ip__mutex_lo= ck/0x :4 25% 1:4 dmesg.WARNING:at_ip_perf_even= t_mmap_output/0x %stddev %change %stddev \ | \ = 37643 -29.5% 26549 =C2=B1 4% vm-scalability.median 9.18 =C2=B1 16% +9.3 18.48 =C2=B1 21% vm-scalability.medi= an_stddev% 12666048 -33.4% 8429873 =C2=B1 4% vm-scalability.throughput 1701516 -19.5% 1369683 =C2=B1 5% vm-scalability.time.mino= r_page_faults 13447 =C2=B1 3% -19.3% 10848 vm-scalability.time.perc= ent_of_cpu_this_job_got 26620 =C2=B1 4% -10.5% 23830 vm-scalability.time.syst= em_time 14297 =C2=B1 3% -35.3% 9255 =C2=B1 4% vm-scalability.time= .user_time 125377 =C2=B1 2% +621.3% 904348 =C2=B1 4% vm-scalability.time= .voluntary_context_switches 2.468e+09 -19.6% 1.984e+09 =C2=B1 5% vm-scalability.workload 3.807e+10 =C2=B1 4% +20.9% 4.605e+10 =C2=B1 2% cpuidle.C1.time 9524 =C2=B1 10% -17.3% 7873 =C2=B1 4% numa-vmstat.node0.n= r_mapped 2494252 -12.4% 2184278 =C2=B1 3% numa-numastat.node0.loca= l_node 2494194 -12.4% 2184223 =C2=B1 3% numa-numastat.node0.numa= _hit 49.26 =C2=B1 3% +9.4 58.62 mpstat.cpu.all.idle% 32.89 =C2=B1 4% -3.2 29.70 mpstat.cpu.all.sys% 17.79 =C2=B1 3% -6.2 11.64 =C2=B1 4% mpstat.cpu.all.usr% 4856 +47.6% 7169 numa-meminfo.node0.HugePages_= Surp 4856 +47.6% 7169 numa-meminfo.node0.HugePages_= Total 37725 =C2=B1 10% -17.7% 31054 =C2=B1 4% numa-meminfo.node0.= Mapped 12274212 +38.3% 16981169 numa-meminfo.node0.MemUsed 49.00 =C2=B1 3% +18.9% 58.25 vmstat.cpu.id 17.00 =C2=B1 4% -33.8% 11.25 =C2=B1 3% vmstat.cpu.us 138.25 =C2=B1 2% -19.5% 111.25 =C2=B1 2% vmstat.procs.r 5836 =C2=B1 2% +88.0% 10969 =C2=B1 3% vmstat.system.cs 4855 +48.0% 7186 meminfo.HugePages_Surp 4856 +48.0% 7186 meminfo.HugePages_Total 9946017 +48.0% 14718559 meminfo.Hugetlb 48593 =C2=B1 8% -13.9% 41859 =C2=B1 3% meminfo.Mapped 12877361 +36.8% 17619364 meminfo.Memused 81607 =C2=B1 2% +29.1% 105324 meminfo.max_used_kB 2890 =C2=B1100% +285.4% 11139 =C2=B1 3% perf-stat.i.context= -switches 298.31 =C2=B1100% +243.7% 1025 =C2=B1 2% perf-stat.i.cpu-mig= rations 0.11 =C2=B1100% +119.3% 0.24 perf-stat.i.ipc 0.04 =C2=B1100% +129.7% 0.10 =C2=B1 4% perf-stat.i.metric.= K/sec 0.11 =C2=B1100% +122.1% 0.24 perf-stat.overall.ipc 3107 =C2=B1100% +137.3% 7372 =C2=B1 3% perf-stat.overall.p= ath-length 2836 =C2=B1100% +284.4% 10902 =C2=B1 3% perf-stat.ps.contex= t-switches 275.01 =C2=B1100% +257.9% 984.31 =C2=B1 2% perf-stat.ps.cpu-mi= grations 111986 -11.7% 98924 =C2=B1 2% slabinfo.anon_vma.active= _objs 2434 -11.7% 2150 =C2=B1 2% slabinfo.anon_vma.active= _slabs 111986 -11.7% 98924 =C2=B1 2% slabinfo.anon_vma.num_ob= js 2434 -11.7% 2150 =C2=B1 2% slabinfo.anon_vma.num_sl= abs 258615 -9.1% 235038 =C2=B1 2% slabinfo.anon_vma_chain.= active_objs 4041 -9.1% 3672 =C2=B1 2% slabinfo.anon_vma_chain.= active_slabs 258670 -9.1% 235049 =C2=B1 2% slabinfo.anon_vma_chain.= num_objs 4041 -9.1% 3672 =C2=B1 2% slabinfo.anon_vma_chain.= num_slabs 1500 -17.8% 1232 =C2=B1 5% slabinfo.hugetlbfs_inode= _cache.active_objs 1500 -17.8% 1232 =C2=B1 5% slabinfo.hugetlbfs_inode= _cache.num_objs 682.00 =C2=B1 6% +15.9% 790.50 =C2=B1 6% slabinfo.numa_polic= y.active_objs 682.00 =C2=B1 6% +15.9% 790.50 =C2=B1 6% slabinfo.numa_polic= y.num_objs 1082230 -19.6% 869890 =C2=B1 5% proc-vmstat.htlb_buddy_a= lloc_success 1721553 -6.8% 1604364 proc-vmstat.nr_dirty_backgrou= nd_threshold 3447317 -6.8% 3212652 proc-vmstat.nr_dirty_threshold 17371789 -6.8% 16197198 proc-vmstat.nr_free_pages 351.00 +3.8% 364.25 proc-vmstat.nr_inactive_file 39705 +1.4% 40269 proc-vmstat.nr_kernel_stack 12252 =C2=B1 7% -13.7% 10570 =C2=B1 3% proc-vmstat.nr_mapp= ed 2632 +8.8% 2863 proc-vmstat.nr_page_table_pag= es 98880 -1.6% 97341 proc-vmstat.nr_slab_unreclaim= able 351.00 +3.8% 364.25 proc-vmstat.nr_zone_inactive_= file 6285 =C2=B1 50% -90.8% 577.50 =C2=B1 47% proc-vmstat.numa_hi= nt_faults 6285 =C2=B1 50% -90.8% 577.50 =C2=B1 47% proc-vmstat.numa_hi= nt_faults_local 2514799 -12.3% 2205532 =C2=B1 3% proc-vmstat.numa_hit 2514798 -12.3% 2205531 =C2=B1 3% proc-vmstat.numa_local 5.557e+08 -19.6% 4.469e+08 =C2=B1 5% proc-vmstat.pgalloc_norm= al 2510883 -12.9% 2187221 =C2=B1 3% proc-vmstat.pgfault 5.553e+08 -19.5% 4.468e+08 =C2=B1 5% proc-vmstat.pgfree 60107 =C2=B1 2% -19.7% 48269 =C2=B1 17% sched_debug.cfs_rq:= /.exec_clock.avg 71511 =C2=B1 2% -23.4% 54794 =C2=B1 16% sched_debug.cfs_rq:= /.exec_clock.max 44464 =C2=B1 7% -16.9% 36954 =C2=B1 18% sched_debug.cfs_rq:= /.exec_clock.min 4619 =C2=B1 4% -47.8% 2412 =C2=B1 11% sched_debug.cfs_rq:= /.exec_clock.stddev 614.00 =C2=B1 10% +371.9% 2897 =C2=B1124% sched_debug.cfs_rq:= /.load_avg.max 49.58 =C2=B1 11% +321.1% 208.79 =C2=B1123% sched_debug.cfs_rq:= /.load_avg.stddev 11526482 =C2=B1 4% -37.6% 7189313 =C2=B1 17% sched_debug.cfs_rq:= /.min_vruntime.avg 13399855 =C2=B1 4% -40.0% 8039878 =C2=B1 15% sched_debug.cfs_rq:= /.min_vruntime.max 8425626 =C2=B1 8% -37.2% 5294770 =C2=B1 18% sched_debug.cfs_rq:= /.min_vruntime.min 788640 =C2=B1 4% -56.4% 343805 =C2=B1 11% sched_debug.cfs_rq:= /.min_vruntime.stddev 0.37 =C2=B1 8% -40.0% 0.22 =C2=B1 10% sched_debug.cfs_rq:= /.nr_running.avg 21.17 =C2=B1 5% +134.9% 49.72 =C2=B1 21% sched_debug.cfs_rq:= /.nr_spread_over.avg 56.15 =C2=B1 13% +60.7% 90.25 =C2=B1 19% sched_debug.cfs_rq:= /.nr_spread_over.max 6.95 =C2=B1 7% +289.4% 27.06 =C2=B1 23% sched_debug.cfs_rq:= /.nr_spread_over.min 7.32 =C2=B1 5% +39.4% 10.20 =C2=B1 19% sched_debug.cfs_rq:= /.nr_spread_over.stddev 413.38 =C2=B1 11% -27.5% 299.85 =C2=B1 14% sched_debug.cfs_rq:= /.runnable_avg.avg 834.44 =C2=B1 53% -65.7% 286.48 =C2=B1 5% sched_debug.cfs_rq:= /.runnable_avg.stddev 2625208 =C2=B1 11% -29.7% 1845657 =C2=B1 13% sched_debug.cfs_rq:= /.spread0.avg 4483653 =C2=B1 6% -39.8% 2699533 =C2=B1 11% sched_debug.cfs_rq:= /.spread0.max -475138 -94.3% -26940 sched_debug.cfs_rq:/.spread0.= min 801419 =C2=B1 4% -56.8% 345835 =C2=B1 11% sched_debug.cfs_rq:= /.spread0.stddev 371.84 =C2=B1 8% -22.5% 288.10 =C2=B1 14% sched_debug.cfs_rq:= /.util_avg.avg 382.64 =C2=B1 4% -32.5% 258.09 =C2=B1 4% sched_debug.cfs_rq:= /.util_avg.stddev 330.75 =C2=B1 10% -54.8% 149.57 =C2=B1 7% sched_debug.cfs_rq:= /.util_est_enqueued.avg 358.21 =C2=B1 6% -27.6% 259.25 =C2=B1 2% sched_debug.cfs_rq:= /.util_est_enqueued.stddev 4047967 =C2=B1 4% +17.6% 4760305 =C2=B1 4% sched_debug.cpu.avg= _idle.avg 561715 =C2=B1 52% +116.4% 1215479 =C2=B1 7% sched_debug.cpu.avg= _idle.min 731.80 =C2=B1 6% -38.6% 449.23 =C2=B1 8% sched_debug.cpu.clo= ck.stddev 731.80 =C2=B1 6% -38.6% 449.23 =C2=B1 8% sched_debug.cpu.clo= ck_task.stddev 4741 =C2=B1 13% -43.0% 2702 =C2=B1 18% sched_debug.cpu.cur= r->pid.avg 5519 =C2=B1 7% -15.8% 4650 =C2=B1 11% sched_debug.cpu.cur= r->pid.stddev 2119875 =C2=B1 5% +16.3% 2465873 =C2=B1 4% sched_debug.cpu.max= _idle_balance_cost.avg 1107931 =C2=B1 2% +24.6% 1380330 =C2=B1 3% sched_debug.cpu.max= _idle_balance_cost.min 581556 =C2=B1 5% +11.1% 646020 =C2=B1 5% sched_debug.cpu.max= _idle_balance_cost.stddev 0.00 =C2=B1 4% -30.8% 0.00 =C2=B1 11% sched_debug.cpu.nex= t_balance.stddev 0.31 =C2=B1 12% -32.6% 0.21 =C2=B1 10% sched_debug.cpu.nr_= running.avg 5116 +46.1% 7477 =C2=B1 11% sched_debug.cpu.nr_switc= hes.avg 2301 =C2=B1 5% +85.0% 4257 =C2=B1 22% sched_debug.cpu.nr_= switches.min 0.09 =C2=B1 44% +300.2% 0.34 =C2=B1 17% sched_debug.cpu.nr_= uninterruptible.avg 296.40 =C2=B1 3% +24.1% 367.95 =C2=B1 8% sched_debug.cpu.nr_= uninterruptible.max -50.40 +38.8% -69.98 sched_debug.cpu.nr_uninterrup= tible.min 23.04 =C2=B1 3% +53.3% 35.32 =C2=B1 12% sched_debug.cpu.nr_= uninterruptible.stddev 2343 +98.2% 4646 =C2=B1 18% sched_debug.cpu.sched_co= unt.avg 1110 =C2=B1 2% +193.0% 3252 =C2=B1 23% sched_debug.cpu.sch= ed_count.min 913.60 =C2=B1 2% +125.6% 2060 =C2=B1 18% sched_debug.cpu.sch= ed_goidle.avg 356.95 +296.7% 1416 =C2=B1 25% sched_debug.cpu.sched_go= idle.min 1148 +102.6% 2326 =C2=B1 18% sched_debug.cpu.ttwu_cou= nt.avg 510.15 =C2=B1 5% +80.8% 922.26 =C2=B1 21% sched_debug.cpu.ttw= u_count.min 148.25 =C2=B1 6% -11.3% 131.52 =C2=B1 6% sched_debug.cpu.ttw= u_local.stddev 21.96 =C2=B1 6% -10.0 11.99 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.hugetlb_cow.hugetlb_fault.handle_mm_fault.do_page_fault.page_= fault 19.05 =C2=B1 5% -8.1 10.96 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.copy_user_huge_page.hugetlb_cow.hugetlb_fault.handle_mm_fault= .do_page_fault 18.72 =C2=B1 5% -8.0 10.76 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.copy_subpage.copy_user_huge_page.hugetlb_cow.hugetlb_fault.ha= ndle_mm_fault 17.82 =C2=B1 4% -7.6 10.17 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.copy_page.copy_subpage.copy_user_huge_page.hugetlb_cow.hugetl= b_fault 2.22 =C2=B1 44% -1.5 0.68 =C2=B1 23% perf-profile.calltr= ace.cycles-pp.alloc_huge_page.hugetlb_cow.hugetlb_fault.handle_mm_fault.do_= page_fault 1.03 =C2=B1 22% -0.6 0.40 =C2=B1102% perf-profile.calltr= ace.cycles-pp.apic_timer_interrupt.do_access 0.91 =C2=B1 23% -0.6 0.32 =C2=B1103% perf-profile.calltr= ace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.do_access 0.81 =C2=B1 19% -0.2 0.60 =C2=B1 14% perf-profile.calltr= ace.cycles-pp.tlb_finish_mmu.exit_mmap.mmput.do_exit.do_group_exit 0.81 =C2=B1 19% -0.2 0.60 =C2=B1 14% perf-profile.calltr= ace.cycles-pp.tlb_flush_mmu.tlb_finish_mmu.exit_mmap.mmput.do_exit 0.80 =C2=B1 19% -0.2 0.60 =C2=B1 14% perf-profile.calltr= ace.cycles-pp.release_pages.tlb_flush_mmu.tlb_finish_mmu.exit_mmap.mmput 0.79 =C2=B1 19% -0.2 0.59 =C2=B1 15% perf-profile.calltr= ace.cycles-pp.__free_huge_page.release_pages.tlb_flush_mmu.tlb_finish_mmu.e= xit_mmap 1.44 =C2=B1 22% +0.6 2.00 =C2=B1 28% perf-profile.calltr= ace.cycles-pp.scheduler_tick.update_process_times.tick_sched_handle.tick_sc= hed_timer.__hrtimer_run_queues 0.71 =C2=B1 80% +1.5 2.16 =C2=B1 33% perf-profile.calltr= ace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interru= pt.apic_timer_interrupt.osq_lock 1.03 =C2=B1 55% +1.6 2.67 =C2=B1 32% perf-profile.calltr= ace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interru= pt.osq_lock.__mutex_lock 1.24 =C2=B1 57% +2.0 3.29 =C2=B1 26% perf-profile.calltr= ace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.osq_lock.__mute= x_lock.hugetlb_fault 1.38 =C2=B1 55% +2.3 3.66 =C2=B1 25% perf-profile.calltr= ace.cycles-pp.apic_timer_interrupt.osq_lock.__mutex_lock.hugetlb_fault.hand= le_mm_fault 29.76 =C2=B1 21% +20.1 49.83 =C2=B1 13% perf-profile.calltr= ace.cycles-pp.__mutex_lock.hugetlb_fault.handle_mm_fault.do_page_fault.page= _fault 15.71 =C2=B1 27% +23.2 38.88 =C2=B1 18% perf-profile.calltr= ace.cycles-pp.osq_lock.__mutex_lock.hugetlb_fault.handle_mm_fault.do_page_f= ault 21.96 =C2=B1 6% -10.0 12.00 =C2=B1 11% perf-profile.childr= en.cycles-pp.hugetlb_cow 19.36 =C2=B1 5% -8.2 11.11 =C2=B1 11% perf-profile.childr= en.cycles-pp.copy_user_huge_page 18.74 =C2=B1 5% -8.0 10.77 =C2=B1 11% perf-profile.childr= en.cycles-pp.copy_subpage 18.31 =C2=B1 5% -7.8 10.54 =C2=B1 11% perf-profile.childr= en.cycles-pp.copy_page 16.95 =C2=B1 20% -7.0 10.00 =C2=B1 53% perf-profile.childr= en.cycles-pp.do_rw_once 2.46 =C2=B1 41% -1.7 0.80 =C2=B1 14% perf-profile.childr= en.cycles-pp.alloc_huge_page 3.11 =C2=B1 36% -1.6 1.48 =C2=B1 4% perf-profile.childr= en.cycles-pp._raw_spin_lock 2.64 =C2=B1 44% -1.5 1.10 =C2=B1 6% perf-profile.childr= en.cycles-pp.native_queued_spin_lock_slowpath 1.60 =C2=B1 38% -1.0 0.57 =C2=B1 14% perf-profile.childr= en.cycles-pp.alloc_surplus_huge_page 1.81 =C2=B1 12% -0.5 1.34 =C2=B1 4% perf-profile.childr= en.cycles-pp.do_syscall_64 1.81 =C2=B1 12% -0.5 1.35 =C2=B1 4% perf-profile.childr= en.cycles-pp.entry_SYSCALL_64_after_hwframe 0.76 =C2=B1 28% -0.4 0.38 =C2=B1 12% perf-profile.childr= en.cycles-pp.alloc_fresh_huge_page 1.21 =C2=B1 10% -0.4 0.85 =C2=B1 11% perf-profile.childr= en.cycles-pp.perf_mux_hrtimer_handler 0.40 =C2=B1 52% -0.3 0.09 =C2=B1 20% perf-profile.childr= en.cycles-pp.prep_new_huge_page 0.81 =C2=B1 19% -0.2 0.60 =C2=B1 14% perf-profile.childr= en.cycles-pp.tlb_finish_mmu 0.81 =C2=B1 19% -0.2 0.60 =C2=B1 14% perf-profile.childr= en.cycles-pp.tlb_flush_mmu 0.80 =C2=B1 18% -0.2 0.60 =C2=B1 15% perf-profile.childr= en.cycles-pp.release_pages 0.79 =C2=B1 19% -0.2 0.59 =C2=B1 15% perf-profile.childr= en.cycles-pp.__free_huge_page 0.44 =C2=B1 13% -0.2 0.26 =C2=B1 14% perf-profile.childr= en.cycles-pp.___might_sleep 0.20 =C2=B1 14% -0.1 0.06 =C2=B1 6% perf-profile.childr= en.cycles-pp.update_and_free_page 0.32 =C2=B1 12% -0.1 0.21 =C2=B1 6% perf-profile.childr= en.cycles-pp.ksys_read 0.29 =C2=B1 13% -0.1 0.18 =C2=B1 10% perf-profile.childr= en.cycles-pp.read 0.31 =C2=B1 11% -0.1 0.20 =C2=B1 8% perf-profile.childr= en.cycles-pp.vfs_read 0.18 =C2=B1 17% -0.1 0.09 =C2=B1 8% perf-profile.childr= en.cycles-pp._cond_resched 0.16 =C2=B1 9% -0.1 0.09 =C2=B1 17% perf-profile.childr= en.cycles-pp.__libc_start_main 0.16 =C2=B1 11% -0.1 0.08 =C2=B1 17% perf-profile.childr= en.cycles-pp.main 0.19 =C2=B1 14% -0.1 0.12 =C2=B1 17% perf-profile.childr= en.cycles-pp.x86_pmu_disable 0.26 =C2=B1 8% -0.1 0.19 =C2=B1 6% perf-profile.childr= en.cycles-pp.ksys_write 0.26 =C2=B1 9% -0.1 0.19 =C2=B1 8% perf-profile.childr= en.cycles-pp.vfs_write 0.15 =C2=B1 12% -0.1 0.09 =C2=B1 20% perf-profile.childr= en.cycles-pp.new_sync_read 0.15 =C2=B1 11% -0.1 0.09 =C2=B1 17% perf-profile.childr= en.cycles-pp.pipe_read 0.24 =C2=B1 9% -0.1 0.18 =C2=B1 7% perf-profile.childr= en.cycles-pp.new_sync_write 0.08 =C2=B1 6% -0.1 0.03 =C2=B1100% perf-profile.childr= en.cycles-pp.__perf_sw_event 0.11 =C2=B1 14% -0.0 0.06 =C2=B1 14% perf-profile.childr= en.cycles-pp.__wake_up_common 0.12 =C2=B1 3% -0.0 0.08 =C2=B1 10% perf-profile.childr= en.cycles-pp.schedule_timeout 0.12 =C2=B1 13% -0.0 0.07 =C2=B1 17% perf-profile.childr= en.cycles-pp.__wake_up_common_lock 0.10 =C2=B1 15% -0.0 0.06 =C2=B1 15% perf-profile.childr= en.cycles-pp.autoremove_wake_function 0.11 =C2=B1 29% -0.0 0.07 =C2=B1 10% perf-profile.childr= en.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.26 =C2=B1 6% -0.0 0.22 =C2=B1 5% perf-profile.childr= en.cycles-pp.tick_program_event 0.09 =C2=B1 31% -0.0 0.05 =C2=B1 8% perf-profile.childr= en.cycles-pp.prepare_exit_to_usermode 0.09 =C2=B1 9% -0.0 0.06 =C2=B1 13% perf-profile.childr= en.cycles-pp.rcu_gp_kthread 0.08 =C2=B1 10% -0.0 0.06 =C2=B1 14% perf-profile.childr= en.cycles-pp.cmd_stat 0.01 =C2=B1173% +0.0 0.06 =C2=B1 11% perf-profile.childr= en.cycles-pp.select_task_rq_fair 0.11 =C2=B1 11% +0.0 0.16 =C2=B1 9% perf-profile.childr= en.cycles-pp.finish_task_switch 0.00 +0.1 0.06 =C2=B1 14% perf-profile.children.cy= cles-pp.rwsem_wake 0.00 +0.1 0.06 =C2=B1 7% perf-profile.children.cy= cles-pp.arch_stack_walk 0.00 +0.1 0.06 =C2=B1 13% perf-profile.children.cy= cles-pp.dequeue_task_fair 0.00 +0.1 0.07 =C2=B1 13% perf-profile.children.cy= cles-pp.stack_trace_save_tsk 0.13 =C2=B1 6% +0.1 0.21 =C2=B1 10% perf-profile.childr= en.cycles-pp.schedule_idle 0.06 =C2=B1 11% +0.1 0.14 =C2=B1 10% perf-profile.childr= en.cycles-pp.enqueue_entity 0.03 =C2=B1100% +0.1 0.11 =C2=B1 7% perf-profile.childr= en.cycles-pp.update_load_avg 0.00 +0.1 0.09 =C2=B1 12% perf-profile.children.cy= cles-pp.__account_scheduler_latency 0.07 =C2=B1 17% +0.1 0.16 =C2=B1 11% perf-profile.childr= en.cycles-pp.activate_task 0.07 =C2=B1 17% +0.1 0.16 =C2=B1 11% perf-profile.childr= en.cycles-pp.ttwu_do_activate 0.07 =C2=B1 17% +0.1 0.16 =C2=B1 11% perf-profile.childr= en.cycles-pp.enqueue_task_fair 0.00 +0.1 0.09 =C2=B1 8% perf-profile.children.cy= cles-pp.wake_up_q 0.14 =C2=B1 24% +0.1 0.27 =C2=B1 13% perf-profile.childr= en.cycles-pp.schedule_preempt_disabled 0.00 +0.1 0.14 =C2=B1 15% perf-profile.children.cy= cles-pp.sched_ttwu_pending 1.17 =C2=B1 13% +0.4 1.56 =C2=B1 8% perf-profile.childr= en.cycles-pp.load_balance 0.99 =C2=B1 11% +0.4 1.41 =C2=B1 9% perf-profile.childr= en.cycles-pp.find_busiest_group 0.96 =C2=B1 11% +0.4 1.38 =C2=B1 9% perf-profile.childr= en.cycles-pp.update_sd_lb_stats 0.66 =C2=B1 9% +0.5 1.20 =C2=B1 11% perf-profile.childr= en.cycles-pp.newidle_balance 0.53 =C2=B1 7% +0.6 1.11 =C2=B1 12% perf-profile.childr= en.cycles-pp.pick_next_task_fair 0.71 =C2=B1 8% +0.6 1.35 =C2=B1 10% perf-profile.childr= en.cycles-pp.schedule 0.00 +0.7 0.68 =C2=B1 17% perf-profile.children.cy= cles-pp.rwsem_down_read_slowpath 0.86 =C2=B1 7% +0.7 1.58 =C2=B1 9% perf-profile.childr= en.cycles-pp.__schedule 52.14 =C2=B1 14% +10.7 62.86 =C2=B1 9% perf-profile.childr= en.cycles-pp.page_fault 52.09 =C2=B1 14% +10.7 62.83 =C2=B1 9% perf-profile.childr= en.cycles-pp.do_page_fault 51.96 =C2=B1 14% +10.8 62.74 =C2=B1 9% perf-profile.childr= en.cycles-pp.handle_mm_fault 51.86 =C2=B1 14% +10.8 62.67 =C2=B1 9% perf-profile.childr= en.cycles-pp.hugetlb_fault 29.77 =C2=B1 21% +20.1 49.84 =C2=B1 13% perf-profile.childr= en.cycles-pp.__mutex_lock 15.83 =C2=B1 27% +23.4 39.18 =C2=B1 18% perf-profile.childr= en.cycles-pp.osq_lock 16.53 =C2=B1 4% -7.1 9.48 =C2=B1 9% perf-profile.self.c= ycles-pp.copy_page 15.27 =C2=B1 22% -6.4 8.90 =C2=B1 53% perf-profile.self.c= ycles-pp.do_rw_once 2.38 =C2=B1 42% -1.4 1.02 =C2=B1 7% perf-profile.self.c= ycles-pp.native_queued_spin_lock_slowpath 0.70 =C2=B1 9% -0.2 0.48 =C2=B1 14% perf-profile.self.c= ycles-pp.perf_mux_hrtimer_handler 0.38 =C2=B1 2% -0.2 0.21 =C2=B1 11% perf-profile.self.c= ycles-pp.copy_subpage 0.33 =C2=B1 4% -0.2 0.17 =C2=B1 11% perf-profile.self.c= ycles-pp.copy_user_huge_page 0.18 =C2=B1 18% -0.1 0.05 =C2=B1 8% perf-profile.self.c= ycles-pp.update_and_free_page 0.19 =C2=B1 14% -0.1 0.11 =C2=B1 18% perf-profile.self.c= ycles-pp.x86_pmu_disable 0.19 =C2=B1 6% -0.1 0.12 =C2=B1 10% perf-profile.self.c= ycles-pp.___might_sleep 0.35 =C2=B1 14% -0.1 0.28 =C2=B1 8% perf-profile.self.c= ycles-pp.run_timer_softirq 0.18 =C2=B1 10% -0.1 0.12 =C2=B1 6% perf-profile.self.c= ycles-pp.get_page_from_freelist 0.26 =C2=B1 6% -0.0 0.22 =C2=B1 5% perf-profile.self.c= ycles-pp.tick_program_event 0.07 -0.0 0.06 =C2=B1 7% perf-profile.self.cycles= -pp.try_to_wake_up 0.00 +0.1 0.06 =C2=B1 9% perf-profile.self.cycles= -pp.update_load_avg 0.73 =C2=B1 12% +0.3 1.06 =C2=B1 8% perf-profile.self.c= ycles-pp.update_sd_lb_stats 14.37 =C2=B1 25% +21.2 35.60 =C2=B1 18% perf-profile.self.c= ycles-pp.osq_lock 22773 =C2=B1 3% +11.6% 25420 =C2=B1 2% softirqs.CPU0.SCHED 15462 =C2=B1 6% +24.5% 19248 =C2=B1 5% softirqs.CPU1.SCHED 8331 =C2=B1 11% +27.1% 10590 =C2=B1 11% softirqs.CPU10.RCU 14783 =C2=B1 4% +16.0% 17145 =C2=B1 4% softirqs.CPU10.SCHED 14236 =C2=B1 3% +15.6% 16462 =C2=B1 2% softirqs.CPU100.SCH= ED 14117 =C2=B1 3% +18.2% 16683 =C2=B1 3% softirqs.CPU101.SCH= ED 13918 =C2=B1 4% +18.4% 16472 =C2=B1 5% softirqs.CPU102.SCH= ED 14183 =C2=B1 6% +18.0% 16742 =C2=B1 3% softirqs.CPU103.SCH= ED 13795 =C2=B1 5% +19.8% 16528 softirqs.CPU104.SCHED 14326 =C2=B1 6% +17.7% 16859 softirqs.CPU105.SCHED 13842 =C2=B1 5% +19.4% 16530 =C2=B1 2% softirqs.CPU106.SCH= ED 14155 =C2=B1 4% +20.0% 16983 =C2=B1 2% softirqs.CPU107.SCH= ED 13907 =C2=B1 3% +18.6% 16492 =C2=B1 2% softirqs.CPU108.SCH= ED 14411 =C2=B1 7% +16.1% 16726 =C2=B1 2% softirqs.CPU109.SCH= ED 14354 +19.0% 17085 =C2=B1 2% softirqs.CPU11.SCHED 13689 =C2=B1 6% +21.8% 16667 =C2=B1 3% softirqs.CPU110.SCH= ED 13461 =C2=B1 6% +25.6% 16907 =C2=B1 3% softirqs.CPU111.SCH= ED 13738 =C2=B1 9% +23.2% 16925 softirqs.CPU112.SCHED 14135 =C2=B1 3% +20.5% 17032 softirqs.CPU113.SCHED 14477 =C2=B1 4% +20.8% 17491 =C2=B1 4% softirqs.CPU114.SCH= ED 123003 =C2=B1 2% -7.8% 113426 =C2=B1 2% softirqs.CPU114.TIM= ER 14014 =C2=B1 4% +23.4% 17299 softirqs.CPU115.SCHED 13528 =C2=B1 6% +24.4% 16824 =C2=B1 2% softirqs.CPU116.SCH= ED 13530 =C2=B1 6% +24.5% 16840 =C2=B1 2% softirqs.CPU117.SCH= ED 14263 =C2=B1 3% +16.1% 16557 =C2=B1 2% softirqs.CPU119.SCH= ED 7902 =C2=B1 2% +22.1% 9648 =C2=B1 6% softirqs.CPU12.RCU 14332 =C2=B1 3% +19.5% 17130 =C2=B1 4% softirqs.CPU12.SCHED 13476 =C2=B1 5% +26.5% 17047 softirqs.CPU120.SCHED 14240 =C2=B1 6% +20.7% 17183 softirqs.CPU121.SCHED 13161 =C2=B1 5% +27.0% 16708 =C2=B1 2% softirqs.CPU122.SCH= ED 13037 =C2=B1 7% +28.8% 16786 softirqs.CPU123.SCHED 14229 =C2=B1 5% +16.5% 16577 =C2=B1 3% softirqs.CPU124.SCH= ED 14427 =C2=B1 4% +15.4% 16652 softirqs.CPU125.SCHED 14426 =C2=B1 4% +16.3% 16771 softirqs.CPU126.SCHED 6680 +39.3% 9305 =C2=B1 22% softirqs.CPU127.RCU 13659 =C2=B1 3% +23.7% 16890 =C2=B1 3% softirqs.CPU128.SCH= ED 14396 =C2=B1 5% +17.9% 16979 =C2=B1 3% softirqs.CPU129.SCH= ED 14183 =C2=B1 7% +20.2% 17048 =C2=B1 2% softirqs.CPU13.SCHED 6700 =C2=B1 2% +35.8% 9097 =C2=B1 17% softirqs.CPU130.RCU 13949 =C2=B1 4% +22.2% 17051 =C2=B1 4% softirqs.CPU130.SCH= ED 14271 =C2=B1 4% +21.8% 17379 =C2=B1 2% softirqs.CPU131.SCH= ED 129315 =C2=B1 3% -7.0% 120290 softirqs.CPU131.TIMER 14135 =C2=B1 2% +16.0% 16396 =C2=B1 2% softirqs.CPU132.SCH= ED 13567 =C2=B1 4% +22.5% 16617 =C2=B1 3% softirqs.CPU133.SCH= ED 13912 =C2=B1 5% +20.1% 16712 =C2=B1 2% softirqs.CPU134.SCH= ED 14309 =C2=B1 5% +18.9% 17016 =C2=B1 2% softirqs.CPU135.SCH= ED 13637 =C2=B1 4% +20.3% 16402 =C2=B1 5% softirqs.CPU136.SCH= ED 13843 =C2=B1 4% +19.3% 16518 =C2=B1 2% softirqs.CPU137.SCH= ED 14049 =C2=B1 5% +19.2% 16750 =C2=B1 2% softirqs.CPU138.SCH= ED 14244 =C2=B1 7% +18.1% 16816 softirqs.CPU139.SCHED 14139 +22.1% 17271 =C2=B1 2% softirqs.CPU14.SCHED 13460 =C2=B1 8% +22.9% 16546 softirqs.CPU140.SCHED 13645 =C2=B1 6% +21.7% 16601 =C2=B1 2% softirqs.CPU141.SCH= ED 13278 =C2=B1 6% +25.5% 16661 =C2=B1 3% softirqs.CPU142.SCH= ED 12487 =C2=B1 5% +29.2% 16136 =C2=B1 2% softirqs.CPU143.SCH= ED 13440 =C2=B1 9% +22.8% 16502 softirqs.CPU144.SCHED 126064 =C2=B1 2% -8.1% 115836 softirqs.CPU144.TIMER 13995 =C2=B1 6% +21.2% 16966 =C2=B1 3% softirqs.CPU145.SCH= ED 13834 =C2=B1 3% +14.8% 15883 =C2=B1 6% softirqs.CPU146.SCH= ED 14297 =C2=B1 9% +17.1% 16735 softirqs.CPU147.SCHED 14500 =C2=B1 3% +15.2% 16711 softirqs.CPU148.SCHED 14419 =C2=B1 6% +17.5% 16945 softirqs.CPU149.SCHED 8018 =C2=B1 6% +24.4% 9977 =C2=B1 7% softirqs.CPU15.RCU 13832 =C2=B1 5% +28.2% 17737 =C2=B1 5% softirqs.CPU15.SCHED 14538 =C2=B1 5% +15.0% 16723 =C2=B1 2% softirqs.CPU150.SCH= ED 15092 +9.5% 16526 =C2=B1 4% softirqs.CPU152.SCHED 14533 =C2=B1 2% +15.6% 16804 softirqs.CPU153.SCHED 14415 =C2=B1 2% +14.8% 16554 =C2=B1 2% softirqs.CPU154.SCH= ED 14583 =C2=B1 2% +15.4% 16833 =C2=B1 2% softirqs.CPU155.SCH= ED 14851 =C2=B1 2% +11.8% 16598 =C2=B1 2% softirqs.CPU156.SCH= ED 6747 +35.2% 9124 =C2=B1 19% softirqs.CPU158.RCU 13839 =C2=B1 4% +25.9% 17429 =C2=B1 4% softirqs.CPU158.SCH= ED 15020 =C2=B1 5% +11.8% 16785 =C2=B1 2% softirqs.CPU159.SCH= ED 13468 =C2=B1 5% +25.8% 16945 =C2=B1 2% softirqs.CPU16.SCHED 128305 =C2=B1 3% -8.1% 117855 softirqs.CPU160.TIMER 15111 =C2=B1 2% +13.7% 17184 softirqs.CPU162.SCHED 14788 =C2=B1 2% +12.8% 16685 =C2=B1 3% softirqs.CPU163.SCH= ED 13903 =C2=B1 5% +21.5% 16889 softirqs.CPU164.SCHED 14547 =C2=B1 5% +13.5% 16510 =C2=B1 2% softirqs.CPU165.SCH= ED 14440 =C2=B1 4% +13.3% 16354 =C2=B1 3% softirqs.CPU166.SCH= ED 14450 =C2=B1 5% +14.1% 16494 =C2=B1 2% softirqs.CPU167.SCH= ED 131454 =C2=B1 3% -6.9% 122396 =C2=B1 2% softirqs.CPU167.TIM= ER 13683 =C2=B1 6% +23.0% 16824 =C2=B1 3% softirqs.CPU168.SCH= ED 14468 =C2=B1 5% +18.1% 17085 =C2=B1 3% softirqs.CPU169.SCH= ED 7703 +22.5% 9437 =C2=B1 4% softirqs.CPU17.RCU 14392 +19.8% 17237 softirqs.CPU17.SCHED 14570 =C2=B1 6% +16.9% 17038 =C2=B1 3% softirqs.CPU170.SCH= ED 14172 =C2=B1 5% +19.3% 16905 softirqs.CPU171.SCHED 14176 =C2=B1 3% +17.9% 16709 softirqs.CPU172.SCHED 127159 =C2=B1 2% -8.4% 116497 =C2=B1 2% softirqs.CPU172.TIM= ER 15034 =C2=B1 2% +11.1% 16698 =C2=B1 2% softirqs.CPU174.SCH= ED 14923 =C2=B1 8% +17.0% 17458 =C2=B1 5% softirqs.CPU175.SCH= ED 14164 =C2=B1 5% +18.8% 16833 =C2=B1 2% softirqs.CPU176.SCH= ED 127027 =C2=B1 2% -8.4% 116378 =C2=B1 2% softirqs.CPU176.TIM= ER 14359 =C2=B1 3% +16.9% 16788 =C2=B1 4% softirqs.CPU177.SCH= ED 14466 =C2=B1 3% +18.7% 17169 softirqs.CPU178.SCHED 14632 =C2=B1 2% +15.1% 16837 softirqs.CPU179.SCHED 123562 =C2=B1 3% -8.2% 113392 =C2=B1 2% softirqs.CPU179.TIM= ER 7677 +27.6% 9794 =C2=B1 2% softirqs.CPU18.RCU 14177 =C2=B1 2% +21.6% 17233 softirqs.CPU18.SCHED 14429 =C2=B1 7% +15.8% 16707 softirqs.CPU180.SCHED 15194 =C2=B1 5% +12.4% 17084 softirqs.CPU181.SCHED 13917 =C2=B1 3% +20.2% 16723 =C2=B1 3% softirqs.CPU182.SCH= ED 14587 =C2=B1 2% +15.1% 16786 =C2=B1 3% softirqs.CPU183.SCH= ED 14266 =C2=B1 3% +18.0% 16827 =C2=B1 2% softirqs.CPU184.SCH= ED 14661 =C2=B1 3% +16.3% 17053 softirqs.CPU185.SCHED 14222 =C2=B1 5% +21.0% 17202 =C2=B1 3% softirqs.CPU186.SCH= ED 15059 =C2=B1 2% +13.0% 17022 =C2=B1 3% softirqs.CPU187.SCH= ED 125388 =C2=B1 2% -7.6% 115887 =C2=B1 2% softirqs.CPU187.TIM= ER 13435 =C2=B1 4% +25.0% 16801 =C2=B1 3% softirqs.CPU188.SCH= ED 13434 =C2=B1 2% +28.8% 17297 =C2=B1 2% softirqs.CPU189.SCH= ED 7719 +27.0% 9806 =C2=B1 9% softirqs.CPU19.RCU 14075 =C2=B1 2% +20.7% 16986 softirqs.CPU19.SCHED 13735 =C2=B1 3% +20.4% 16536 =C2=B1 2% softirqs.CPU190.SCH= ED 13772 =C2=B1 3% +19.8% 16494 softirqs.CPU192.SCHED 13911 =C2=B1 2% +17.4% 16327 =C2=B1 2% softirqs.CPU193.SCH= ED 6417 +34.3% 8616 =C2=B1 17% softirqs.CPU194.RCU 14008 +17.6% 16468 =C2=B1 8% softirqs.CPU194.SCHED 14094 =C2=B1 4% +19.9% 16905 softirqs.CPU195.SCHED 14387 =C2=B1 7% +16.1% 16698 =C2=B1 5% softirqs.CPU196.SCH= ED 13704 =C2=B1 3% +23.7% 16952 softirqs.CPU198.SCHED 8214 =C2=B1 10% +23.7% 10157 =C2=B1 7% softirqs.CPU2.RCU 14431 +17.4% 16946 =C2=B1 4% softirqs.CPU2.SCHED 7770 +30.4% 10135 =C2=B1 8% softirqs.CPU20.RCU 13996 =C2=B1 2% +23.7% 17320 softirqs.CPU20.SCHED 14611 =C2=B1 5% +12.7% 16463 =C2=B1 3% softirqs.CPU200.SCH= ED 14897 =C2=B1 3% +15.5% 17199 softirqs.CPU201.SCHED 14105 =C2=B1 6% +21.7% 17167 =C2=B1 2% softirqs.CPU202.SCH= ED 127698 =C2=B1 3% -7.1% 118685 softirqs.CPU202.TIMER 14369 =C2=B1 6% +18.6% 17048 =C2=B1 2% softirqs.CPU203.SCH= ED 126668 =C2=B1 3% -8.8% 115539 softirqs.CPU203.TIMER 14461 =C2=B1 4% +13.1% 16356 =C2=B1 3% softirqs.CPU205.SCH= ED 13139 =C2=B1 10% +26.6% 16634 =C2=B1 3% softirqs.CPU206.SCH= ED 14808 =C2=B1 2% +11.8% 16550 =C2=B1 2% softirqs.CPU207.SCH= ED 13744 =C2=B1 5% +21.0% 16624 =C2=B1 4% softirqs.CPU208.SCH= ED 14039 =C2=B1 5% +18.7% 16661 =C2=B1 2% softirqs.CPU209.SCH= ED 127488 =C2=B1 2% -8.2% 116998 softirqs.CPU209.TIMER 7755 =C2=B1 2% +30.5% 10122 =C2=B1 12% softirqs.CPU21.RCU 13731 =C2=B1 5% +25.2% 17185 =C2=B1 2% softirqs.CPU21.SCHED 14755 =C2=B1 6% +16.1% 17123 =C2=B1 4% softirqs.CPU211.SCH= ED 13920 =C2=B1 3% +18.5% 16501 =C2=B1 2% softirqs.CPU212.SCH= ED 14435 =C2=B1 4% +16.1% 16765 =C2=B1 3% softirqs.CPU213.SCH= ED 13857 =C2=B1 6% +21.6% 16844 =C2=B1 2% softirqs.CPU214.SCH= ED 13417 =C2=B1 8% +16.5% 15635 =C2=B1 2% softirqs.CPU215.SCH= ED 127636 =C2=B1 3% -7.4% 118224 softirqs.CPU215.TIMER 13715 =C2=B1 3% +21.7% 16686 =C2=B1 3% softirqs.CPU216.SCH= ED 126421 =C2=B1 2% -7.8% 116544 softirqs.CPU216.TIMER 13885 =C2=B1 5% +18.2% 16416 softirqs.CPU217.SCHED 14003 =C2=B1 8% +20.5% 16875 softirqs.CPU218.SCHED 13891 =C2=B1 4% +23.9% 17210 =C2=B1 4% softirqs.CPU22.SCHED 14901 =C2=B1 2% +12.0% 16694 =C2=B1 2% softirqs.CPU220.SCH= ED 14623 =C2=B1 6% +17.3% 17153 softirqs.CPU221.SCHED 14613 =C2=B1 8% +13.9% 16643 =C2=B1 2% softirqs.CPU224.SCH= ED 14745 =C2=B1 4% +12.9% 16643 softirqs.CPU225.SCHED 126232 -8.3% 115717 softirqs.CPU225.TIMER 14290 =C2=B1 2% +17.2% 16753 softirqs.CPU226.SCHED 15229 =C2=B1 3% +10.3% 16800 =C2=B1 3% softirqs.CPU228.SCH= ED 14282 =C2=B1 6% +15.4% 16479 =C2=B1 3% softirqs.CPU23.SCHED 13785 =C2=B1 9% +24.2% 17126 =C2=B1 4% softirqs.CPU230.SCH= ED 126791 =C2=B1 4% -9.4% 114889 =C2=B1 3% softirqs.CPU231.TIM= ER 14749 =C2=B1 3% +15.0% 16958 =C2=B1 3% softirqs.CPU232.SCH= ED 15099 =C2=B1 5% +11.9% 16893 =C2=B1 2% softirqs.CPU233.SCH= ED 14825 =C2=B1 6% +12.9% 16738 softirqs.CPU234.SCHED 14272 =C2=B1 5% +18.7% 16945 =C2=B1 2% softirqs.CPU236.SCH= ED 15187 =C2=B1 2% +10.9% 16846 softirqs.CPU237.SCHED 15267 =C2=B1 7% +11.1% 16955 =C2=B1 3% softirqs.CPU239.SCH= ED 14156 =C2=B1 4% +16.3% 16466 =C2=B1 3% softirqs.CPU24.SCHED 14671 =C2=B1 3% +13.9% 16711 =C2=B1 3% softirqs.CPU240.SCH= ED 127318 =C2=B1 2% -7.6% 117651 =C2=B1 2% softirqs.CPU240.TIM= ER 14218 =C2=B1 5% +20.2% 17097 softirqs.CPU241.SCHED 14554 =C2=B1 3% +15.2% 16771 softirqs.CPU242.SCHED 14003 +19.9% 16785 softirqs.CPU243.SCHED 13761 =C2=B1 6% +21.5% 16724 =C2=B1 2% softirqs.CPU244.SCH= ED 14418 =C2=B1 6% +16.4% 16781 softirqs.CPU245.SCHED 14760 =C2=B1 7% +14.8% 16940 =C2=B1 4% softirqs.CPU246.SCH= ED 14891 =C2=B1 3% +12.3% 16722 =C2=B1 4% softirqs.CPU249.SCH= ED 13823 =C2=B1 4% +24.1% 17148 softirqs.CPU25.SCHED 14201 =C2=B1 4% +18.1% 16774 =C2=B1 3% softirqs.CPU250.SCH= ED 14620 =C2=B1 10% +18.5% 17331 softirqs.CPU251.SCHED 14877 =C2=B1 3% +11.3% 16564 =C2=B1 2% softirqs.CPU252.SCH= ED 14517 =C2=B1 6% +16.3% 16877 =C2=B1 3% softirqs.CPU254.SCH= ED 14284 =C2=B1 7% +18.0% 16858 =C2=B1 4% softirqs.CPU255.SCH= ED 121538 =C2=B1 3% -7.5% 112473 softirqs.CPU255.TIMER 14582 +14.8% 16736 softirqs.CPU256.SCHED 14057 =C2=B1 3% +22.8% 17259 softirqs.CPU257.SCHED 15076 =C2=B1 3% +13.4% 17097 =C2=B1 3% softirqs.CPU258.SCH= ED 14356 =C2=B1 3% +20.2% 17251 =C2=B1 3% softirqs.CPU259.SCH= ED 13998 =C2=B1 3% +20.1% 16806 =C2=B1 2% softirqs.CPU26.SCHED 13899 =C2=B1 4% +19.0% 16534 =C2=B1 5% softirqs.CPU260.SCH= ED 128277 =C2=B1 4% -7.4% 118758 softirqs.CPU260.TIMER 14288 =C2=B1 5% +20.7% 17251 softirqs.CPU261.SCHED 14456 =C2=B1 5% +15.1% 16644 softirqs.CPU262.SCHED 14114 =C2=B1 2% +17.8% 16624 =C2=B1 4% softirqs.CPU263.SCH= ED 13328 =C2=B1 4% +25.0% 16657 softirqs.CPU264.SCHED 13328 =C2=B1 4% +25.1% 16676 =C2=B1 4% softirqs.CPU266.SCH= ED 14367 =C2=B1 3% +19.5% 17165 =C2=B1 2% softirqs.CPU267.SCH= ED 122663 =C2=B1 3% -7.6% 113293 =C2=B1 2% softirqs.CPU268.TIM= ER 13527 =C2=B1 6% +25.2% 16940 softirqs.CPU27.SCHED 14341 =C2=B1 5% +19.8% 17187 softirqs.CPU270.SCHED 14345 =C2=B1 5% +14.3% 16403 =C2=B1 5% softirqs.CPU271.SCH= ED 14990 =C2=B1 3% +14.4% 17152 =C2=B1 4% softirqs.CPU272.SCH= ED 15007 =C2=B1 2% +13.4% 17012 softirqs.CPU273.SCHED 14668 =C2=B1 8% +17.0% 17157 =C2=B1 4% softirqs.CPU274.SCH= ED 14287 =C2=B1 6% +17.2% 16749 =C2=B1 4% softirqs.CPU277.SCH= ED 6301 +41.8% 8938 =C2=B1 16% softirqs.CPU278.RCU 13980 =C2=B1 10% +24.6% 17424 =C2=B1 2% softirqs.CPU278.SCH= ED 14763 =C2=B1 7% +16.0% 17119 softirqs.CPU279.SCHED 13682 =C2=B1 5% +23.9% 16950 softirqs.CPU28.SCHED 14204 =C2=B1 3% +17.0% 16617 =C2=B1 3% softirqs.CPU280.SCH= ED 14202 =C2=B1 3% +14.4% 16240 =C2=B1 2% softirqs.CPU281.SCH= ED 14629 =C2=B1 7% +16.3% 17013 =C2=B1 3% softirqs.CPU283.SCH= ED 13692 =C2=B1 6% +22.7% 16795 softirqs.CPU284.SCHED 14194 =C2=B1 7% +17.5% 16679 =C2=B1 3% softirqs.CPU285.SCH= ED 123721 =C2=B1 3% -8.1% 113741 =C2=B1 3% softirqs.CPU285.TIM= ER 14757 =C2=B1 7% +15.5% 17050 softirqs.CPU286.SCHED 13560 =C2=B1 6% +17.2% 15894 softirqs.CPU287.SCHED 14201 =C2=B1 4% +19.9% 17020 =C2=B1 2% softirqs.CPU29.SCHED 14345 =C2=B1 3% +20.5% 17292 softirqs.CPU3.SCHED 13910 =C2=B1 4% +20.9% 16814 =C2=B1 4% softirqs.CPU30.SCHED 7587 +41.8% 10759 =C2=B1 23% softirqs.CPU31.RCU 13401 =C2=B1 4% +26.6% 16967 =C2=B1 2% softirqs.CPU31.SCHED 13593 +24.6% 16937 softirqs.CPU32.SCHED 13175 =C2=B1 2% +29.0% 16989 softirqs.CPU33.SCHED 13491 =C2=B1 5% +25.8% 16974 =C2=B1 3% softirqs.CPU34.SCHED 13520 =C2=B1 7% +25.9% 17018 =C2=B1 2% softirqs.CPU35.SCHED 13723 =C2=B1 6% +22.1% 16763 =C2=B1 2% softirqs.CPU36.SCHED 13449 =C2=B1 3% +27.1% 17091 softirqs.CPU37.SCHED 7405 +40.0% 10368 =C2=B1 17% softirqs.CPU38.RCU 14299 =C2=B1 6% +22.4% 17509 =C2=B1 3% softirqs.CPU38.SCHED 14269 =C2=B1 3% +18.6% 16918 softirqs.CPU39.SCHED 7977 =C2=B1 2% +23.6% 9862 =C2=B1 5% softirqs.CPU4.RCU 14055 =C2=B1 2% +23.4% 17349 =C2=B1 3% softirqs.CPU4.SCHED 14257 =C2=B1 2% +19.4% 17030 =C2=B1 2% softirqs.CPU40.SCHED 13774 =C2=B1 2% +24.1% 17090 softirqs.CPU41.SCHED 14425 =C2=B1 8% +17.7% 16976 softirqs.CPU42.SCHED 14314 =C2=B1 2% +21.2% 17345 =C2=B1 2% softirqs.CPU43.SCHED 13274 =C2=B1 4% +27.7% 16954 softirqs.CPU44.SCHED 135612 =C2=B1 10% -15.7% 114264 =C2=B1 3% softirqs.CPU44.TIMER 13919 =C2=B1 2% +20.9% 16829 softirqs.CPU45.SCHED 13156 +27.9% 16834 =C2=B1 2% softirqs.CPU46.SCHED 13617 =C2=B1 2% +22.0% 16614 softirqs.CPU47.SCHED 13565 =C2=B1 3% +25.7% 17054 =C2=B1 2% softirqs.CPU48.SCHED 13791 =C2=B1 4% +21.6% 16769 softirqs.CPU49.SCHED 14260 =C2=B1 3% +20.1% 17126 =C2=B1 4% softirqs.CPU5.SCHED 13510 =C2=B1 7% +25.3% 16934 softirqs.CPU50.SCHED 12790 =C2=B1 10% +30.3% 16669 softirqs.CPU51.SCHED 13989 +19.9% 16774 =C2=B1 3% softirqs.CPU52.SCHED 14279 =C2=B1 3% +17.1% 16722 =C2=B1 2% softirqs.CPU53.SCHED 7263 +36.9% 9940 =C2=B1 21% softirqs.CPU54.RCU 14088 =C2=B1 2% +20.1% 16918 softirqs.CPU54.SCHED 13508 =C2=B1 6% +23.1% 16629 softirqs.CPU55.SCHED 130302 =C2=B1 6% -9.4% 118014 =C2=B1 7% softirqs.CPU55.TIMER 13313 =C2=B1 3% +27.9% 17030 =C2=B1 2% softirqs.CPU56.SCHED 7360 =C2=B1 2% +33.2% 9803 =C2=B1 12% softirqs.CPU57.RCU 13818 =C2=B1 2% +21.3% 16768 =C2=B1 2% softirqs.CPU57.SCHED 7296 +27.1% 9274 =C2=B1 7% softirqs.CPU58.RCU 13922 =C2=B1 3% +23.4% 17181 =C2=B1 2% softirqs.CPU58.SCHED 7271 +30.3% 9476 =C2=B1 11% softirqs.CPU59.RCU 14169 =C2=B1 5% +19.7% 16956 =C2=B1 2% softirqs.CPU59.SCHED 8176 =C2=B1 7% +16.5% 9524 =C2=B1 3% softirqs.CPU6.RCU 13689 =C2=B1 3% +25.2% 17132 =C2=B1 5% softirqs.CPU6.SCHED 13645 =C2=B1 2% +23.3% 16825 softirqs.CPU60.SCHED 13441 =C2=B1 6% +24.9% 16786 =C2=B1 2% softirqs.CPU61.SCHED 13497 =C2=B1 5% +25.7% 16959 softirqs.CPU62.SCHED 13682 =C2=B1 4% +25.5% 17170 softirqs.CPU63.SCHED 13656 =C2=B1 6% +22.3% 16695 =C2=B1 3% softirqs.CPU64.SCHED 13704 =C2=B1 7% +22.7% 16819 softirqs.CPU65.SCHED 13683 =C2=B1 3% +23.0% 16826 softirqs.CPU66.SCHED 14076 =C2=B1 2% +19.3% 16797 =C2=B1 2% softirqs.CPU67.SCHED 13713 =C2=B1 4% +18.2% 16215 =C2=B1 2% softirqs.CPU68.SCHED 13396 =C2=B1 3% +25.1% 16754 =C2=B1 2% softirqs.CPU69.SCHED 8042 =C2=B1 3% +21.0% 9730 =C2=B1 7% softirqs.CPU7.RCU 13604 =C2=B1 3% +27.3% 17320 =C2=B1 5% softirqs.CPU7.SCHED 13023 =C2=B1 2% +29.2% 16828 =C2=B1 2% softirqs.CPU70.SCHED 12307 =C2=B1 3% +32.1% 16255 softirqs.CPU71.SCHED 7727 =C2=B1 22% +37.3% 10612 =C2=B1 22% softirqs.CPU72.RCU 13320 =C2=B1 3% +28.0% 17050 =C2=B1 2% softirqs.CPU72.SCHED 13838 =C2=B1 3% +22.0% 16883 =C2=B1 3% softirqs.CPU73.SCHED 14604 =C2=B1 2% +14.4% 16707 =C2=B1 4% softirqs.CPU74.SCHED 14184 =C2=B1 4% +19.1% 16892 =C2=B1 2% softirqs.CPU75.SCHED 14138 =C2=B1 4% +19.0% 16830 softirqs.CPU76.SCHED 7098 +28.1% 9090 =C2=B1 12% softirqs.CPU77.RCU 13082 =C2=B1 4% +28.0% 16741 softirqs.CPU77.SCHED 126355 =C2=B1 4% -10.8% 112765 =C2=B1 2% softirqs.CPU78.TIMER 14718 =C2=B1 5% +12.6% 16576 =C2=B1 3% softirqs.CPU79.SCHED 7959 =C2=B1 2% +27.1% 10119 =C2=B1 10% softirqs.CPU8.RCU 13775 =C2=B1 4% +25.1% 17232 =C2=B1 5% softirqs.CPU8.SCHED 14397 +13.6% 16355 =C2=B1 2% softirqs.CPU80.SCHED 13999 =C2=B1 6% +20.7% 16896 =C2=B1 2% softirqs.CPU81.SCHED 14129 =C2=B1 7% +18.2% 16706 softirqs.CPU82.SCHED 13931 +17.6% 16385 =C2=B1 3% softirqs.CPU83.SCHED 14455 =C2=B1 5% +16.1% 16776 =C2=B1 2% softirqs.CPU84.SCHED 14426 =C2=B1 5% +16.4% 16799 softirqs.CPU86.SCHED 7049 +28.2% 9036 =C2=B1 10% softirqs.CPU88.RCU 13901 =C2=B1 3% +20.1% 16697 =C2=B1 2% softirqs.CPU88.SCHED 127258 =C2=B1 2% -7.3% 118017 softirqs.CPU88.TIMER 14353 =C2=B1 5% +17.4% 16855 =C2=B1 2% softirqs.CPU89.SCHED 14823 =C2=B1 4% +14.7% 17004 softirqs.CPU9.SCHED 14278 =C2=B1 4% +18.4% 16908 softirqs.CPU90.SCHED 14225 =C2=B1 2% +18.8% 16894 =C2=B1 2% softirqs.CPU91.SCHED 7091 +26.7% 8987 =C2=B1 10% softirqs.CPU92.RCU 13726 =C2=B1 3% +24.0% 17014 =C2=B1 3% softirqs.CPU92.SCHED 14051 =C2=B1 5% +20.6% 16939 softirqs.CPU93.SCHED 14123 =C2=B1 4% +17.9% 16649 =C2=B1 3% softirqs.CPU94.SCHED 130109 =C2=B1 5% -8.2% 119400 softirqs.CPU95.TIMER 13638 =C2=B1 4% +23.5% 16847 =C2=B1 2% softirqs.CPU96.SCHED 13134 =C2=B1 2% +29.4% 17001 =C2=B1 3% softirqs.CPU97.SCHED 13357 =C2=B1 3% +25.7% 16791 =C2=B1 2% softirqs.CPU98.SCHED 14112 =C2=B1 6% +20.0% 16938 softirqs.CPU99.SCHED 1991578 +21.8% 2426642 =C2=B1 3% softirqs.RCU 4100803 +18.4% 4855612 softirqs.SCHED 454.00 =C2=B1 27% +675.8% 3522 =C2=B1139% interrupts.30:IR-PC= I-MSI.2097153-edge.eth0-TxRx-0 384622 -1.6% 378485 interrupts.CAL:Function_call_= interrupts 930.25 =C2=B1 8% -46.7% 496.00 =C2=B1 10% interrupts.CPU0.TLB= :TLB_shootdowns 758.50 =C2=B1 9% -44.8% 418.75 =C2=B1 11% interrupts.CPU1.TLB= :TLB_shootdowns 454.00 =C2=B1 27% +675.8% 3522 =C2=B1139% interrupts.CPU10.30= :IR-PCI-MSI.2097153-edge.eth0-TxRx-0 886.75 =C2=B1 5% -39.4% 537.00 =C2=B1 3% interrupts.CPU10.TL= B:TLB_shootdowns 169.50 =C2=B1 11% +67.0% 283.00 =C2=B1 9% interrupts.CPU100.T= LB:TLB_shootdowns 178.50 =C2=B1 20% +44.0% 257.00 =C2=B1 9% interrupts.CPU101.T= LB:TLB_shootdowns 169.00 =C2=B1 23% +62.7% 275.00 =C2=B1 20% interrupts.CPU104.T= LB:TLB_shootdowns 1463 =C2=B1 28% +88.1% 2753 =C2=B1 22% interrupts.CPU105.N= MI:Non-maskable_interrupts 1463 =C2=B1 28% +88.1% 2753 =C2=B1 22% interrupts.CPU105.P= MI:Performance_monitoring_interrupts 158.75 =C2=B1 21% +73.4% 275.25 =C2=B1 4% interrupts.CPU106.T= LB:TLB_shootdowns 157.50 =C2=B1 24% +67.3% 263.50 =C2=B1 13% interrupts.CPU109.T= LB:TLB_shootdowns 2884 =C2=B1 27% -43.7% 1625 =C2=B1 6% interrupts.CPU11.NM= I:Non-maskable_interrupts 2884 =C2=B1 27% -43.7% 1625 =C2=B1 6% interrupts.CPU11.PM= I:Performance_monitoring_interrupts 713.50 =C2=B1 5% -38.8% 436.50 =C2=B1 13% interrupts.CPU11.TL= B:TLB_shootdowns 146.00 =C2=B1 38% +79.3% 261.75 =C2=B1 14% interrupts.CPU110.T= LB:TLB_shootdowns 162.00 =C2=B1 14% +82.6% 295.75 =C2=B1 12% interrupts.CPU112.T= LB:TLB_shootdowns 445.75 =C2=B1 52% +170.1% 1204 =C2=B1 91% interrupts.CPU114.R= ES:Rescheduling_interrupts 160.25 =C2=B1 37% +70.8% 273.75 =C2=B1 14% interrupts.CPU114.T= LB:TLB_shootdowns 1417 =C2=B1 17% +66.0% 2352 =C2=B1 34% interrupts.CPU115.N= MI:Non-maskable_interrupts 1417 =C2=B1 17% +66.0% 2352 =C2=B1 34% interrupts.CPU115.P= MI:Performance_monitoring_interrupts 380.75 =C2=B1 9% +37.9% 525.00 =C2=B1 15% interrupts.CPU116.R= ES:Rescheduling_interrupts 183.00 =C2=B1 9% +48.2% 271.25 =C2=B1 14% interrupts.CPU116.T= LB:TLB_shootdowns 170.50 =C2=B1 15% +74.5% 297.50 =C2=B1 5% interrupts.CPU118.T= LB:TLB_shootdowns 454.25 =C2=B1 38% +251.3% 1596 =C2=B1103% interrupts.CPU12.RE= S:Rescheduling_interrupts 847.00 =C2=B1 12% -36.9% 534.25 =C2=B1 10% interrupts.CPU12.TL= B:TLB_shootdowns 173.25 =C2=B1 20% +65.7% 287.00 =C2=B1 13% interrupts.CPU122.T= LB:TLB_shootdowns 420.50 =C2=B1 32% +80.5% 759.00 =C2=B1 37% interrupts.CPU123.R= ES:Rescheduling_interrupts 247.75 =C2=B1 22% +75.9% 435.75 =C2=B1 14% interrupts.CPU124.R= ES:Rescheduling_interrupts 181.75 =C2=B1 33% +58.7% 288.50 =C2=B1 15% interrupts.CPU126.T= LB:TLB_shootdowns 364.75 =C2=B1 21% +39.1% 507.50 =C2=B1 11% interrupts.CPU128.R= ES:Rescheduling_interrupts 337.75 =C2=B1 24% +248.5% 1177 =C2=B1 74% interrupts.CPU13.RE= S:Rescheduling_interrupts 783.25 =C2=B1 14% -47.8% 409.00 =C2=B1 3% interrupts.CPU13.TL= B:TLB_shootdowns 277.00 =C2=B1 14% +84.9% 512.25 =C2=B1 10% interrupts.CPU131.R= ES:Rescheduling_interrupts 155.75 =C2=B1 24% +71.7% 267.50 =C2=B1 21% interrupts.CPU132.T= LB:TLB_shootdowns 174.25 =C2=B1 24% +50.4% 262.00 =C2=B1 19% interrupts.CPU133.T= LB:TLB_shootdowns 137.00 =C2=B1 7% +116.4% 296.50 =C2=B1 11% interrupts.CPU134.T= LB:TLB_shootdowns 152.00 =C2=B1 24% +86.3% 283.25 =C2=B1 17% interrupts.CPU138.T= LB:TLB_shootdowns 820.00 =C2=B1 10% -32.5% 553.75 =C2=B1 3% interrupts.CPU14.TL= B:TLB_shootdowns 277.75 =C2=B1 19% +81.1% 503.00 =C2=B1 7% interrupts.CPU140.R= ES:Rescheduling_interrupts 298.25 =C2=B1 31% +59.3% 475.00 =C2=B1 15% interrupts.CPU142.R= ES:Rescheduling_interrupts 192.50 =C2=B1 22% +38.6% 266.75 =C2=B1 4% interrupts.CPU143.T= LB:TLB_shootdowns 290.00 =C2=B1 38% +103.4% 590.00 =C2=B1 18% interrupts.CPU145.R= ES:Rescheduling_interrupts 104.50 =C2=B1 34% +90.4% 199.00 =C2=B1 16% interrupts.CPU145.T= LB:TLB_shootdowns 226.50 =C2=B1 10% +96.9% 446.00 =C2=B1 15% interrupts.CPU146.R= ES:Rescheduling_interrupts 95.75 =C2=B1 8% +145.4% 235.00 =C2=B1 12% interrupts.CPU146.T= LB:TLB_shootdowns 145.00 =C2=B1 22% +65.2% 239.50 =C2=B1 16% interrupts.CPU147.T= LB:TLB_shootdowns 90.25 =C2=B1 23% +212.2% 281.75 =C2=B1 19% interrupts.CPU148.T= LB:TLB_shootdowns 104.25 =C2=B1 22% +142.7% 253.00 =C2=B1 11% interrupts.CPU149.T= LB:TLB_shootdowns 2888 =C2=B1 16% -35.6% 1860 =C2=B1 30% interrupts.CPU15.NM= I:Non-maskable_interrupts 2888 =C2=B1 16% -35.6% 1860 =C2=B1 30% interrupts.CPU15.PM= I:Performance_monitoring_interrupts 472.25 =C2=B1 31% +275.2% 1771 =C2=B1106% interrupts.CPU15.RE= S:Rescheduling_interrupts 816.50 =C2=B1 16% -50.0% 408.50 =C2=B1 11% interrupts.CPU15.TL= B:TLB_shootdowns 84.75 =C2=B1 24% +207.4% 260.50 =C2=B1 10% interrupts.CPU150.T= LB:TLB_shootdowns 133.50 =C2=B1 16% +108.6% 278.50 =C2=B1 17% interrupts.CPU151.T= LB:TLB_shootdowns 103.75 =C2=B1 25% +132.0% 240.75 =C2=B1 8% interrupts.CPU152.T= LB:TLB_shootdowns 105.00 =C2=B1 60% +155.0% 267.75 =C2=B1 7% interrupts.CPU153.T= LB:TLB_shootdowns 100.50 =C2=B1 28% +133.1% 234.25 =C2=B1 8% interrupts.CPU154.T= LB:TLB_shootdowns 73.50 =C2=B1 36% +220.4% 235.50 =C2=B1 11% interrupts.CPU155.T= LB:TLB_shootdowns 229.50 =C2=B1 18% +182.1% 647.50 =C2=B1 8% interrupts.CPU156.R= ES:Rescheduling_interrupts 114.50 =C2=B1 20% +110.9% 241.50 =C2=B1 29% interrupts.CPU156.T= LB:TLB_shootdowns 125.75 =C2=B1 27% +79.7% 226.00 =C2=B1 8% interrupts.CPU157.T= LB:TLB_shootdowns 97.50 =C2=B1 21% +143.1% 237.00 =C2=B1 16% interrupts.CPU158.T= LB:TLB_shootdowns 94.75 =C2=B1 49% +136.4% 224.00 =C2=B1 21% interrupts.CPU159.T= LB:TLB_shootdowns 452.00 =C2=B1 36% +89.2% 855.25 =C2=B1 39% interrupts.CPU16.RE= S:Rescheduling_interrupts 959.00 =C2=B1 16% -54.3% 438.25 =C2=B1 8% interrupts.CPU16.TL= B:TLB_shootdowns 96.75 =C2=B1 9% +145.0% 237.00 =C2=B1 9% interrupts.CPU161.T= LB:TLB_shootdowns 94.25 =C2=B1 24% +169.5% 254.00 =C2=B1 10% interrupts.CPU162.T= LB:TLB_shootdowns 100.50 =C2=B1 8% +141.8% 243.00 =C2=B1 14% interrupts.CPU163.T= LB:TLB_shootdowns 87.00 =C2=B1 42% +186.5% 249.25 =C2=B1 8% interrupts.CPU164.T= LB:TLB_shootdowns 93.50 =C2=B1 29% +145.7% 229.75 =C2=B1 9% interrupts.CPU165.T= LB:TLB_shootdowns 110.50 =C2=B1 33% +165.4% 293.25 =C2=B1 15% interrupts.CPU166.T= LB:TLB_shootdowns 323.25 =C2=B1 37% +105.7% 665.00 =C2=B1 39% interrupts.CPU167.R= ES:Rescheduling_interrupts 96.75 =C2=B1 48% +140.3% 232.50 =C2=B1 14% interrupts.CPU167.T= LB:TLB_shootdowns 224.00 =C2=B1 22% +140.8% 539.50 =C2=B1 40% interrupts.CPU168.R= ES:Rescheduling_interrupts 87.50 =C2=B1 26% +151.1% 219.75 =C2=B1 14% interrupts.CPU168.T= LB:TLB_shootdowns 1120 =C2=B1 47% +79.9% 2015 =C2=B1 27% interrupts.CPU169.N= MI:Non-maskable_interrupts 1120 =C2=B1 47% +79.9% 2015 =C2=B1 27% interrupts.CPU169.P= MI:Performance_monitoring_interrupts 100.25 =C2=B1 22% +117.5% 218.00 =C2=B1 9% interrupts.CPU169.T= LB:TLB_shootdowns 667.75 =C2=B1 12% -30.3% 465.50 =C2=B1 14% interrupts.CPU17.TL= B:TLB_shootdowns 75.00 =C2=B1 28% +252.7% 264.50 =C2=B1 22% interrupts.CPU170.T= LB:TLB_shootdowns 94.25 =C2=B1 19% +126.0% 213.00 =C2=B1 13% interrupts.CPU171.T= LB:TLB_shootdowns 318.25 =C2=B1 28% +53.3% 488.00 =C2=B1 18% interrupts.CPU172.R= ES:Rescheduling_interrupts 85.25 =C2=B1 33% +221.1% 273.75 =C2=B1 19% interrupts.CPU172.T= LB:TLB_shootdowns 82.25 =C2=B1 18% +130.7% 189.75 =C2=B1 20% interrupts.CPU173.T= LB:TLB_shootdowns 67.75 =C2=B1 55% +261.6% 245.00 =C2=B1 12% interrupts.CPU174.T= LB:TLB_shootdowns 227.75 =C2=B1 41% +588.6% 1568 =C2=B1 95% interrupts.CPU175.R= ES:Rescheduling_interrupts 91.50 =C2=B1 10% +150.8% 229.50 =C2=B1 10% interrupts.CPU175.T= LB:TLB_shootdowns 99.50 =C2=B1 17% +147.2% 246.00 =C2=B1 22% interrupts.CPU176.T= LB:TLB_shootdowns 79.25 =C2=B1 18% +200.0% 237.75 =C2=B1 27% interrupts.CPU177.T= LB:TLB_shootdowns 87.50 =C2=B1 36% +129.7% 201.00 =C2=B1 4% interrupts.CPU178.T= LB:TLB_shootdowns 127.25 =C2=B1 44% +82.7% 232.50 =C2=B1 15% interrupts.CPU179.T= LB:TLB_shootdowns 1161 =C2=B1 15% +137.6% 2758 =C2=B1 27% interrupts.CPU18.NM= I:Non-maskable_interrupts 1161 =C2=B1 15% +137.6% 2758 =C2=B1 27% interrupts.CPU18.PM= I:Performance_monitoring_interrupts 425.75 =C2=B1 15% +149.5% 1062 =C2=B1 64% interrupts.CPU18.RE= S:Rescheduling_interrupts 985.50 =C2=B1 13% -50.1% 492.25 =C2=B1 13% interrupts.CPU18.TL= B:TLB_shootdowns 112.25 =C2=B1 33% +120.7% 247.75 =C2=B1 8% interrupts.CPU180.T= LB:TLB_shootdowns 126.25 =C2=B1 15% +96.0% 247.50 =C2=B1 9% interrupts.CPU181.T= LB:TLB_shootdowns 229.25 =C2=B1 25% +74.6% 400.25 =C2=B1 7% interrupts.CPU182.R= ES:Rescheduling_interrupts 102.50 =C2=B1 41% +173.4% 280.25 =C2=B1 4% interrupts.CPU182.T= LB:TLB_shootdowns 253.25 =C2=B1 13% +52.6% 386.50 =C2=B1 8% interrupts.CPU183.R= ES:Rescheduling_interrupts 97.00 =C2=B1 50% +153.4% 245.75 =C2=B1 4% interrupts.CPU183.T= LB:TLB_shootdowns 99.00 =C2=B1 14% +143.7% 241.25 =C2=B1 18% interrupts.CPU184.T= LB:TLB_shootdowns 287.50 =C2=B1 37% +57.0% 451.25 =C2=B1 32% interrupts.CPU185.R= ES:Rescheduling_interrupts 92.50 =C2=B1 27% +139.2% 221.25 =C2=B1 5% interrupts.CPU185.T= LB:TLB_shootdowns 2302 =C2=B1 26% +37.4% 3162 =C2=B1 5% interrupts.CPU186.N= MI:Non-maskable_interrupts 2302 =C2=B1 26% +37.4% 3162 =C2=B1 5% interrupts.CPU186.P= MI:Performance_monitoring_interrupts 87.75 =C2=B1 16% +204.0% 266.75 =C2=B1 20% interrupts.CPU186.T= LB:TLB_shootdowns 97.00 =C2=B1 31% +157.0% 249.25 =C2=B1 10% interrupts.CPU187.T= LB:TLB_shootdowns 261.50 =C2=B1 10% +54.2% 403.25 =C2=B1 15% interrupts.CPU188.R= ES:Rescheduling_interrupts 108.50 =C2=B1 42% +103.7% 221.00 =C2=B1 26% interrupts.CPU188.T= LB:TLB_shootdowns 223.75 =C2=B1 21% +88.4% 421.50 =C2=B1 18% interrupts.CPU189.R= ES:Rescheduling_interrupts 119.25 =C2=B1 11% +108.4% 248.50 =C2=B1 25% interrupts.CPU189.T= LB:TLB_shootdowns 400.25 =C2=B1 27% +117.4% 870.25 =C2=B1 52% interrupts.CPU19.RE= S:Rescheduling_interrupts 699.50 =C2=B1 16% -31.8% 476.75 =C2=B1 10% interrupts.CPU19.TL= B:TLB_shootdowns 99.75 =C2=B1 43% +148.6% 248.00 =C2=B1 12% interrupts.CPU190.T= LB:TLB_shootdowns 98.25 =C2=B1 10% +146.6% 242.25 =C2=B1 17% interrupts.CPU191.T= LB:TLB_shootdowns 105.25 =C2=B1 29% +145.4% 258.25 =C2=B1 19% interrupts.CPU192.T= LB:TLB_shootdowns 89.50 =C2=B1 23% +191.3% 260.75 =C2=B1 17% interrupts.CPU193.T= LB:TLB_shootdowns 66.25 =C2=B1 25% +285.7% 255.50 =C2=B1 17% interrupts.CPU194.T= LB:TLB_shootdowns 278.75 =C2=B1 10% +84.9% 515.50 =C2=B1 32% interrupts.CPU195.R= ES:Rescheduling_interrupts 80.00 =C2=B1 18% +247.8% 278.25 =C2=B1 14% interrupts.CPU195.T= LB:TLB_shootdowns 70.25 =C2=B1 12% +246.3% 243.25 =C2=B1 11% interrupts.CPU196.T= LB:TLB_shootdowns 104.75 =C2=B1 26% +147.0% 258.75 =C2=B1 23% interrupts.CPU197.T= LB:TLB_shootdowns 86.75 =C2=B1 62% +188.2% 250.00 =C2=B1 20% interrupts.CPU198.T= LB:TLB_shootdowns 94.25 =C2=B1 17% +150.1% 235.75 =C2=B1 19% interrupts.CPU199.T= LB:TLB_shootdowns 3084 =C2=B1 4% -52.9% 1453 =C2=B1 6% interrupts.CPU2.NMI= :Non-maskable_interrupts 3084 =C2=B1 4% -52.9% 1453 =C2=B1 6% interrupts.CPU2.PMI= :Performance_monitoring_interrupts 556.25 =C2=B1 46% +179.6% 1555 =C2=B1 83% interrupts.CPU2.RES= :Rescheduling_interrupts 891.00 =C2=B1 15% -42.6% 511.50 =C2=B1 13% interrupts.CPU2.TLB= :TLB_shootdowns 364.75 =C2=B1 16% +193.9% 1072 =C2=B1 40% interrupts.CPU20.RE= S:Rescheduling_interrupts 825.75 =C2=B1 13% -35.7% 530.75 =C2=B1 6% interrupts.CPU20.TL= B:TLB_shootdowns 129.25 =C2=B1 17% +83.0% 236.50 =C2=B1 7% interrupts.CPU200.T= LB:TLB_shootdowns 88.50 =C2=B1 58% +200.0% 265.50 =C2=B1 12% interrupts.CPU201.T= LB:TLB_shootdowns 116.75 =C2=B1 24% +99.8% 233.25 =C2=B1 24% interrupts.CPU202.T= LB:TLB_shootdowns 254.25 =C2=B1 35% +121.8% 564.00 =C2=B1 14% interrupts.CPU203.R= ES:Rescheduling_interrupts 83.25 =C2=B1 27% +203.0% 252.25 =C2=B1 18% interrupts.CPU203.T= LB:TLB_shootdowns 110.25 =C2=B1 16% +195.2% 325.50 =C2=B1 35% interrupts.CPU204.T= LB:TLB_shootdowns 332.00 =C2=B1 44% +60.5% 532.75 =C2=B1 15% interrupts.CPU205.R= ES:Rescheduling_interrupts 89.00 =C2=B1 32% +165.4% 236.25 =C2=B1 11% interrupts.CPU205.T= LB:TLB_shootdowns 236.25 =C2=B1 23% +112.8% 502.75 =C2=B1 10% interrupts.CPU206.R= ES:Rescheduling_interrupts 82.75 =C2=B1 32% +195.2% 244.25 =C2=B1 13% interrupts.CPU206.T= LB:TLB_shootdowns 121.25 =C2=B1 15% +86.6% 226.25 =C2=B1 18% interrupts.CPU207.T= LB:TLB_shootdowns 83.75 =C2=B1 24% +170.7% 226.75 =C2=B1 5% interrupts.CPU208.T= LB:TLB_shootdowns 330.25 =C2=B1 13% +131.5% 764.50 =C2=B1 44% interrupts.CPU209.R= ES:Rescheduling_interrupts 75.75 =C2=B1 20% +217.8% 240.75 =C2=B1 9% interrupts.CPU209.T= LB:TLB_shootdowns 778.00 =C2=B1 16% -39.2% 473.00 =C2=B1 34% interrupts.CPU21.TL= B:TLB_shootdowns 268.75 =C2=B1 27% +178.4% 748.25 =C2=B1 37% interrupts.CPU210.R= ES:Rescheduling_interrupts 114.75 =C2=B1 16% +100.0% 229.50 =C2=B1 13% interrupts.CPU210.T= LB:TLB_shootdowns 112.00 =C2=B1 29% +101.1% 225.25 =C2=B1 15% interrupts.CPU211.T= LB:TLB_shootdowns 97.00 =C2=B1 58% +159.3% 251.50 =C2=B1 21% interrupts.CPU212.T= LB:TLB_shootdowns 263.75 =C2=B1 29% +80.3% 475.50 =C2=B1 15% interrupts.CPU213.R= ES:Rescheduling_interrupts 101.25 =C2=B1 25% +98.5% 201.00 =C2=B1 28% interrupts.CPU215.T= LB:TLB_shootdowns 1275 =C2=B1 12% +70.6% 2177 =C2=B1 30% interrupts.CPU216.N= MI:Non-maskable_interrupts 1275 =C2=B1 12% +70.6% 2177 =C2=B1 30% interrupts.CPU216.P= MI:Performance_monitoring_interrupts 278.75 =C2=B1 15% +48.7% 414.50 =C2=B1 14% interrupts.CPU216.R= ES:Rescheduling_interrupts 95.50 =C2=B1 26% +118.3% 208.50 =C2=B1 11% interrupts.CPU216.T= LB:TLB_shootdowns 1391 =C2=B1 30% +54.2% 2146 =C2=B1 33% interrupts.CPU217.N= MI:Non-maskable_interrupts 1391 =C2=B1 30% +54.2% 2146 =C2=B1 33% interrupts.CPU217.P= MI:Performance_monitoring_interrupts 114.50 =C2=B1 10% +84.9% 211.75 =C2=B1 16% interrupts.CPU217.T= LB:TLB_shootdowns 77.00 =C2=B1 48% +308.4% 314.50 =C2=B1 55% interrupts.CPU218.T= LB:TLB_shootdowns 70.75 =C2=B1 41% +259.0% 254.00 =C2=B1 21% interrupts.CPU219.T= LB:TLB_shootdowns 884.75 =C2=B1 18% -36.6% 561.25 =C2=B1 12% interrupts.CPU22.TL= B:TLB_shootdowns 58.25 =C2=B1 36% +315.9% 242.25 =C2=B1 13% interrupts.CPU220.T= LB:TLB_shootdowns 230.50 =C2=B1 35% +103.9% 470.00 =C2=B1 18% interrupts.CPU221.R= ES:Rescheduling_interrupts 61.00 =C2=B1 40% +254.1% 216.00 =C2=B1 3% interrupts.CPU221.T= LB:TLB_shootdowns 114.75 =C2=B1 47% +102.6% 232.50 =C2=B1 22% interrupts.CPU223.T= LB:TLB_shootdowns 94.25 =C2=B1 19% +146.9% 232.75 =C2=B1 15% interrupts.CPU224.T= LB:TLB_shootdowns 92.75 =C2=B1 47% +142.6% 225.00 =C2=B1 12% interrupts.CPU225.T= LB:TLB_shootdowns 84.75 =C2=B1 19% +182.0% 239.00 =C2=B1 4% interrupts.CPU226.T= LB:TLB_shootdowns 91.00 =C2=B1 34% +164.8% 241.00 =C2=B1 20% interrupts.CPU227.T= LB:TLB_shootdowns 2345 =C2=B1 32% -40.0% 1407 =C2=B1 17% interrupts.CPU228.N= MI:Non-maskable_interrupts 2345 =C2=B1 32% -40.0% 1407 =C2=B1 17% interrupts.CPU228.P= MI:Performance_monitoring_interrupts 61.75 =C2=B1 24% +232.0% 205.00 =C2=B1 10% interrupts.CPU228.T= LB:TLB_shootdowns 75.00 =C2=B1 49% +188.7% 216.50 =C2=B1 14% interrupts.CPU229.T= LB:TLB_shootdowns 706.25 =C2=B1 17% -38.5% 434.00 =C2=B1 19% interrupts.CPU23.TL= B:TLB_shootdowns 78.50 =C2=B1 20% +208.6% 242.25 =C2=B1 11% interrupts.CPU230.T= LB:TLB_shootdowns 67.50 =C2=B1 35% +214.4% 212.25 =C2=B1 20% interrupts.CPU231.T= LB:TLB_shootdowns 204.25 =C2=B1 15% +141.9% 494.00 =C2=B1 11% interrupts.CPU232.R= ES:Rescheduling_interrupts 65.25 =C2=B1 19% +254.0% 231.00 =C2=B1 13% interrupts.CPU232.T= LB:TLB_shootdowns 104.75 =C2=B1 28% +106.9% 216.75 =C2=B1 26% interrupts.CPU233.T= LB:TLB_shootdowns 65.00 =C2=B1 44% +226.9% 212.50 =C2=B1 8% interrupts.CPU234.T= LB:TLB_shootdowns 72.00 =C2=B1 53% +186.8% 206.50 =C2=B1 20% interrupts.CPU235.T= LB:TLB_shootdowns 262.50 =C2=B1 38% +75.3% 460.25 =C2=B1 13% interrupts.CPU236.R= ES:Rescheduling_interrupts 72.75 =C2=B1 61% +195.5% 215.00 =C2=B1 7% interrupts.CPU236.T= LB:TLB_shootdowns 78.25 =C2=B1 21% +187.2% 224.75 =C2=B1 32% interrupts.CPU237.T= LB:TLB_shootdowns 92.25 =C2=B1 27% +166.9% 246.25 =C2=B1 17% interrupts.CPU238.T= LB:TLB_shootdowns 120.50 =C2=B1 37% +118.5% 263.25 =C2=B1 19% interrupts.CPU239.T= LB:TLB_shootdowns 871.75 =C2=B1 7% -42.3% 502.75 =C2=B1 12% interrupts.CPU24.TL= B:TLB_shootdowns 63.75 =C2=B1 34% +271.0% 236.50 =C2=B1 6% interrupts.CPU240.T= LB:TLB_shootdowns 77.25 =C2=B1 29% +207.4% 237.50 =C2=B1 15% interrupts.CPU241.T= LB:TLB_shootdowns 49.75 =C2=B1 29% +310.6% 204.25 =C2=B1 13% interrupts.CPU242.T= LB:TLB_shootdowns 76.00 =C2=B1 19% +194.7% 224.00 =C2=B1 17% interrupts.CPU243.T= LB:TLB_shootdowns 80.75 =C2=B1 10% +183.6% 229.00 =C2=B1 17% interrupts.CPU244.T= LB:TLB_shootdowns 86.75 =C2=B1 57% +171.8% 235.75 =C2=B1 8% interrupts.CPU245.T= LB:TLB_shootdowns 56.50 =C2=B1 51% +344.2% 251.00 =C2=B1 13% interrupts.CPU246.T= LB:TLB_shootdowns 270.50 =C2=B1 24% +153.1% 684.75 =C2=B1 34% interrupts.CPU247.R= ES:Rescheduling_interrupts 88.25 =C2=B1 24% +180.2% 247.25 =C2=B1 18% interrupts.CPU247.T= LB:TLB_shootdowns 81.25 =C2=B1 37% +167.1% 217.00 =C2=B1 20% interrupts.CPU248.T= LB:TLB_shootdowns 67.00 =C2=B1 26% +216.4% 212.00 =C2=B1 11% interrupts.CPU249.T= LB:TLB_shootdowns 740.75 =C2=B1 11% -36.9% 467.25 =C2=B1 7% interrupts.CPU25.TL= B:TLB_shootdowns 67.50 =C2=B1 29% +247.0% 234.25 =C2=B1 11% interrupts.CPU250.T= LB:TLB_shootdowns 92.00 =C2=B1 63% +111.1% 194.25 =C2=B1 24% interrupts.CPU251.T= LB:TLB_shootdowns 72.25 =C2=B1 45% +223.5% 233.75 =C2=B1 16% interrupts.CPU252.T= LB:TLB_shootdowns 78.75 =C2=B1 29% +178.7% 219.50 =C2=B1 12% interrupts.CPU253.T= LB:TLB_shootdowns 64.25 =C2=B1 58% +258.4% 230.25 =C2=B1 11% interrupts.CPU254.T= LB:TLB_shootdowns 267.00 =C2=B1 17% +44.3% 385.25 =C2=B1 13% interrupts.CPU255.R= ES:Rescheduling_interrupts 114.25 =C2=B1 36% +106.1% 235.50 =C2=B1 12% interrupts.CPU255.T= LB:TLB_shootdowns 74.00 =C2=B1 33% +213.9% 232.25 =C2=B1 13% interrupts.CPU256.T= LB:TLB_shootdowns 86.00 =C2=B1 81% +158.4% 222.25 =C2=B1 19% interrupts.CPU257.T= LB:TLB_shootdowns 1565 =C2=B1 38% +54.4% 2417 =C2=B1 27% interrupts.CPU258.N= MI:Non-maskable_interrupts 1565 =C2=B1 38% +54.4% 2417 =C2=B1 27% interrupts.CPU258.P= MI:Performance_monitoring_interrupts 252.00 =C2=B1 25% +118.6% 550.75 =C2=B1 54% interrupts.CPU258.R= ES:Rescheduling_interrupts 81.75 =C2=B1 21% +192.7% 239.25 =C2=B1 9% interrupts.CPU258.T= LB:TLB_shootdowns 106.75 =C2=B1 37% +109.1% 223.25 =C2=B1 20% interrupts.CPU259.T= LB:TLB_shootdowns 899.75 =C2=B1 8% -42.9% 514.00 =C2=B1 6% interrupts.CPU26.TL= B:TLB_shootdowns 67.25 =C2=B1 41% +291.8% 263.50 =C2=B1 22% interrupts.CPU260.T= LB:TLB_shootdowns 59.25 =C2=B1 34% +289.0% 230.50 =C2=B1 8% interrupts.CPU261.T= LB:TLB_shootdowns 292.75 =C2=B1 12% +61.0% 471.25 =C2=B1 16% interrupts.CPU262.R= ES:Rescheduling_interrupts 49.75 =C2=B1 45% +400.0% 248.75 =C2=B1 14% interrupts.CPU262.T= LB:TLB_shootdowns 325.00 =C2=B1 17% +52.1% 494.25 =C2=B1 27% interrupts.CPU263.R= ES:Rescheduling_interrupts 87.00 =C2=B1 32% +143.1% 211.50 =C2=B1 11% interrupts.CPU263.T= LB:TLB_shootdowns 218.25 =C2=B1 14% +71.7% 374.75 =C2=B1 5% interrupts.CPU264.R= ES:Rescheduling_interrupts 75.75 =C2=B1 28% +188.8% 218.75 =C2=B1 9% interrupts.CPU264.T= LB:TLB_shootdowns 56.25 =C2=B1 55% +306.2% 228.50 =C2=B1 20% interrupts.CPU265.T= LB:TLB_shootdowns 80.75 =C2=B1 53% +221.1% 259.25 =C2=B1 12% interrupts.CPU266.T= LB:TLB_shootdowns 271.25 =C2=B1 27% +56.2% 423.75 =C2=B1 22% interrupts.CPU267.R= ES:Rescheduling_interrupts 60.25 =C2=B1 48% +352.7% 272.75 =C2=B1 16% interrupts.CPU267.T= LB:TLB_shootdowns 56.00 =C2=B1 43% +295.5% 221.50 =C2=B1 20% interrupts.CPU268.T= LB:TLB_shootdowns 97.25 =C2=B1 14% +151.2% 244.25 =C2=B1 17% interrupts.CPU269.T= LB:TLB_shootdowns 688.00 =C2=B1 13% -32.2% 466.25 =C2=B1 11% interrupts.CPU27.TL= B:TLB_shootdowns 208.00 =C2=B1 27% +93.6% 402.75 =C2=B1 8% interrupts.CPU270.R= ES:Rescheduling_interrupts 57.50 =C2=B1 30% +368.3% 269.25 =C2=B1 19% interrupts.CPU270.T= LB:TLB_shootdowns 73.75 =C2=B1 34% +288.5% 286.50 =C2=B1 14% interrupts.CPU271.T= LB:TLB_shootdowns 279.25 =C2=B1 32% +37.3% 383.50 =C2=B1 10% interrupts.CPU272.R= ES:Rescheduling_interrupts 79.25 =C2=B1 14% +189.6% 229.50 =C2=B1 28% interrupts.CPU272.T= LB:TLB_shootdowns 216.50 =C2=B1 15% +201.8% 653.50 =C2=B1 66% interrupts.CPU273.R= ES:Rescheduling_interrupts 65.50 =C2=B1 22% +256.1% 233.25 =C2=B1 11% interrupts.CPU273.T= LB:TLB_shootdowns 74.75 =C2=B1 68% +198.3% 223.00 =C2=B1 17% interrupts.CPU274.T= LB:TLB_shootdowns 68.50 =C2=B1 42% +204.4% 208.50 =C2=B1 10% interrupts.CPU275.T= LB:TLB_shootdowns 59.75 =C2=B1 35% +226.8% 195.25 =C2=B1 13% interrupts.CPU276.T= LB:TLB_shootdowns 292.25 =C2=B1 35% +80.2% 526.75 =C2=B1 32% interrupts.CPU277.R= ES:Rescheduling_interrupts 73.25 =C2=B1 39% +233.8% 244.50 =C2=B1 14% interrupts.CPU277.T= LB:TLB_shootdowns 61.50 =C2=B1 60% +248.0% 214.00 =C2=B1 9% interrupts.CPU278.T= LB:TLB_shootdowns 163.25 =C2=B1 15% +188.1% 470.25 =C2=B1 18% interrupts.CPU279.R= ES:Rescheduling_interrupts 81.50 =C2=B1 10% +142.0% 197.25 =C2=B1 8% interrupts.CPU279.T= LB:TLB_shootdowns 372.75 =C2=B1 20% +139.3% 892.00 =C2=B1 59% interrupts.CPU28.RE= S:Rescheduling_interrupts 891.00 =C2=B1 4% -41.6% 520.50 =C2=B1 10% interrupts.CPU28.TL= B:TLB_shootdowns 75.75 =C2=B1 23% +223.8% 245.25 =C2=B1 12% interrupts.CPU280.T= LB:TLB_shootdowns 66.25 =C2=B1 39% +234.0% 221.25 =C2=B1 12% interrupts.CPU281.T= LB:TLB_shootdowns 239.25 =C2=B1 24% +90.9% 456.75 =C2=B1 15% interrupts.CPU282.R= ES:Rescheduling_interrupts 63.50 =C2=B1 36% +281.9% 242.50 =C2=B1 11% interrupts.CPU282.T= LB:TLB_shootdowns 75.50 =C2=B1 39% +215.2% 238.00 =C2=B1 10% interrupts.CPU283.T= LB:TLB_shootdowns 269.75 =C2=B1 41% +72.2% 464.50 =C2=B1 20% interrupts.CPU284.R= ES:Rescheduling_interrupts 66.25 =C2=B1 51% +251.7% 233.00 =C2=B1 22% interrupts.CPU284.T= LB:TLB_shootdowns 103.75 =C2=B1 33% +117.3% 225.50 =C2=B1 6% interrupts.CPU285.T= LB:TLB_shootdowns 274.75 =C2=B1 25% +42.6% 391.75 =C2=B1 9% interrupts.CPU286.R= ES:Rescheduling_interrupts 102.50 =C2=B1 22% +106.1% 211.25 =C2=B1 3% interrupts.CPU286.T= LB:TLB_shootdowns 1604 =C2=B1 9% -17.7% 1320 interrupts.CPU287.CAL:Fu= nction_call_interrupts 1860 =C2=B1 18% -26.0% 1376 =C2=B1 16% interrupts.CPU287.N= MI:Non-maskable_interrupts 1860 =C2=B1 18% -26.0% 1376 =C2=B1 16% interrupts.CPU287.P= MI:Performance_monitoring_interrupts 245.50 =C2=B1 19% +54.3% 378.75 =C2=B1 8% interrupts.CPU287.R= ES:Rescheduling_interrupts 685.00 =C2=B1 13% -35.5% 441.75 =C2=B1 4% interrupts.CPU29.TL= B:TLB_shootdowns 689.75 =C2=B1 18% -32.4% 466.00 =C2=B1 6% interrupts.CPU3.TLB= :TLB_shootdowns 399.75 =C2=B1 15% +149.8% 998.75 =C2=B1 69% interrupts.CPU30.RE= S:Rescheduling_interrupts 793.00 =C2=B1 16% -36.1% 506.75 =C2=B1 7% interrupts.CPU30.TL= B:TLB_shootdowns 3182 =C2=B1 24% -56.9% 1372 =C2=B1 6% interrupts.CPU31.NM= I:Non-maskable_interrupts 3182 =C2=B1 24% -56.9% 1372 =C2=B1 6% interrupts.CPU31.PM= I:Performance_monitoring_interrupts 283.00 =C2=B1 10% +134.5% 663.50 =C2=B1 31% interrupts.CPU31.RE= S:Rescheduling_interrupts 783.50 =C2=B1 20% -43.8% 440.25 =C2=B1 3% interrupts.CPU31.TL= B:TLB_shootdowns 905.25 =C2=B1 8% -39.7% 546.25 =C2=B1 19% interrupts.CPU32.TL= B:TLB_shootdowns 709.25 =C2=B1 4% -35.0% 461.00 =C2=B1 14% interrupts.CPU33.TL= B:TLB_shootdowns 474.50 =C2=B1 31% +92.7% 914.50 =C2=B1 50% interrupts.CPU34.RE= S:Rescheduling_interrupts 879.50 =C2=B1 11% -43.0% 501.50 =C2=B1 9% interrupts.CPU34.TL= B:TLB_shootdowns 750.00 =C2=B1 12% -42.5% 431.25 =C2=B1 10% interrupts.CPU35.TL= B:TLB_shootdowns 889.00 =C2=B1 5% -45.4% 485.25 =C2=B1 6% interrupts.CPU36.TL= B:TLB_shootdowns 415.25 =C2=B1 26% +34.3% 557.75 =C2=B1 9% interrupts.CPU37.RE= S:Rescheduling_interrupts 818.50 =C2=B1 14% -45.1% 449.25 =C2=B1 14% interrupts.CPU37.TL= B:TLB_shootdowns 453.50 =C2=B1 19% +23.7% 561.00 =C2=B1 11% interrupts.CPU38.RE= S:Rescheduling_interrupts 899.00 =C2=B1 5% -37.8% 558.75 =C2=B1 7% interrupts.CPU38.TL= B:TLB_shootdowns 752.25 =C2=B1 14% -41.3% 441.25 =C2=B1 11% interrupts.CPU39.TL= B:TLB_shootdowns 1502 =C2=B1 7% +48.7% 2234 =C2=B1 24% interrupts.CPU4.NMI= :Non-maskable_interrupts 1502 =C2=B1 7% +48.7% 2234 =C2=B1 24% interrupts.CPU4.PMI= :Performance_monitoring_interrupts 1012 =C2=B1 26% -47.3% 534.00 =C2=B1 6% interrupts.CPU4.TLB= :TLB_shootdowns 882.25 =C2=B1 14% -41.4% 517.00 =C2=B1 17% interrupts.CPU40.TL= B:TLB_shootdowns 762.50 =C2=B1 13% -35.8% 489.25 =C2=B1 4% interrupts.CPU41.TL= B:TLB_shootdowns 995.75 =C2=B1 12% -49.2% 506.00 =C2=B1 8% interrupts.CPU42.TL= B:TLB_shootdowns 652.50 =C2=B1 12% -35.4% 421.25 =C2=B1 11% interrupts.CPU43.TL= B:TLB_shootdowns 421.25 =C2=B1 18% +102.1% 851.25 =C2=B1 47% interrupts.CPU44.RE= S:Rescheduling_interrupts 819.00 =C2=B1 10% -39.3% 497.25 =C2=B1 7% interrupts.CPU44.TL= B:TLB_shootdowns 369.00 =C2=B1 21% +79.1% 660.75 =C2=B1 22% interrupts.CPU45.RE= S:Rescheduling_interrupts 801.00 =C2=B1 7% -41.6% 467.75 =C2=B1 8% interrupts.CPU45.TL= B:TLB_shootdowns 786.75 =C2=B1 15% -38.5% 483.75 =C2=B1 12% interrupts.CPU46.TL= B:TLB_shootdowns 716.75 =C2=B1 13% -35.4% 463.25 =C2=B1 11% interrupts.CPU47.TL= B:TLB_shootdowns 813.25 =C2=B1 9% -34.6% 531.75 =C2=B1 6% interrupts.CPU48.TL= B:TLB_shootdowns 658.50 =C2=B1 6% -26.2% 486.25 =C2=B1 6% interrupts.CPU49.TL= B:TLB_shootdowns 735.25 =C2=B1 20% -36.6% 466.00 =C2=B1 18% interrupts.CPU5.TLB= :TLB_shootdowns 852.50 =C2=B1 17% -43.0% 485.75 =C2=B1 9% interrupts.CPU50.TL= B:TLB_shootdowns 815.75 =C2=B1 8% -40.3% 487.25 =C2=B1 12% interrupts.CPU51.TL= B:TLB_shootdowns 899.50 =C2=B1 9% -42.5% 517.50 =C2=B1 10% interrupts.CPU52.TL= B:TLB_shootdowns 654.50 =C2=B1 9% -33.8% 433.00 =C2=B1 19% interrupts.CPU53.TL= B:TLB_shootdowns 920.00 =C2=B1 8% -40.9% 543.50 =C2=B1 6% interrupts.CPU54.TL= B:TLB_shootdowns 687.25 =C2=B1 19% -31.5% 470.75 =C2=B1 16% interrupts.CPU55.TL= B:TLB_shootdowns 2467 =C2=B1 22% -41.5% 1442 =C2=B1 13% interrupts.CPU56.NM= I:Non-maskable_interrupts 2467 =C2=B1 22% -41.5% 1442 =C2=B1 13% interrupts.CPU56.PM= I:Performance_monitoring_interrupts 342.00 =C2=B1 7% +106.1% 705.00 =C2=B1 30% interrupts.CPU56.RE= S:Rescheduling_interrupts 884.75 =C2=B1 19% -45.2% 485.25 =C2=B1 8% interrupts.CPU56.TL= B:TLB_shootdowns 772.00 =C2=B1 11% -43.0% 440.00 =C2=B1 11% interrupts.CPU57.TL= B:TLB_shootdowns 942.50 =C2=B1 11% -46.3% 506.00 =C2=B1 10% interrupts.CPU58.TL= B:TLB_shootdowns 754.25 =C2=B1 5% -38.0% 467.50 interrupts.CPU59.TLB:TLB= _shootdowns 393.75 =C2=B1 9% +311.4% 1619 =C2=B1109% interrupts.CPU6.RES= :Rescheduling_interrupts 860.25 =C2=B1 12% -46.6% 459.00 =C2=B1 7% interrupts.CPU6.TLB= :TLB_shootdowns 894.50 =C2=B1 16% -43.4% 506.00 =C2=B1 13% interrupts.CPU60.TL= B:TLB_shootdowns 1684 =C2=B1 32% +78.1% 2999 =C2=B1 14% interrupts.CPU61.NM= I:Non-maskable_interrupts 1684 =C2=B1 32% +78.1% 2999 =C2=B1 14% interrupts.CPU61.PM= I:Performance_monitoring_interrupts 693.50 =C2=B1 17% -34.9% 451.75 =C2=B1 9% interrupts.CPU61.TL= B:TLB_shootdowns 936.25 =C2=B1 16% -49.3% 474.75 =C2=B1 8% interrupts.CPU62.TL= B:TLB_shootdowns 421.25 =C2=B1 44% +112.9% 897.00 =C2=B1 11% interrupts.CPU63.RE= S:Rescheduling_interrupts 731.25 =C2=B1 8% -41.1% 431.00 =C2=B1 7% interrupts.CPU63.TL= B:TLB_shootdowns 883.00 =C2=B1 15% -43.7% 496.75 =C2=B1 7% interrupts.CPU64.TL= B:TLB_shootdowns 736.00 =C2=B1 11% -36.8% 465.50 =C2=B1 5% interrupts.CPU65.TL= B:TLB_shootdowns 880.00 =C2=B1 7% -42.6% 505.25 =C2=B1 8% interrupts.CPU66.TL= B:TLB_shootdowns 943.50 =C2=B1 11% -40.5% 561.75 =C2=B1 10% interrupts.CPU68.TL= B:TLB_shootdowns 393.25 =C2=B1 36% +100.5% 788.50 =C2=B1 26% interrupts.CPU69.RE= S:Rescheduling_interrupts 790.25 =C2=B1 9% -38.3% 487.50 =C2=B1 8% interrupts.CPU69.TL= B:TLB_shootdowns 415.50 =C2=B1 24% +407.0% 2106 =C2=B1123% interrupts.CPU7.RES= :Rescheduling_interrupts 679.00 =C2=B1 14% -36.8% 429.25 interrupts.CPU7.TLB:TLB_= shootdowns 350.25 =C2=B1 13% +92.1% 672.75 =C2=B1 12% interrupts.CPU70.RE= S:Rescheduling_interrupts 778.75 =C2=B1 3% -41.8% 453.50 =C2=B1 11% interrupts.CPU70.TL= B:TLB_shootdowns 673.50 =C2=B1 8% -39.8% 405.75 =C2=B1 11% interrupts.CPU71.TL= B:TLB_shootdowns 460.75 =C2=B1 74% +95.7% 901.75 =C2=B1 43% interrupts.CPU74.RE= S:Rescheduling_interrupts 160.75 =C2=B1 33% +82.1% 292.75 =C2=B1 15% interrupts.CPU76.TL= B:TLB_shootdowns 198.00 =C2=B1 22% +45.8% 288.75 =C2=B1 9% interrupts.CPU77.TL= B:TLB_shootdowns 2305 =C2=B1 26% -35.5% 1486 =C2=B1 12% interrupts.CPU79.NM= I:Non-maskable_interrupts 2305 =C2=B1 26% -35.5% 1486 =C2=B1 12% interrupts.CPU79.PM= I:Performance_monitoring_interrupts 155.25 =C2=B1 31% +72.9% 268.50 =C2=B1 8% interrupts.CPU79.TL= B:TLB_shootdowns 887.25 =C2=B1 17% -45.4% 484.50 =C2=B1 10% interrupts.CPU8.TLB= :TLB_shootdowns 192.00 =C2=B1 18% +32.9% 255.25 =C2=B1 12% interrupts.CPU80.TL= B:TLB_shootdowns 158.75 =C2=B1 30% +95.1% 309.75 =C2=B1 12% interrupts.CPU82.TL= B:TLB_shootdowns 265.75 =C2=B1 35% +120.8% 586.75 =C2=B1 30% interrupts.CPU84.RE= S:Rescheduling_interrupts 146.75 =C2=B1 29% +80.2% 264.50 =C2=B1 20% interrupts.CPU84.TL= B:TLB_shootdowns 186.00 =C2=B1 31% +56.0% 290.25 =C2=B1 9% interrupts.CPU86.TL= B:TLB_shootdowns 169.25 =C2=B1 15% +66.5% 281.75 =C2=B1 2% interrupts.CPU88.TL= B:TLB_shootdowns 879.75 =C2=B1 10% -47.5% 462.00 =C2=B1 4% interrupts.CPU9.TLB= :TLB_shootdowns 161.00 =C2=B1 20% +75.8% 283.00 =C2=B1 5% interrupts.CPU90.TL= B:TLB_shootdowns 194.75 =C2=B1 12% +50.3% 292.75 =C2=B1 11% interrupts.CPU91.TL= B:TLB_shootdowns 2722 =C2=B1 34% -37.8% 1692 =C2=B1 6% interrupts.CPU92.NM= I:Non-maskable_interrupts 2722 =C2=B1 34% -37.8% 1692 =C2=B1 6% interrupts.CPU92.PM= I:Performance_monitoring_interrupts 190.75 =C2=B1 14% +36.3% 260.00 =C2=B1 22% interrupts.CPU92.TL= B:TLB_shootdowns 188.00 =C2=B1 15% +57.0% 295.25 =C2=B1 10% interrupts.CPU94.TL= B:TLB_shootdowns 200.25 =C2=B1 11% +59.6% 319.50 =C2=B1 16% interrupts.CPU95.TL= B:TLB_shootdowns 316.25 =C2=B1 55% +105.1% 648.50 =C2=B1 19% interrupts.CPU96.RE= S:Rescheduling_interrupts 143.75 =C2=B1 42% +91.0% 274.50 =C2=B1 8% interrupts.CPU96.TL= B:TLB_shootdowns 2409 =C2=B1 41% -34.2% 1586 =C2=B1 46% interrupts.CPU97.NM= I:Non-maskable_interrupts 2409 =C2=B1 41% -34.2% 1586 =C2=B1 46% interrupts.CPU97.PM= I:Performance_monitoring_interrupts 186.00 =C2=B1 33% +56.0% 290.25 =C2=B1 16% interrupts.CPU98.TL= B:TLB_shootdowns = = vm-scalability.time.user_time = = = = 16000 +------------------------------------------------------------------= -+ = | + = | = 15000 |-+ :+ + + + = | = 14000 |-+ .++. +. + + +.+ :+ .++ ++. +.++ + + :+ + = +| = |+.+++ ++ + + + ++.+++ +.+++.++.+ ++ + +.+ + :+= | = 13000 |-+ + = | = | = | = 12000 |-+ = | = | = | = 11000 |-+ = | = 10000 |-+ = | = | OO O O = | = 9000 |-+ OO O OO O OO O = | = |O OOO O O OO = | = 8000 +------------------------------------------------------------------= -+ = = = = = = vm-scalability.time.voluntary_context_switches = = = = 1e+06 +-----------------------------------------------------------------= -+ = | O O = | = 900000 |O+OOO OO O OOO OOO O O OO = | = 800000 |-+ = | = | = | = 700000 |-+ = | = 600000 |-+ = | = | = | = 500000 |-+ = | = 400000 |-+ = | = | = | = 300000 |-+ = | = 200000 |-+ = | = |+.+++.+++.+ + +.+++.++.+++.+++.+++.+++. .+ +. = | = 100000 +-----------------------------------------------------------------= -+ = = = = = = vm-scalability.throughput = = = = 1.6e+07 +----------------------------------------------------------------= -+ = | = | = 1.5e+07 |-+ + + + = | = 1.4e+07 |+. + + +. + + +. + + = | = | +++ +.+ +.+++ .++ +++ +.++ +++ +.+ +. = | = 1.3e+07 |-+ + +.+++ +++.++ +++.+++.= +| = 1.2e+07 |-+ = | = | = | = 1.1e+07 |-+ = | = 1e+07 |-+ = | = | = | = 9e+06 |-+ O O O O = | = 8e+06 |-+ O OO O OO O OO OO O = | = |O O O O O = | = 7e+06 +----------------------------------------------------------------= -+ = = = = = = vm-scalability.median = = = = 44000 +------------------------------------------------------------------= -+ = 42000 |-+ + + + = | = | : : : : :: = | = 40000 |+. : +. + ++.+ .++. : + .+++. : +. + = | = 38000 |-++++ + +.+ ++.+++ +++ + ++.+ + +. .+++. +. ++.= | = | +++ + + = +| = 36000 |-+ = | = 34000 |-+ = | = 32000 |-+ = | = | = | = 30000 |-+ = | = 28000 |-+ O O O = | = | O O O O = | = 26000 |O+OOO O O OO OOO O O O = | = 24000 +------------------------------------------------------------------= -+ = = = = = [*] bisect-good sample [O] bisect-bad sample Disclaimer: Results have been estimated based on internal Intel analysis and are provid= ed for informational purposes only. Any difference in system hardware or softw= are design or configuration may affect actual performance. Thanks, Rong Chen --===============0928540541104583573== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="config-5.6.0-05750-gc0d0381ade798" IwojIEF1dG9tYXRpY2FsbHkgZ2VuZXJhdGVkIGZpbGU7IERPIE5PVCBFRElULgojIExpbnV4L3g4 Nl82NCA1LjYuMCBLZXJuZWwgQ29uZmlndXJhdGlvbgojCgojCiMgQ29tcGlsZXI6IGdjYy03IChV YnVudHUgNy41LjAtNnVidW50dTIpIDcuNS4wCiMKQ09ORklHX0NDX0lTX0dDQz15CkNPTkZJR19H Q0NfVkVSU0lPTj03MDUwMApDT05GSUdfQ0xBTkdfVkVSU0lPTj0wCkNPTkZJR19DQ19DQU5fTElO Sz15CkNPTkZJR19DQ19IQVNfQVNNX0dPVE89eQpDT05GSUdfQ0NfSEFTX0FTTV9JTkxJTkU9eQpD T05GSUdfQ0NfSEFTX1dBUk5fTUFZQkVfVU5JTklUSUFMSVpFRD15CkNPTkZJR19JUlFfV09SSz15 CkNPTkZJR19CVUlMRFRJTUVfVEFCTEVfU09SVD15CkNPTkZJR19USFJFQURfSU5GT19JTl9UQVNL PXkKCiMKIyBHZW5lcmFsIHNldHVwCiMKQ09ORklHX0lOSVRfRU5WX0FSR19MSU1JVD0zMgojIENP TkZJR19DT01QSUxFX1RFU1QgaXMgbm90IHNldApDT05GSUdfTE9DQUxWRVJTSU9OPSIiCkNPTkZJ R19MT0NBTFZFUlNJT05fQVVUTz15CkNPTkZJR19CVUlMRF9TQUxUPSIiCkNPTkZJR19IQVZFX0tF Uk5FTF9HWklQPXkKQ09ORklHX0hBVkVfS0VSTkVMX0JaSVAyPXkKQ09ORklHX0hBVkVfS0VSTkVM X0xaTUE9eQpDT05GSUdfSEFWRV9LRVJORUxfWFo9eQpDT05GSUdfSEFWRV9LRVJORUxfTFpPPXkK Q09ORklHX0hBVkVfS0VSTkVMX0xaND15CkNPTkZJR19LRVJORUxfR1pJUD15CiMgQ09ORklHX0tF Uk5FTF9CWklQMiBpcyBub3Qgc2V0CiMgQ09ORklHX0tFUk5FTF9MWk1BIGlzIG5vdCBzZXQKIyBD T05GSUdfS0VSTkVMX1haIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VSTkVMX0xaTyBpcyBub3Qgc2V0 CiMgQ09ORklHX0tFUk5FTF9MWjQgaXMgbm90IHNldApDT05GSUdfREVGQVVMVF9IT1NUTkFNRT0i KG5vbmUpIgpDT05GSUdfU1dBUD15CkNPTkZJR19TWVNWSVBDPXkKQ09ORklHX1NZU1ZJUENfU1lT Q1RMPXkKQ09ORklHX1BPU0lYX01RVUVVRT15CkNPTkZJR19QT1NJWF9NUVVFVUVfU1lTQ1RMPXkK Q09ORklHX0NST1NTX01FTU9SWV9BVFRBQ0g9eQpDT05GSUdfVVNFTElCPXkKQ09ORklHX0FVRElU PXkKQ09ORklHX0hBVkVfQVJDSF9BVURJVFNZU0NBTEw9eQpDT05GSUdfQVVESVRTWVNDQUxMPXkK CiMKIyBJUlEgc3Vic3lzdGVtCiMKQ09ORklHX0dFTkVSSUNfSVJRX1BST0JFPXkKQ09ORklHX0dF TkVSSUNfSVJRX1NIT1c9eQpDT05GSUdfR0VORVJJQ19JUlFfRUZGRUNUSVZFX0FGRl9NQVNLPXkK Q09ORklHX0dFTkVSSUNfUEVORElOR19JUlE9eQpDT05GSUdfR0VORVJJQ19JUlFfTUlHUkFUSU9O PXkKQ09ORklHX0dFTkVSSUNfSVJRX0lOSkVDVElPTj15CkNPTkZJR19IQVJESVJRU19TV19SRVNF TkQ9eQpDT05GSUdfSVJRX0RPTUFJTj15CkNPTkZJR19JUlFfU0lNPXkKQ09ORklHX0lSUV9ET01B SU5fSElFUkFSQ0hZPXkKQ09ORklHX0dFTkVSSUNfTVNJX0lSUT15CkNPTkZJR19HRU5FUklDX01T SV9JUlFfRE9NQUlOPXkKQ09ORklHX0lSUV9NU0lfSU9NTVU9eQpDT05GSUdfR0VORVJJQ19JUlFf TUFUUklYX0FMTE9DQVRPUj15CkNPTkZJR19HRU5FUklDX0lSUV9SRVNFUlZBVElPTl9NT0RFPXkK Q09ORklHX0lSUV9GT1JDRURfVEhSRUFESU5HPXkKQ09ORklHX1NQQVJTRV9JUlE9eQojIENPTkZJ R19HRU5FUklDX0lSUV9ERUJVR0ZTIGlzIG5vdCBzZXQKIyBlbmQgb2YgSVJRIHN1YnN5c3RlbQoK Q09ORklHX0NMT0NLU09VUkNFX1dBVENIRE9HPXkKQ09ORklHX0FSQ0hfQ0xPQ0tTT1VSQ0VfSU5J VD15CkNPTkZJR19DTE9DS1NPVVJDRV9WQUxJREFURV9MQVNUX0NZQ0xFPXkKQ09ORklHX0dFTkVS SUNfVElNRV9WU1lTQ0FMTD15CkNPTkZJR19HRU5FUklDX0NMT0NLRVZFTlRTPXkKQ09ORklHX0dF TkVSSUNfQ0xPQ0tFVkVOVFNfQlJPQURDQVNUPXkKQ09ORklHX0dFTkVSSUNfQ0xPQ0tFVkVOVFNf TUlOX0FESlVTVD15CkNPTkZJR19HRU5FUklDX0NNT1NfVVBEQVRFPXkKCiMKIyBUaW1lcnMgc3Vi c3lzdGVtCiMKQ09ORklHX1RJQ0tfT05FU0hPVD15CkNPTkZJR19OT19IWl9DT01NT049eQojIENP TkZJR19IWl9QRVJJT0RJQyBpcyBub3Qgc2V0CiMgQ09ORklHX05PX0haX0lETEUgaXMgbm90IHNl dApDT05GSUdfTk9fSFpfRlVMTD15CkNPTkZJR19DT05URVhUX1RSQUNLSU5HPXkKIyBDT05GSUdf Q09OVEVYVF9UUkFDS0lOR19GT1JDRSBpcyBub3Qgc2V0CkNPTkZJR19OT19IWj15CkNPTkZJR19I SUdIX1JFU19USU1FUlM9eQojIGVuZCBvZiBUaW1lcnMgc3Vic3lzdGVtCgojIENPTkZJR19QUkVF TVBUX05PTkUgaXMgbm90IHNldApDT05GSUdfUFJFRU1QVF9WT0xVTlRBUlk9eQojIENPTkZJR19Q UkVFTVBUIGlzIG5vdCBzZXQKQ09ORklHX1BSRUVNUFRfQ09VTlQ9eQoKIwojIENQVS9UYXNrIHRp bWUgYW5kIHN0YXRzIGFjY291bnRpbmcKIwpDT05GSUdfVklSVF9DUFVfQUNDT1VOVElORz15CkNP TkZJR19WSVJUX0NQVV9BQ0NPVU5USU5HX0dFTj15CiMgQ09ORklHX0lSUV9USU1FX0FDQ09VTlRJ TkcgaXMgbm90IHNldApDT05GSUdfSEFWRV9TQ0hFRF9BVkdfSVJRPXkKIyBDT05GSUdfU0NIRURf VEhFUk1BTF9QUkVTU1VSRSBpcyBub3Qgc2V0CkNPTkZJR19CU0RfUFJPQ0VTU19BQ0NUPXkKQ09O RklHX0JTRF9QUk9DRVNTX0FDQ1RfVjM9eQpDT05GSUdfVEFTS1NUQVRTPXkKQ09ORklHX1RBU0tf REVMQVlfQUNDVD15CkNPTkZJR19UQVNLX1hBQ0NUPXkKQ09ORklHX1RBU0tfSU9fQUNDT1VOVElO Rz15CiMgQ09ORklHX1BTSSBpcyBub3Qgc2V0CiMgZW5kIG9mIENQVS9UYXNrIHRpbWUgYW5kIHN0 YXRzIGFjY291bnRpbmcKCkNPTkZJR19DUFVfSVNPTEFUSU9OPXkKCiMKIyBSQ1UgU3Vic3lzdGVt CiMKQ09ORklHX1RSRUVfUkNVPXkKIyBDT05GSUdfUkNVX0VYUEVSVCBpcyBub3Qgc2V0CkNPTkZJ R19TUkNVPXkKQ09ORklHX1RSRUVfU1JDVT15CkNPTkZJR19UQVNLU19SQ1U9eQpDT05GSUdfUkNV X1NUQUxMX0NPTU1PTj15CkNPTkZJR19SQ1VfTkVFRF9TRUdDQkxJU1Q9eQpDT05GSUdfUkNVX05P Q0JfQ1BVPXkKIyBlbmQgb2YgUkNVIFN1YnN5c3RlbQoKQ09ORklHX0JVSUxEX0JJTjJDPXkKQ09O RklHX0lLQ09ORklHPXkKQ09ORklHX0lLQ09ORklHX1BST0M9eQojIENPTkZJR19JS0hFQURFUlMg aXMgbm90IHNldApDT05GSUdfTE9HX0JVRl9TSElGVD0yMApDT05GSUdfTE9HX0NQVV9NQVhfQlVG X1NISUZUPTEyCkNPTkZJR19QUklOVEtfU0FGRV9MT0dfQlVGX1NISUZUPTEzCkNPTkZJR19IQVZF X1VOU1RBQkxFX1NDSEVEX0NMT0NLPXkKCiMKIyBTY2hlZHVsZXIgZmVhdHVyZXMKIwojIGVuZCBv ZiBTY2hlZHVsZXIgZmVhdHVyZXMKCkNPTkZJR19BUkNIX1NVUFBPUlRTX05VTUFfQkFMQU5DSU5H PXkKQ09ORklHX0FSQ0hfV0FOVF9CQVRDSEVEX1VOTUFQX1RMQl9GTFVTSD15CkNPTkZJR19DQ19I QVNfSU5UMTI4PXkKQ09ORklHX0FSQ0hfU1VQUE9SVFNfSU5UMTI4PXkKQ09ORklHX05VTUFfQkFM QU5DSU5HPXkKQ09ORklHX05VTUFfQkFMQU5DSU5HX0RFRkFVTFRfRU5BQkxFRD15CkNPTkZJR19D R1JPVVBTPXkKQ09ORklHX1BBR0VfQ09VTlRFUj15CkNPTkZJR19NRU1DRz15CkNPTkZJR19NRU1D R19TV0FQPXkKQ09ORklHX01FTUNHX1NXQVBfRU5BQkxFRD15CkNPTkZJR19NRU1DR19LTUVNPXkK Q09ORklHX0JMS19DR1JPVVA9eQpDT05GSUdfQ0dST1VQX1dSSVRFQkFDSz15CkNPTkZJR19DR1JP VVBfU0NIRUQ9eQpDT05GSUdfRkFJUl9HUk9VUF9TQ0hFRD15CkNPTkZJR19DRlNfQkFORFdJRFRI PXkKQ09ORklHX1JUX0dST1VQX1NDSEVEPXkKQ09ORklHX0NHUk9VUF9QSURTPXkKQ09ORklHX0NH Uk9VUF9SRE1BPXkKQ09ORklHX0NHUk9VUF9GUkVFWkVSPXkKQ09ORklHX0NHUk9VUF9IVUdFVExC PXkKQ09ORklHX0NQVVNFVFM9eQpDT05GSUdfUFJPQ19QSURfQ1BVU0VUPXkKQ09ORklHX0NHUk9V UF9ERVZJQ0U9eQpDT05GSUdfQ0dST1VQX0NQVUFDQ1Q9eQpDT05GSUdfQ0dST1VQX1BFUkY9eQpD T05GSUdfQ0dST1VQX0JQRj15CiMgQ09ORklHX0NHUk9VUF9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJ R19TT0NLX0NHUk9VUF9EQVRBPXkKQ09ORklHX05BTUVTUEFDRVM9eQpDT05GSUdfVVRTX05TPXkK Q09ORklHX1RJTUVfTlM9eQpDT05GSUdfSVBDX05TPXkKQ09ORklHX1VTRVJfTlM9eQpDT05GSUdf UElEX05TPXkKQ09ORklHX05FVF9OUz15CkNPTkZJR19DSEVDS1BPSU5UX1JFU1RPUkU9eQpDT05G SUdfU0NIRURfQVVUT0dST1VQPXkKIyBDT05GSUdfU1lTRlNfREVQUkVDQVRFRCBpcyBub3Qgc2V0 CkNPTkZJR19SRUxBWT15CkNPTkZJR19CTEtfREVWX0lOSVRSRD15CkNPTkZJR19JTklUUkFNRlNf U09VUkNFPSIiCkNPTkZJR19SRF9HWklQPXkKQ09ORklHX1JEX0JaSVAyPXkKQ09ORklHX1JEX0xa TUE9eQpDT05GSUdfUkRfWFo9eQpDT05GSUdfUkRfTFpPPXkKQ09ORklHX1JEX0xaND15CiMgQ09O RklHX0JPT1RfQ09ORklHIGlzIG5vdCBzZXQKQ09ORklHX0NDX09QVElNSVpFX0ZPUl9QRVJGT1JN QU5DRT15CiMgQ09ORklHX0NDX09QVElNSVpFX0ZPUl9TSVpFIGlzIG5vdCBzZXQKQ09ORklHX1NZ U0NUTD15CkNPTkZJR19IQVZFX1VJRDE2PXkKQ09ORklHX1NZU0NUTF9FWENFUFRJT05fVFJBQ0U9 eQpDT05GSUdfSEFWRV9QQ1NQS1JfUExBVEZPUk09eQpDT05GSUdfQlBGPXkKQ09ORklHX0VYUEVS VD15CkNPTkZJR19VSUQxNj15CkNPTkZJR19NVUxUSVVTRVI9eQpDT05GSUdfU0dFVE1BU0tfU1lT Q0FMTD15CkNPTkZJR19TWVNGU19TWVNDQUxMPXkKQ09ORklHX0ZIQU5ETEU9eQpDT05GSUdfUE9T SVhfVElNRVJTPXkKQ09ORklHX1BSSU5USz15CkNPTkZJR19QUklOVEtfTk1JPXkKQ09ORklHX0JV Rz15CkNPTkZJR19FTEZfQ09SRT15CkNPTkZJR19QQ1NQS1JfUExBVEZPUk09eQpDT05GSUdfQkFT RV9GVUxMPXkKQ09ORklHX0ZVVEVYPXkKQ09ORklHX0ZVVEVYX1BJPXkKQ09ORklHX0VQT0xMPXkK Q09ORklHX1NJR05BTEZEPXkKQ09ORklHX1RJTUVSRkQ9eQpDT05GSUdfRVZFTlRGRD15CkNPTkZJ R19TSE1FTT15CkNPTkZJR19BSU89eQpDT05GSUdfSU9fVVJJTkc9eQpDT05GSUdfQURWSVNFX1NZ U0NBTExTPXkKQ09ORklHX01FTUJBUlJJRVI9eQpDT05GSUdfS0FMTFNZTVM9eQpDT05GSUdfS0FM TFNZTVNfQUxMPXkKQ09ORklHX0tBTExTWU1TX0FCU09MVVRFX1BFUkNQVT15CkNPTkZJR19LQUxM U1lNU19CQVNFX1JFTEFUSVZFPXkKIyBDT05GSUdfQlBGX0xTTSBpcyBub3Qgc2V0CkNPTkZJR19C UEZfU1lTQ0FMTD15CkNPTkZJR19BUkNIX1dBTlRfREVGQVVMVF9CUEZfSklUPXkKQ09ORklHX0JQ Rl9KSVRfQUxXQVlTX09OPXkKQ09ORklHX0JQRl9KSVRfREVGQVVMVF9PTj15CkNPTkZJR19VU0VS RkFVTFRGRD15CkNPTkZJR19BUkNIX0hBU19NRU1CQVJSSUVSX1NZTkNfQ09SRT15CkNPTkZJR19S U0VRPXkKIyBDT05GSUdfREVCVUdfUlNFUSBpcyBub3Qgc2V0CkNPTkZJR19FTUJFRERFRD15CkNP TkZJR19IQVZFX1BFUkZfRVZFTlRTPXkKIyBDT05GSUdfUEMxMDQgaXMgbm90IHNldAoKIwojIEtl cm5lbCBQZXJmb3JtYW5jZSBFdmVudHMgQW5kIENvdW50ZXJzCiMKQ09ORklHX1BFUkZfRVZFTlRT PXkKIyBDT05GSUdfREVCVUdfUEVSRl9VU0VfVk1BTExPQyBpcyBub3Qgc2V0CiMgZW5kIG9mIEtl cm5lbCBQZXJmb3JtYW5jZSBFdmVudHMgQW5kIENvdW50ZXJzCgpDT05GSUdfVk1fRVZFTlRfQ09V TlRFUlM9eQpDT05GSUdfU0xVQl9ERUJVRz15CiMgQ09ORklHX1NMVUJfTUVNQ0dfU1lTRlNfT04g aXMgbm90IHNldAojIENPTkZJR19DT01QQVRfQlJLIGlzIG5vdCBzZXQKIyBDT05GSUdfU0xBQiBp cyBub3Qgc2V0CkNPTkZJR19TTFVCPXkKIyBDT05GSUdfU0xPQiBpcyBub3Qgc2V0CkNPTkZJR19T TEFCX01FUkdFX0RFRkFVTFQ9eQojIENPTkZJR19TTEFCX0ZSRUVMSVNUX1JBTkRPTSBpcyBub3Qg c2V0CiMgQ09ORklHX1NMQUJfRlJFRUxJU1RfSEFSREVORUQgaXMgbm90IHNldAojIENPTkZJR19T SFVGRkxFX1BBR0VfQUxMT0NBVE9SIGlzIG5vdCBzZXQKQ09ORklHX1NMVUJfQ1BVX1BBUlRJQUw9 eQpDT05GSUdfU1lTVEVNX0RBVEFfVkVSSUZJQ0FUSU9OPXkKQ09ORklHX1BST0ZJTElORz15CkNP TkZJR19UUkFDRVBPSU5UUz15CiMgZW5kIG9mIEdlbmVyYWwgc2V0dXAKCkNPTkZJR182NEJJVD15 CkNPTkZJR19YODZfNjQ9eQpDT05GSUdfWDg2PXkKQ09ORklHX0lOU1RSVUNUSU9OX0RFQ09ERVI9 eQpDT05GSUdfT1VUUFVUX0ZPUk1BVD0iZWxmNjQteDg2LTY0IgpDT05GSUdfTE9DS0RFUF9TVVBQ T1JUPXkKQ09ORklHX1NUQUNLVFJBQ0VfU1VQUE9SVD15CkNPTkZJR19NTVU9eQpDT05GSUdfQVJD SF9NTUFQX1JORF9CSVRTX01JTj0yOApDT05GSUdfQVJDSF9NTUFQX1JORF9CSVRTX01BWD0zMgpD T05GSUdfQVJDSF9NTUFQX1JORF9DT01QQVRfQklUU19NSU49OApDT05GSUdfQVJDSF9NTUFQX1JO RF9DT01QQVRfQklUU19NQVg9MTYKQ09ORklHX0dFTkVSSUNfSVNBX0RNQT15CkNPTkZJR19HRU5F UklDX0JVRz15CkNPTkZJR19HRU5FUklDX0JVR19SRUxBVElWRV9QT0lOVEVSUz15CkNPTkZJR19B UkNIX01BWV9IQVZFX1BDX0ZEQz15CkNPTkZJR19HRU5FUklDX0NBTElCUkFURV9ERUxBWT15CkNP TkZJR19BUkNIX0hBU19DUFVfUkVMQVg9eQpDT05GSUdfQVJDSF9IQVNfQ0FDSEVfTElORV9TSVpF PXkKQ09ORklHX0FSQ0hfSEFTX0ZJTFRFUl9QR1BST1Q9eQpDT05GSUdfSEFWRV9TRVRVUF9QRVJf Q1BVX0FSRUE9eQpDT05GSUdfTkVFRF9QRVJfQ1BVX0VNQkVEX0ZJUlNUX0NIVU5LPXkKQ09ORklH X05FRURfUEVSX0NQVV9QQUdFX0ZJUlNUX0NIVU5LPXkKQ09ORklHX0FSQ0hfSElCRVJOQVRJT05f UE9TU0lCTEU9eQpDT05GSUdfQVJDSF9TVVNQRU5EX1BPU1NJQkxFPXkKQ09ORklHX0FSQ0hfV0FO VF9HRU5FUkFMX0hVR0VUTEI9eQpDT05GSUdfWk9ORV9ETUEzMj15CkNPTkZJR19BVURJVF9BUkNI PXkKQ09ORklHX0FSQ0hfU1VQUE9SVFNfREVCVUdfUEFHRUFMTE9DPXkKQ09ORklHX0hBVkVfSU5U RUxfVFhUPXkKQ09ORklHX1g4Nl82NF9TTVA9eQpDT05GSUdfQVJDSF9TVVBQT1JUU19VUFJPQkVT PXkKQ09ORklHX0ZJWF9FQVJMWUNPTl9NRU09eQpDT05GSUdfRFlOQU1JQ19QSFlTSUNBTF9NQVNL PXkKQ09ORklHX1BHVEFCTEVfTEVWRUxTPTUKQ09ORklHX0NDX0hBU19TQU5FX1NUQUNLUFJPVEVD VE9SPXkKCiMKIyBQcm9jZXNzb3IgdHlwZSBhbmQgZmVhdHVyZXMKIwpDT05GSUdfWk9ORV9ETUE9 eQpDT05GSUdfU01QPXkKQ09ORklHX1g4Nl9GRUFUVVJFX05BTUVTPXkKQ09ORklHX1g4Nl9YMkFQ SUM9eQpDT05GSUdfWDg2X01QUEFSU0U9eQojIENPTkZJR19HT0xERklTSCBpcyBub3Qgc2V0CkNP TkZJR19SRVRQT0xJTkU9eQpDT05GSUdfWDg2X0NQVV9SRVNDVFJMPXkKQ09ORklHX1g4Nl9FWFRF TkRFRF9QTEFURk9STT15CiMgQ09ORklHX1g4Nl9OVU1BQ0hJUCBpcyBub3Qgc2V0CiMgQ09ORklH X1g4Nl9WU01QIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9VVj15CiMgQ09ORklHX1g4Nl9HT0xERklT SCBpcyBub3Qgc2V0CiMgQ09ORklHX1g4Nl9JTlRFTF9NSUQgaXMgbm90IHNldApDT05GSUdfWDg2 X0lOVEVMX0xQU1M9eQpDT05GSUdfWDg2X0FNRF9QTEFURk9STV9ERVZJQ0U9eQpDT05GSUdfSU9T Rl9NQkk9eQojIENPTkZJR19JT1NGX01CSV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19YODZfU1VQ UE9SVFNfTUVNT1JZX0ZBSUxVUkU9eQojIENPTkZJR19TQ0hFRF9PTUlUX0ZSQU1FX1BPSU5URVIg aXMgbm90IHNldApDT05GSUdfSFlQRVJWSVNPUl9HVUVTVD15CkNPTkZJR19QQVJBVklSVD15CkNP TkZJR19QQVJBVklSVF9YWEw9eQojIENPTkZJR19QQVJBVklSVF9ERUJVRyBpcyBub3Qgc2V0CkNP TkZJR19QQVJBVklSVF9TUElOTE9DS1M9eQpDT05GSUdfWDg2X0hWX0NBTExCQUNLX1ZFQ1RPUj15 CkNPTkZJR19YRU49eQpDT05GSUdfWEVOX1BWPXkKQ09ORklHX1hFTl9QVl9TTVA9eQojIENPTkZJ R19YRU5fRE9NMCBpcyBub3Qgc2V0CkNPTkZJR19YRU5fUFZIVk09eQpDT05GSUdfWEVOX1BWSFZN X1NNUD15CkNPTkZJR19YRU5fNTEyR0I9eQpDT05GSUdfWEVOX1NBVkVfUkVTVE9SRT15CiMgQ09O RklHX1hFTl9ERUJVR19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9QVkggaXMgbm90IHNldApD T05GSUdfS1ZNX0dVRVNUPXkKQ09ORklHX0FSQ0hfQ1BVSURMRV9IQUxUUE9MTD15CiMgQ09ORklH X1BWSCBpcyBub3Qgc2V0CiMgQ09ORklHX0tWTV9ERUJVR19GUyBpcyBub3Qgc2V0CkNPTkZJR19Q QVJBVklSVF9USU1FX0FDQ09VTlRJTkc9eQpDT05GSUdfUEFSQVZJUlRfQ0xPQ0s9eQojIENPTkZJ R19KQUlMSE9VU0VfR1VFU1QgaXMgbm90IHNldAojIENPTkZJR19BQ1JOX0dVRVNUIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUs4IGlzIG5vdCBzZXQKIyBDT05GSUdfTVBTQyBpcyBub3Qgc2V0CiMgQ09O RklHX01DT1JFMiBpcyBub3Qgc2V0CiMgQ09ORklHX01BVE9NIGlzIG5vdCBzZXQKQ09ORklHX0dF TkVSSUNfQ1BVPXkKQ09ORklHX1g4Nl9JTlRFUk5PREVfQ0FDSEVfU0hJRlQ9NgpDT05GSUdfWDg2 X0wxX0NBQ0hFX1NISUZUPTYKQ09ORklHX1g4Nl9UU0M9eQpDT05GSUdfWDg2X0NNUFhDSEc2ND15 CkNPTkZJR19YODZfQ01PVj15CkNPTkZJR19YODZfTUlOSU1VTV9DUFVfRkFNSUxZPTY0CkNPTkZJ R19YODZfREVCVUdDVExNU1I9eQpDT05GSUdfSUEzMl9GRUFUX0NUTD15CkNPTkZJR19YODZfVk1Y X0ZFQVRVUkVfTkFNRVM9eQojIENPTkZJR19QUk9DRVNTT1JfU0VMRUNUIGlzIG5vdCBzZXQKQ09O RklHX0NQVV9TVVBfSU5URUw9eQpDT05GSUdfQ1BVX1NVUF9BTUQ9eQpDT05GSUdfQ1BVX1NVUF9I WUdPTj15CkNPTkZJR19DUFVfU1VQX0NFTlRBVVI9eQpDT05GSUdfQ1BVX1NVUF9aSEFPWElOPXkK Q09ORklHX0hQRVRfVElNRVI9eQpDT05GSUdfSFBFVF9FTVVMQVRFX1JUQz15CkNPTkZJR19ETUk9 eQpDT05GSUdfR0FSVF9JT01NVT15CkNPTkZJR19NQVhTTVA9eQpDT05GSUdfTlJfQ1BVU19SQU5H RV9CRUdJTj04MTkyCkNPTkZJR19OUl9DUFVTX1JBTkdFX0VORD04MTkyCkNPTkZJR19OUl9DUFVT X0RFRkFVTFQ9ODE5MgpDT05GSUdfTlJfQ1BVUz04MTkyCkNPTkZJR19TQ0hFRF9TTVQ9eQpDT05G SUdfU0NIRURfTUM9eQpDT05GSUdfU0NIRURfTUNfUFJJTz15CkNPTkZJR19YODZfTE9DQUxfQVBJ Qz15CkNPTkZJR19YODZfSU9fQVBJQz15CkNPTkZJR19YODZfUkVST1VURV9GT1JfQlJPS0VOX0JP T1RfSVJRUz15CkNPTkZJR19YODZfTUNFPXkKQ09ORklHX1g4Nl9NQ0VMT0dfTEVHQUNZPXkKQ09O RklHX1g4Nl9NQ0VfSU5URUw9eQpDT05GSUdfWDg2X01DRV9BTUQ9eQpDT05GSUdfWDg2X01DRV9U SFJFU0hPTEQ9eQpDT05GSUdfWDg2X01DRV9JTkpFQ1Q9bQpDT05GSUdfWDg2X1RIRVJNQUxfVkVD VE9SPXkKCiMKIyBQZXJmb3JtYW5jZSBtb25pdG9yaW5nCiMKQ09ORklHX1BFUkZfRVZFTlRTX0lO VEVMX1VOQ09SRT15CkNPTkZJR19QRVJGX0VWRU5UU19JTlRFTF9SQVBMPXkKQ09ORklHX1BFUkZf RVZFTlRTX0lOVEVMX0NTVEFURT15CiMgQ09ORklHX1BFUkZfRVZFTlRTX0FNRF9QT1dFUiBpcyBu b3Qgc2V0CiMgZW5kIG9mIFBlcmZvcm1hbmNlIG1vbml0b3JpbmcKCkNPTkZJR19YODZfMTZCSVQ9 eQpDT05GSUdfWDg2X0VTUEZJWDY0PXkKQ09ORklHX1g4Nl9WU1lTQ0FMTF9FTVVMQVRJT049eQpD T05GSUdfWDg2X0lPUExfSU9QRVJNPXkKQ09ORklHX0k4Sz1tCkNPTkZJR19NSUNST0NPREU9eQpD T05GSUdfTUlDUk9DT0RFX0lOVEVMPXkKQ09ORklHX01JQ1JPQ09ERV9BTUQ9eQpDT05GSUdfTUlD Uk9DT0RFX09MRF9JTlRFUkZBQ0U9eQpDT05GSUdfWDg2X01TUj15CkNPTkZJR19YODZfQ1BVSUQ9 eQpDT05GSUdfWDg2XzVMRVZFTD15CkNPTkZJR19YODZfRElSRUNUX0dCUEFHRVM9eQojIENPTkZJ R19YODZfQ1BBX1NUQVRJU1RJQ1MgaXMgbm90IHNldApDT05GSUdfQU1EX01FTV9FTkNSWVBUPXkK IyBDT05GSUdfQU1EX01FTV9FTkNSWVBUX0FDVElWRV9CWV9ERUZBVUxUIGlzIG5vdCBzZXQKQ09O RklHX05VTUE9eQpDT05GSUdfQU1EX05VTUE9eQpDT05GSUdfWDg2XzY0X0FDUElfTlVNQT15CkNP TkZJR19OT0RFU19TUEFOX09USEVSX05PREVTPXkKQ09ORklHX05VTUFfRU1VPXkKQ09ORklHX05P REVTX1NISUZUPTEwCkNPTkZJR19BUkNIX1NQQVJTRU1FTV9FTkFCTEU9eQpDT05GSUdfQVJDSF9T UEFSU0VNRU1fREVGQVVMVD15CkNPTkZJR19BUkNIX1NFTEVDVF9NRU1PUllfTU9ERUw9eQpDT05G SUdfQVJDSF9NRU1PUllfUFJPQkU9eQpDT05GSUdfQVJDSF9QUk9DX0tDT1JFX1RFWFQ9eQpDT05G SUdfSUxMRUdBTF9QT0lOVEVSX1ZBTFVFPTB4ZGVhZDAwMDAwMDAwMDAwMApDT05GSUdfWDg2X1BN RU1fTEVHQUNZX0RFVklDRT15CkNPTkZJR19YODZfUE1FTV9MRUdBQ1k9bQpDT05GSUdfWDg2X0NI RUNLX0JJT1NfQ09SUlVQVElPTj15CiMgQ09ORklHX1g4Nl9CT09UUEFSQU1fTUVNT1JZX0NPUlJV UFRJT05fQ0hFQ0sgaXMgbm90IHNldApDT05GSUdfWDg2X1JFU0VSVkVfTE9XPTY0CkNPTkZJR19N VFJSPXkKQ09ORklHX01UUlJfU0FOSVRJWkVSPXkKQ09ORklHX01UUlJfU0FOSVRJWkVSX0VOQUJM RV9ERUZBVUxUPTEKQ09ORklHX01UUlJfU0FOSVRJWkVSX1NQQVJFX1JFR19OUl9ERUZBVUxUPTEK Q09ORklHX1g4Nl9QQVQ9eQpDT05GSUdfQVJDSF9VU0VTX1BHX1VOQ0FDSEVEPXkKQ09ORklHX0FS Q0hfUkFORE9NPXkKQ09ORklHX1g4Nl9TTUFQPXkKQ09ORklHX1g4Nl9VTUlQPXkKQ09ORklHX1g4 Nl9JTlRFTF9NRU1PUllfUFJPVEVDVElPTl9LRVlTPXkKQ09ORklHX1g4Nl9JTlRFTF9UU1hfTU9E RV9PRkY9eQojIENPTkZJR19YODZfSU5URUxfVFNYX01PREVfT04gaXMgbm90IHNldAojIENPTkZJ R19YODZfSU5URUxfVFNYX01PREVfQVVUTyBpcyBub3Qgc2V0CkNPTkZJR19FRkk9eQpDT05GSUdf RUZJX1NUVUI9eQpDT05GSUdfRUZJX01JWEVEPXkKQ09ORklHX1NFQ0NPTVA9eQojIENPTkZJR19I Wl8xMDAgaXMgbm90IHNldAojIENPTkZJR19IWl8yNTAgaXMgbm90IHNldAojIENPTkZJR19IWl8z MDAgaXMgbm90IHNldApDT05GSUdfSFpfMTAwMD15CkNPTkZJR19IWj0xMDAwCkNPTkZJR19TQ0hF RF9IUlRJQ0s9eQpDT05GSUdfS0VYRUM9eQpDT05GSUdfS0VYRUNfRklMRT15CkNPTkZJR19BUkNI X0hBU19LRVhFQ19QVVJHQVRPUlk9eQojIENPTkZJR19LRVhFQ19TSUcgaXMgbm90IHNldApDT05G SUdfQ1JBU0hfRFVNUD15CkNPTkZJR19LRVhFQ19KVU1QPXkKQ09ORklHX1BIWVNJQ0FMX1NUQVJU PTB4MTAwMDAwMApDT05GSUdfUkVMT0NBVEFCTEU9eQpDT05GSUdfUkFORE9NSVpFX0JBU0U9eQpD T05GSUdfWDg2X05FRURfUkVMT0NTPXkKQ09ORklHX1BIWVNJQ0FMX0FMSUdOPTB4MjAwMDAwCkNP TkZJR19EWU5BTUlDX01FTU9SWV9MQVlPVVQ9eQpDT05GSUdfUkFORE9NSVpFX01FTU9SWT15CkNP TkZJR19SQU5ET01JWkVfTUVNT1JZX1BIWVNJQ0FMX1BBRERJTkc9MHhhCkNPTkZJR19IT1RQTFVH X0NQVT15CkNPTkZJR19CT09UUEFSQU1fSE9UUExVR19DUFUwPXkKIyBDT05GSUdfREVCVUdfSE9U UExVR19DUFUwIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NUEFUX1ZEU08gaXMgbm90IHNldApDT05G SUdfTEVHQUNZX1ZTWVNDQUxMX0VNVUxBVEU9eQojIENPTkZJR19MRUdBQ1lfVlNZU0NBTExfWE9O TFkgaXMgbm90IHNldAojIENPTkZJR19MRUdBQ1lfVlNZU0NBTExfTk9ORSBpcyBub3Qgc2V0CiMg Q09ORklHX0NNRExJTkVfQk9PTCBpcyBub3Qgc2V0CkNPTkZJR19NT0RJRllfTERUX1NZU0NBTEw9 eQpDT05GSUdfSEFWRV9MSVZFUEFUQ0g9eQpDT05GSUdfTElWRVBBVENIPXkKIyBlbmQgb2YgUHJv Y2Vzc29yIHR5cGUgYW5kIGZlYXR1cmVzCgpDT05GSUdfQVJDSF9IQVNfQUREX1BBR0VTPXkKQ09O RklHX0FSQ0hfRU5BQkxFX01FTU9SWV9IT1RQTFVHPXkKQ09ORklHX0FSQ0hfRU5BQkxFX01FTU9S WV9IT1RSRU1PVkU9eQpDT05GSUdfVVNFX1BFUkNQVV9OVU1BX05PREVfSUQ9eQpDT05GSUdfQVJD SF9FTkFCTEVfU1BMSVRfUE1EX1BUTE9DSz15CkNPTkZJR19BUkNIX0VOQUJMRV9IVUdFUEFHRV9N SUdSQVRJT049eQpDT05GSUdfQVJDSF9FTkFCTEVfVEhQX01JR1JBVElPTj15CgojCiMgUG93ZXIg bWFuYWdlbWVudCBhbmQgQUNQSSBvcHRpb25zCiMKQ09ORklHX0FSQ0hfSElCRVJOQVRJT05fSEVB REVSPXkKQ09ORklHX1NVU1BFTkQ9eQpDT05GSUdfU1VTUEVORF9GUkVFWkVSPXkKIyBDT05GSUdf U1VTUEVORF9TS0lQX1NZTkMgaXMgbm90IHNldApDT05GSUdfSElCRVJOQVRFX0NBTExCQUNLUz15 CkNPTkZJR19ISUJFUk5BVElPTj15CkNPTkZJR19QTV9TVERfUEFSVElUSU9OPSIiCkNPTkZJR19Q TV9TTEVFUD15CkNPTkZJR19QTV9TTEVFUF9TTVA9eQojIENPTkZJR19QTV9BVVRPU0xFRVAgaXMg bm90IHNldAojIENPTkZJR19QTV9XQUtFTE9DS1MgaXMgbm90IHNldApDT05GSUdfUE09eQpDT05G SUdfUE1fREVCVUc9eQpDT05GSUdfUE1fQURWQU5DRURfREVCVUc9eQojIENPTkZJR19QTV9URVNU X1NVU1BFTkQgaXMgbm90IHNldApDT05GSUdfUE1fU0xFRVBfREVCVUc9eQojIENPTkZJR19EUE1f V0FUQ0hET0cgaXMgbm90IHNldApDT05GSUdfUE1fVFJBQ0U9eQpDT05GSUdfUE1fVFJBQ0VfUlRD PXkKQ09ORklHX1BNX0NMSz15CiMgQ09ORklHX1dRX1BPV0VSX0VGRklDSUVOVF9ERUZBVUxUIGlz IG5vdCBzZXQKIyBDT05GSUdfRU5FUkdZX01PREVMIGlzIG5vdCBzZXQKQ09ORklHX0FSQ0hfU1VQ UE9SVFNfQUNQST15CkNPTkZJR19BQ1BJPXkKQ09ORklHX0FDUElfTEVHQUNZX1RBQkxFU19MT09L VVA9eQpDT05GSUdfQVJDSF9NSUdIVF9IQVZFX0FDUElfUERDPXkKQ09ORklHX0FDUElfU1lTVEVN X1BPV0VSX1NUQVRFU19TVVBQT1JUPXkKIyBDT05GSUdfQUNQSV9ERUJVR0dFUiBpcyBub3Qgc2V0 CkNPTkZJR19BQ1BJX1NQQ1JfVEFCTEU9eQpDT05GSUdfQUNQSV9MUElUPXkKQ09ORklHX0FDUElf U0xFRVA9eQojIENPTkZJR19BQ1BJX1BST0NGU19QT1dFUiBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJ X1JFVl9PVkVSUklERV9QT1NTSUJMRT15CkNPTkZJR19BQ1BJX0VDX0RFQlVHRlM9bQpDT05GSUdf QUNQSV9BQz15CkNPTkZJR19BQ1BJX0JBVFRFUlk9eQpDT05GSUdfQUNQSV9CVVRUT049eQpDT05G SUdfQUNQSV9WSURFTz1tCkNPTkZJR19BQ1BJX0ZBTj15CiMgQ09ORklHX0FDUElfVEFEIGlzIG5v dCBzZXQKQ09ORklHX0FDUElfRE9DSz15CkNPTkZJR19BQ1BJX0NQVV9GUkVRX1BTUz15CkNPTkZJ R19BQ1BJX1BST0NFU1NPUl9DU1RBVEU9eQpDT05GSUdfQUNQSV9QUk9DRVNTT1JfSURMRT15CkNP TkZJR19BQ1BJX0NQUENfTElCPXkKQ09ORklHX0FDUElfUFJPQ0VTU09SPXkKQ09ORklHX0FDUElf SVBNST1tCkNPTkZJR19BQ1BJX0hPVFBMVUdfQ1BVPXkKQ09ORklHX0FDUElfUFJPQ0VTU09SX0FH R1JFR0FUT1I9bQpDT05GSUdfQUNQSV9USEVSTUFMPXkKQ09ORklHX0FSQ0hfSEFTX0FDUElfVEFC TEVfVVBHUkFERT15CkNPTkZJR19BQ1BJX1RBQkxFX1VQR1JBREU9eQojIENPTkZJR19BQ1BJX0RF QlVHIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfUENJX1NMT1Q9eQpDT05GSUdfQUNQSV9DT05UQUlO RVI9eQpDT05GSUdfQUNQSV9IT1RQTFVHX01FTU9SWT15CkNPTkZJR19BQ1BJX0hPVFBMVUdfSU9B UElDPXkKQ09ORklHX0FDUElfU0JTPW0KQ09ORklHX0FDUElfSEVEPXkKQ09ORklHX0FDUElfQ1VT VE9NX01FVEhPRD1tCkNPTkZJR19BQ1BJX0JHUlQ9eQojIENPTkZJR19BQ1BJX1JFRFVDRURfSEFS RFdBUkVfT05MWSBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJX05GSVQ9bQojIENPTkZJR19ORklUX1NF Q1VSSVRZX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfTlVNQT15CiMgQ09ORklHX0FDUElf SE1BVCBpcyBub3Qgc2V0CkNPTkZJR19IQVZFX0FDUElfQVBFST15CkNPTkZJR19IQVZFX0FDUElf QVBFSV9OTUk9eQpDT05GSUdfQUNQSV9BUEVJPXkKQ09ORklHX0FDUElfQVBFSV9HSEVTPXkKQ09O RklHX0FDUElfQVBFSV9QQ0lFQUVSPXkKQ09ORklHX0FDUElfQVBFSV9NRU1PUllfRkFJTFVSRT15 CkNPTkZJR19BQ1BJX0FQRUlfRUlOSj1tCkNPTkZJR19BQ1BJX0FQRUlfRVJTVF9ERUJVRz15CiMg Q09ORklHX0RQVEZfUE9XRVIgaXMgbm90IHNldApDT05GSUdfQUNQSV9XQVRDSERPRz15CkNPTkZJ R19BQ1BJX0VYVExPRz1tCkNPTkZJR19BQ1BJX0FEWEw9eQojIENPTkZJR19QTUlDX09QUkVHSU9O IGlzIG5vdCBzZXQKIyBDT05GSUdfQUNQSV9DT05GSUdGUyBpcyBub3Qgc2V0CkNPTkZJR19YODZf UE1fVElNRVI9eQpDT05GSUdfU0ZJPXkKCiMKIyBDUFUgRnJlcXVlbmN5IHNjYWxpbmcKIwpDT05G SUdfQ1BVX0ZSRVE9eQpDT05GSUdfQ1BVX0ZSRVFfR09WX0FUVFJfU0VUPXkKQ09ORklHX0NQVV9G UkVRX0dPVl9DT01NT049eQojIENPTkZJR19DUFVfRlJFUV9TVEFUIGlzIG5vdCBzZXQKIyBDT05G SUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfUEVSRk9STUFOQ0UgaXMgbm90IHNldAojIENPTkZJR19D UFVfRlJFUV9ERUZBVUxUX0dPVl9QT1dFUlNBVkUgaXMgbm90IHNldAojIENPTkZJR19DUFVfRlJF UV9ERUZBVUxUX0dPVl9VU0VSU1BBQ0UgaXMgbm90IHNldApDT05GSUdfQ1BVX0ZSRVFfREVGQVVM VF9HT1ZfT05ERU1BTkQ9eQojIENPTkZJR19DUFVfRlJFUV9ERUZBVUxUX0dPVl9DT05TRVJWQVRJ VkUgaXMgbm90IHNldAojIENPTkZJR19DUFVfRlJFUV9ERUZBVUxUX0dPVl9TQ0hFRFVUSUwgaXMg bm90IHNldApDT05GSUdfQ1BVX0ZSRVFfR09WX1BFUkZPUk1BTkNFPXkKQ09ORklHX0NQVV9GUkVR X0dPVl9QT1dFUlNBVkU9eQpDT05GSUdfQ1BVX0ZSRVFfR09WX1VTRVJTUEFDRT15CkNPTkZJR19D UFVfRlJFUV9HT1ZfT05ERU1BTkQ9eQpDT05GSUdfQ1BVX0ZSRVFfR09WX0NPTlNFUlZBVElWRT15 CiMgQ09ORklHX0NQVV9GUkVRX0dPVl9TQ0hFRFVUSUwgaXMgbm90IHNldAoKIwojIENQVSBmcmVx dWVuY3kgc2NhbGluZyBkcml2ZXJzCiMKQ09ORklHX1g4Nl9JTlRFTF9QU1RBVEU9eQpDT05GSUdf WDg2X1BDQ19DUFVGUkVRPW0KQ09ORklHX1g4Nl9BQ1BJX0NQVUZSRVE9bQpDT05GSUdfWDg2X0FD UElfQ1BVRlJFUV9DUEI9eQpDT05GSUdfWDg2X1BPV0VSTk9XX0s4PW0KQ09ORklHX1g4Nl9BTURf RlJFUV9TRU5TSVRJVklUWT1tCiMgQ09ORklHX1g4Nl9TUEVFRFNURVBfQ0VOVFJJTk8gaXMgbm90 IHNldApDT05GSUdfWDg2X1A0X0NMT0NLTU9EPW0KCiMKIyBzaGFyZWQgb3B0aW9ucwojCkNPTkZJ R19YODZfU1BFRURTVEVQX0xJQj1tCiMgZW5kIG9mIENQVSBGcmVxdWVuY3kgc2NhbGluZwoKIwoj IENQVSBJZGxlCiMKQ09ORklHX0NQVV9JRExFPXkKIyBDT05GSUdfQ1BVX0lETEVfR09WX0xBRERF UiBpcyBub3Qgc2V0CkNPTkZJR19DUFVfSURMRV9HT1ZfTUVOVT15CiMgQ09ORklHX0NQVV9JRExF X0dPVl9URU8gaXMgbm90IHNldAojIENPTkZJR19DUFVfSURMRV9HT1ZfSEFMVFBPTEwgaXMgbm90 IHNldApDT05GSUdfSEFMVFBPTExfQ1BVSURMRT15CiMgZW5kIG9mIENQVSBJZGxlCgpDT05GSUdf SU5URUxfSURMRT15CiMgZW5kIG9mIFBvd2VyIG1hbmFnZW1lbnQgYW5kIEFDUEkgb3B0aW9ucwoK IwojIEJ1cyBvcHRpb25zIChQQ0kgZXRjLikKIwpDT05GSUdfUENJX0RJUkVDVD15CkNPTkZJR19Q Q0lfTU1DT05GSUc9eQpDT05GSUdfUENJX1hFTj15CkNPTkZJR19NTUNPTkZfRkFNMTBIPXkKIyBD T05GSUdfUENJX0NOQjIwTEVfUVVJUksgaXMgbm90IHNldAojIENPTkZJR19JU0FfQlVTIGlzIG5v dCBzZXQKQ09ORklHX0lTQV9ETUFfQVBJPXkKQ09ORklHX0FNRF9OQj15CiMgQ09ORklHX1g4Nl9T WVNGQiBpcyBub3Qgc2V0CiMgZW5kIG9mIEJ1cyBvcHRpb25zIChQQ0kgZXRjLikKCiMKIyBCaW5h cnkgRW11bGF0aW9ucwojCkNPTkZJR19JQTMyX0VNVUxBVElPTj15CiMgQ09ORklHX1g4Nl9YMzIg aXMgbm90IHNldApDT05GSUdfQ09NUEFUXzMyPXkKQ09ORklHX0NPTVBBVD15CkNPTkZJR19DT01Q QVRfRk9SX1U2NF9BTElHTk1FTlQ9eQpDT05GSUdfU1lTVklQQ19DT01QQVQ9eQojIGVuZCBvZiBC aW5hcnkgRW11bGF0aW9ucwoKIwojIEZpcm13YXJlIERyaXZlcnMKIwpDT05GSUdfRUREPW0KIyBD T05GSUdfRUREX09GRiBpcyBub3Qgc2V0CkNPTkZJR19GSVJNV0FSRV9NRU1NQVA9eQpDT05GSUdf RE1JSUQ9eQpDT05GSUdfRE1JX1NZU0ZTPXkKQ09ORklHX0RNSV9TQ0FOX01BQ0hJTkVfTk9OX0VG SV9GQUxMQkFDSz15CkNPTkZJR19JU0NTSV9JQkZUX0ZJTkQ9eQpDT05GSUdfSVNDU0lfSUJGVD1t CkNPTkZJR19GV19DRkdfU1lTRlM9eQojIENPTkZJR19GV19DRkdfU1lTRlNfQ01ETElORSBpcyBu b3Qgc2V0CiMgQ09ORklHX0dPT0dMRV9GSVJNV0FSRSBpcyBub3Qgc2V0CgojCiMgRUZJIChFeHRl bnNpYmxlIEZpcm13YXJlIEludGVyZmFjZSkgU3VwcG9ydAojCkNPTkZJR19FRklfVkFSUz15CkNP TkZJR19FRklfRVNSVD15CkNPTkZJR19FRklfVkFSU19QU1RPUkU9eQpDT05GSUdfRUZJX1ZBUlNf UFNUT1JFX0RFRkFVTFRfRElTQUJMRT15CkNPTkZJR19FRklfUlVOVElNRV9NQVA9eQojIENPTkZJ R19FRklfRkFLRV9NRU1NQVAgaXMgbm90IHNldApDT05GSUdfRUZJX1JVTlRJTUVfV1JBUFBFUlM9 eQojIENPTkZJR19FRklfQk9PVExPQURFUl9DT05UUk9MIGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJ X0NBUFNVTEVfTE9BREVSIGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJX1RFU1QgaXMgbm90IHNldApD T05GSUdfQVBQTEVfUFJPUEVSVElFUz15CiMgQ09ORklHX1JFU0VUX0FUVEFDS19NSVRJR0FUSU9O IGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJX1JDSTJfVEFCTEUgaXMgbm90IHNldAojIENPTkZJR19F RklfRElTQUJMRV9QQ0lfRE1BIGlzIG5vdCBzZXQKIyBlbmQgb2YgRUZJIChFeHRlbnNpYmxlIEZp cm13YXJlIEludGVyZmFjZSkgU3VwcG9ydAoKQ09ORklHX1VFRklfQ1BFUj15CkNPTkZJR19VRUZJ X0NQRVJfWDg2PXkKQ09ORklHX0VGSV9ERVZfUEFUSF9QQVJTRVI9eQpDT05GSUdfRUZJX0VBUkxZ Q09OPXkKCiMKIyBUZWdyYSBmaXJtd2FyZSBkcml2ZXIKIwojIGVuZCBvZiBUZWdyYSBmaXJtd2Fy ZSBkcml2ZXIKIyBlbmQgb2YgRmlybXdhcmUgRHJpdmVycwoKQ09ORklHX0hBVkVfS1ZNPXkKQ09O RklHX0hBVkVfS1ZNX0lSUUNISVA9eQpDT05GSUdfSEFWRV9LVk1fSVJRRkQ9eQpDT05GSUdfSEFW RV9LVk1fSVJRX1JPVVRJTkc9eQpDT05GSUdfSEFWRV9LVk1fRVZFTlRGRD15CkNPTkZJR19LVk1f TU1JTz15CkNPTkZJR19LVk1fQVNZTkNfUEY9eQpDT05GSUdfSEFWRV9LVk1fTVNJPXkKQ09ORklH X0hBVkVfS1ZNX0NQVV9SRUxBWF9JTlRFUkNFUFQ9eQpDT05GSUdfS1ZNX1ZGSU89eQpDT05GSUdf S1ZNX0dFTkVSSUNfRElSVFlMT0dfUkVBRF9QUk9URUNUPXkKQ09ORklHX0tWTV9DT01QQVQ9eQpD T05GSUdfSEFWRV9LVk1fSVJRX0JZUEFTUz15CkNPTkZJR19IQVZFX0tWTV9OT19QT0xMPXkKQ09O RklHX1ZJUlRVQUxJWkFUSU9OPXkKQ09ORklHX0tWTT1tCkNPTkZJR19LVk1fV0VSUk9SPXkKQ09O RklHX0tWTV9JTlRFTD1tCkNPTkZJR19LVk1fQU1EPW0KQ09ORklHX0tWTV9BTURfU0VWPXkKQ09O RklHX0tWTV9NTVVfQVVESVQ9eQpDT05GSUdfVkhPU1RfTkVUPW0KIyBDT05GSUdfVkhPU1RfU0NT SSBpcyBub3Qgc2V0CkNPTkZJR19WSE9TVF9WU09DSz1tCkNPTkZJR19WSE9TVD1tCiMgQ09ORklH X1ZIT1NUX0NST1NTX0VORElBTl9MRUdBQ1kgaXMgbm90IHNldAoKIwojIEdlbmVyYWwgYXJjaGl0 ZWN0dXJlLWRlcGVuZGVudCBvcHRpb25zCiMKQ09ORklHX0NSQVNIX0NPUkU9eQpDT05GSUdfS0VY RUNfQ09SRT15CkNPTkZJR19IT1RQTFVHX1NNVD15CkNPTkZJR19PUFJPRklMRT1tCkNPTkZJR19P UFJPRklMRV9FVkVOVF9NVUxUSVBMRVg9eQpDT05GSUdfSEFWRV9PUFJPRklMRT15CkNPTkZJR19P UFJPRklMRV9OTUlfVElNRVI9eQpDT05GSUdfS1BST0JFUz15CkNPTkZJR19KVU1QX0xBQkVMPXkK IyBDT05GSUdfU1RBVElDX0tFWVNfU0VMRlRFU1QgaXMgbm90IHNldApDT05GSUdfT1BUUFJPQkVT PXkKQ09ORklHX0tQUk9CRVNfT05fRlRSQUNFPXkKQ09ORklHX1VQUk9CRVM9eQpDT05GSUdfSEFW RV9FRkZJQ0lFTlRfVU5BTElHTkVEX0FDQ0VTUz15CkNPTkZJR19BUkNIX1VTRV9CVUlMVElOX0JT V0FQPXkKQ09ORklHX0tSRVRQUk9CRVM9eQpDT05GSUdfVVNFUl9SRVRVUk5fTk9USUZJRVI9eQpD T05GSUdfSEFWRV9JT1JFTUFQX1BST1Q9eQpDT05GSUdfSEFWRV9LUFJPQkVTPXkKQ09ORklHX0hB VkVfS1JFVFBST0JFUz15CkNPTkZJR19IQVZFX09QVFBST0JFUz15CkNPTkZJR19IQVZFX0tQUk9C RVNfT05fRlRSQUNFPXkKQ09ORklHX0hBVkVfRlVOQ1RJT05fRVJST1JfSU5KRUNUSU9OPXkKQ09O RklHX0hBVkVfTk1JPXkKQ09ORklHX0hBVkVfQVJDSF9UUkFDRUhPT0s9eQpDT05GSUdfSEFWRV9E TUFfQ09OVElHVU9VUz15CkNPTkZJR19HRU5FUklDX1NNUF9JRExFX1RIUkVBRD15CkNPTkZJR19B UkNIX0hBU19GT1JUSUZZX1NPVVJDRT15CkNPTkZJR19BUkNIX0hBU19TRVRfTUVNT1JZPXkKQ09O RklHX0FSQ0hfSEFTX1NFVF9ESVJFQ1RfTUFQPXkKQ09ORklHX0hBVkVfQVJDSF9USFJFQURfU1RS VUNUX1dISVRFTElTVD15CkNPTkZJR19BUkNIX1dBTlRTX0RZTkFNSUNfVEFTS19TVFJVQ1Q9eQpD T05GSUdfSEFWRV9BU01fTU9EVkVSU0lPTlM9eQpDT05GSUdfSEFWRV9SRUdTX0FORF9TVEFDS19B Q0NFU1NfQVBJPXkKQ09ORklHX0hBVkVfUlNFUT15CkNPTkZJR19IQVZFX0ZVTkNUSU9OX0FSR19B Q0NFU1NfQVBJPXkKQ09ORklHX0hBVkVfQ0xLPXkKQ09ORklHX0hBVkVfSFdfQlJFQUtQT0lOVD15 CkNPTkZJR19IQVZFX01JWEVEX0JSRUFLUE9JTlRTX1JFR1M9eQpDT05GSUdfSEFWRV9VU0VSX1JF VFVSTl9OT1RJRklFUj15CkNPTkZJR19IQVZFX1BFUkZfRVZFTlRTX05NST15CkNPTkZJR19IQVZF X0hBUkRMT0NLVVBfREVURUNUT1JfUEVSRj15CkNPTkZJR19IQVZFX1BFUkZfUkVHUz15CkNPTkZJ R19IQVZFX1BFUkZfVVNFUl9TVEFDS19EVU1QPXkKQ09ORklHX0hBVkVfQVJDSF9KVU1QX0xBQkVM PXkKQ09ORklHX0hBVkVfQVJDSF9KVU1QX0xBQkVMX1JFTEFUSVZFPXkKQ09ORklHX01NVV9HQVRI RVJfVEFCTEVfRlJFRT15CkNPTkZJR19NTVVfR0FUSEVSX1JDVV9UQUJMRV9GUkVFPXkKQ09ORklH X0FSQ0hfSEFWRV9OTUlfU0FGRV9DTVBYQ0hHPXkKQ09ORklHX0hBVkVfQUxJR05FRF9TVFJVQ1Rf UEFHRT15CkNPTkZJR19IQVZFX0NNUFhDSEdfTE9DQUw9eQpDT05GSUdfSEFWRV9DTVBYQ0hHX0RP VUJMRT15CkNPTkZJR19BUkNIX1dBTlRfQ09NUEFUX0lQQ19QQVJTRV9WRVJTSU9OPXkKQ09ORklH X0FSQ0hfV0FOVF9PTERfQ09NUEFUX0lQQz15CkNPTkZJR19IQVZFX0FSQ0hfU0VDQ09NUF9GSUxU RVI9eQpDT05GSUdfU0VDQ09NUF9GSUxURVI9eQpDT05GSUdfSEFWRV9BUkNIX1NUQUNLTEVBSz15 CkNPTkZJR19IQVZFX1NUQUNLUFJPVEVDVE9SPXkKQ09ORklHX0NDX0hBU19TVEFDS1BST1RFQ1RP Ul9OT05FPXkKQ09ORklHX1NUQUNLUFJPVEVDVE9SPXkKQ09ORklHX1NUQUNLUFJPVEVDVE9SX1NU Uk9ORz15CkNPTkZJR19IQVZFX0FSQ0hfV0lUSElOX1NUQUNLX0ZSQU1FUz15CkNPTkZJR19IQVZF X0NPTlRFWFRfVFJBQ0tJTkc9eQpDT05GSUdfSEFWRV9WSVJUX0NQVV9BQ0NPVU5USU5HX0dFTj15 CkNPTkZJR19IQVZFX0lSUV9USU1FX0FDQ09VTlRJTkc9eQpDT05GSUdfSEFWRV9NT1ZFX1BNRD15 CkNPTkZJR19IQVZFX0FSQ0hfVFJBTlNQQVJFTlRfSFVHRVBBR0U9eQpDT05GSUdfSEFWRV9BUkNI X1RSQU5TUEFSRU5UX0hVR0VQQUdFX1BVRD15CkNPTkZJR19IQVZFX0FSQ0hfSFVHRV9WTUFQPXkK Q09ORklHX0FSQ0hfV0FOVF9IVUdFX1BNRF9TSEFSRT15CkNPTkZJR19IQVZFX0FSQ0hfU09GVF9E SVJUWT15CkNPTkZJR19IQVZFX01PRF9BUkNIX1NQRUNJRklDPXkKQ09ORklHX01PRFVMRVNfVVNF X0VMRl9SRUxBPXkKQ09ORklHX0hBVkVfSVJRX0VYSVRfT05fSVJRX1NUQUNLPXkKQ09ORklHX0FS Q0hfSEFTX0VMRl9SQU5ET01JWkU9eQpDT05GSUdfSEFWRV9BUkNIX01NQVBfUk5EX0JJVFM9eQpD T05GSUdfSEFWRV9FWElUX1RIUkVBRD15CkNPTkZJR19BUkNIX01NQVBfUk5EX0JJVFM9MjgKQ09O RklHX0hBVkVfQVJDSF9NTUFQX1JORF9DT01QQVRfQklUUz15CkNPTkZJR19BUkNIX01NQVBfUk5E X0NPTVBBVF9CSVRTPTgKQ09ORklHX0hBVkVfQVJDSF9DT01QQVRfTU1BUF9CQVNFUz15CkNPTkZJ R19IQVZFX0NPUFlfVEhSRUFEX1RMUz15CkNPTkZJR19IQVZFX1NUQUNLX1ZBTElEQVRJT049eQpD T05GSUdfSEFWRV9SRUxJQUJMRV9TVEFDS1RSQUNFPXkKQ09ORklHX09MRF9TSUdTVVNQRU5EMz15 CkNPTkZJR19DT01QQVRfT0xEX1NJR0FDVElPTj15CkNPTkZJR19DT01QQVRfMzJCSVRfVElNRT15 CkNPTkZJR19IQVZFX0FSQ0hfVk1BUF9TVEFDSz15CkNPTkZJR19WTUFQX1NUQUNLPXkKQ09ORklH X0FSQ0hfSEFTX1NUUklDVF9LRVJORUxfUldYPXkKQ09ORklHX1NUUklDVF9LRVJORUxfUldYPXkK Q09ORklHX0FSQ0hfSEFTX1NUUklDVF9NT0RVTEVfUldYPXkKQ09ORklHX1NUUklDVF9NT0RVTEVf UldYPXkKQ09ORklHX0hBVkVfQVJDSF9QUkVMMzJfUkVMT0NBVElPTlM9eQpDT05GSUdfQVJDSF9V U0VfTUVNUkVNQVBfUFJPVD15CiMgQ09ORklHX0xPQ0tfRVZFTlRfQ09VTlRTIGlzIG5vdCBzZXQK Q09ORklHX0FSQ0hfSEFTX01FTV9FTkNSWVBUPXkKCiMKIyBHQ09WLWJhc2VkIGtlcm5lbCBwcm9m aWxpbmcKIwojIENPTkZJR19HQ09WX0tFUk5FTCBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX0hBU19H Q09WX1BST0ZJTEVfQUxMPXkKIyBlbmQgb2YgR0NPVi1iYXNlZCBrZXJuZWwgcHJvZmlsaW5nCgpD T05GSUdfUExVR0lOX0hPU1RDQz0iZysrIgpDT05GSUdfSEFWRV9HQ0NfUExVR0lOUz15CkNPTkZJ R19HQ0NfUExVR0lOUz15CiMgQ09ORklHX0dDQ19QTFVHSU5fQ1lDX0NPTVBMRVhJVFkgaXMgbm90 IHNldAojIENPTkZJR19HQ0NfUExVR0lOX0xBVEVOVF9FTlRST1BZIGlzIG5vdCBzZXQKIyBDT05G SUdfR0NDX1BMVUdJTl9SQU5EU1RSVUNUIGlzIG5vdCBzZXQKIyBlbmQgb2YgR2VuZXJhbCBhcmNo aXRlY3R1cmUtZGVwZW5kZW50IG9wdGlvbnMKCkNPTkZJR19SVF9NVVRFWEVTPXkKQ09ORklHX0JB U0VfU01BTEw9MApDT05GSUdfTU9EVUxFX1NJR19GT1JNQVQ9eQpDT05GSUdfTU9EVUxFUz15CkNP TkZJR19NT0RVTEVfRk9SQ0VfTE9BRD15CkNPTkZJR19NT0RVTEVfVU5MT0FEPXkKIyBDT05GSUdf TU9EVUxFX0ZPUkNFX1VOTE9BRCBpcyBub3Qgc2V0CiMgQ09ORklHX01PRFZFUlNJT05TIGlzIG5v dCBzZXQKIyBDT05GSUdfTU9EVUxFX1NSQ1ZFUlNJT05fQUxMIGlzIG5vdCBzZXQKQ09ORklHX01P RFVMRV9TSUc9eQojIENPTkZJR19NT0RVTEVfU0lHX0ZPUkNFIGlzIG5vdCBzZXQKQ09ORklHX01P RFVMRV9TSUdfQUxMPXkKIyBDT05GSUdfTU9EVUxFX1NJR19TSEExIGlzIG5vdCBzZXQKIyBDT05G SUdfTU9EVUxFX1NJR19TSEEyMjQgaXMgbm90IHNldApDT05GSUdfTU9EVUxFX1NJR19TSEEyNTY9 eQojIENPTkZJR19NT0RVTEVfU0lHX1NIQTM4NCBpcyBub3Qgc2V0CiMgQ09ORklHX01PRFVMRV9T SUdfU0hBNTEyIGlzIG5vdCBzZXQKQ09ORklHX01PRFVMRV9TSUdfSEFTSD0ic2hhMjU2IgojIENP TkZJR19NT0RVTEVfQ09NUFJFU1MgaXMgbm90IHNldAojIENPTkZJR19NT0RVTEVfQUxMT1dfTUlT U0lOR19OQU1FU1BBQ0VfSU1QT1JUUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VOVVNFRF9TWU1CT0xT IGlzIG5vdCBzZXQKIyBDT05GSUdfVFJJTV9VTlVTRURfS1NZTVMgaXMgbm90IHNldApDT05GSUdf TU9EVUxFU19UUkVFX0xPT0tVUD15CkNPTkZJR19CTE9DSz15CkNPTkZJR19CTEtfU0NTSV9SRVFV RVNUPXkKQ09ORklHX0JMS19DR1JPVVBfUldTVEFUPXkKQ09ORklHX0JMS19ERVZfQlNHPXkKQ09O RklHX0JMS19ERVZfQlNHTElCPXkKQ09ORklHX0JMS19ERVZfSU5URUdSSVRZPXkKQ09ORklHX0JM S19ERVZfSU5URUdSSVRZX1QxMD1tCkNPTkZJR19CTEtfREVWX1pPTkVEPXkKQ09ORklHX0JMS19E RVZfVEhST1RUTElORz15CiMgQ09ORklHX0JMS19ERVZfVEhST1RUTElOR19MT1cgaXMgbm90IHNl dAojIENPTkZJR19CTEtfQ01ETElORV9QQVJTRVIgaXMgbm90IHNldAojIENPTkZJR19CTEtfV0JU IGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0NHUk9VUF9JT0xBVEVOQ1kgaXMgbm90IHNldAojIENP TkZJR19CTEtfQ0dST1VQX0lPQ09TVCBpcyBub3Qgc2V0CkNPTkZJR19CTEtfREVCVUdfRlM9eQpD T05GSUdfQkxLX0RFQlVHX0ZTX1pPTkVEPXkKIyBDT05GSUdfQkxLX1NFRF9PUEFMIGlzIG5vdCBz ZXQKCiMKIyBQYXJ0aXRpb24gVHlwZXMKIwpDT05GSUdfUEFSVElUSU9OX0FEVkFOQ0VEPXkKIyBD T05GSUdfQUNPUk5fUEFSVElUSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfQUlYX1BBUlRJVElPTiBp cyBub3Qgc2V0CkNPTkZJR19PU0ZfUEFSVElUSU9OPXkKQ09ORklHX0FNSUdBX1BBUlRJVElPTj15 CiMgQ09ORklHX0FUQVJJX1BBUlRJVElPTiBpcyBub3Qgc2V0CkNPTkZJR19NQUNfUEFSVElUSU9O PXkKQ09ORklHX01TRE9TX1BBUlRJVElPTj15CkNPTkZJR19CU0RfRElTS0xBQkVMPXkKQ09ORklH X01JTklYX1NVQlBBUlRJVElPTj15CkNPTkZJR19TT0xBUklTX1g4Nl9QQVJUSVRJT049eQpDT05G SUdfVU5JWFdBUkVfRElTS0xBQkVMPXkKIyBDT05GSUdfTERNX1BBUlRJVElPTiBpcyBub3Qgc2V0 CkNPTkZJR19TR0lfUEFSVElUSU9OPXkKIyBDT05GSUdfVUxUUklYX1BBUlRJVElPTiBpcyBub3Qg c2V0CkNPTkZJR19TVU5fUEFSVElUSU9OPXkKQ09ORklHX0tBUk1BX1BBUlRJVElPTj15CkNPTkZJ R19FRklfUEFSVElUSU9OPXkKIyBDT05GSUdfU1lTVjY4X1BBUlRJVElPTiBpcyBub3Qgc2V0CiMg Q09ORklHX0NNRExJTkVfUEFSVElUSU9OIGlzIG5vdCBzZXQKIyBlbmQgb2YgUGFydGl0aW9uIFR5 cGVzCgpDT05GSUdfQkxPQ0tfQ09NUEFUPXkKQ09ORklHX0JMS19NUV9QQ0k9eQpDT05GSUdfQkxL X01RX1ZJUlRJTz15CkNPTkZJR19CTEtfTVFfUkRNQT15CkNPTkZJR19CTEtfUE09eQoKIwojIElP IFNjaGVkdWxlcnMKIwpDT05GSUdfTVFfSU9TQ0hFRF9ERUFETElORT15CkNPTkZJR19NUV9JT1ND SEVEX0tZQkVSPXkKIyBDT05GSUdfSU9TQ0hFRF9CRlEgaXMgbm90IHNldAojIGVuZCBvZiBJTyBT Y2hlZHVsZXJzCgpDT05GSUdfUFJFRU1QVF9OT1RJRklFUlM9eQpDT05GSUdfUEFEQVRBPXkKQ09O RklHX0FTTjE9eQpDT05GSUdfSU5MSU5FX1NQSU5fVU5MT0NLX0lSUT15CkNPTkZJR19JTkxJTkVf UkVBRF9VTkxPQ0s9eQpDT05GSUdfSU5MSU5FX1JFQURfVU5MT0NLX0lSUT15CkNPTkZJR19JTkxJ TkVfV1JJVEVfVU5MT0NLPXkKQ09ORklHX0lOTElORV9XUklURV9VTkxPQ0tfSVJRPXkKQ09ORklH X0FSQ0hfU1VQUE9SVFNfQVRPTUlDX1JNVz15CkNPTkZJR19NVVRFWF9TUElOX09OX09XTkVSPXkK Q09ORklHX1JXU0VNX1NQSU5fT05fT1dORVI9eQpDT05GSUdfTE9DS19TUElOX09OX09XTkVSPXkK Q09ORklHX0FSQ0hfVVNFX1FVRVVFRF9TUElOTE9DS1M9eQpDT05GSUdfUVVFVUVEX1NQSU5MT0NL Uz15CkNPTkZJR19BUkNIX1VTRV9RVUVVRURfUldMT0NLUz15CkNPTkZJR19RVUVVRURfUldMT0NL Uz15CkNPTkZJR19BUkNIX0hBU19TWU5DX0NPUkVfQkVGT1JFX1VTRVJNT0RFPXkKQ09ORklHX0FS Q0hfSEFTX1NZU0NBTExfV1JBUFBFUj15CkNPTkZJR19GUkVFWkVSPXkKCiMKIyBFeGVjdXRhYmxl IGZpbGUgZm9ybWF0cwojCkNPTkZJR19CSU5GTVRfRUxGPXkKQ09ORklHX0NPTVBBVF9CSU5GTVRf RUxGPXkKQ09ORklHX0VMRkNPUkU9eQpDT05GSUdfQ09SRV9EVU1QX0RFRkFVTFRfRUxGX0hFQURF UlM9eQpDT05GSUdfQklORk1UX1NDUklQVD15CkNPTkZJR19CSU5GTVRfTUlTQz1tCkNPTkZJR19D T1JFRFVNUD15CiMgZW5kIG9mIEV4ZWN1dGFibGUgZmlsZSBmb3JtYXRzCgojCiMgTWVtb3J5IE1h bmFnZW1lbnQgb3B0aW9ucwojCkNPTkZJR19TRUxFQ1RfTUVNT1JZX01PREVMPXkKQ09ORklHX1NQ QVJTRU1FTV9NQU5VQUw9eQpDT05GSUdfU1BBUlNFTUVNPXkKQ09ORklHX05FRURfTVVMVElQTEVf Tk9ERVM9eQpDT05GSUdfSEFWRV9NRU1PUllfUFJFU0VOVD15CkNPTkZJR19TUEFSU0VNRU1fRVhU UkVNRT15CkNPTkZJR19TUEFSU0VNRU1fVk1FTU1BUF9FTkFCTEU9eQpDT05GSUdfU1BBUlNFTUVN X1ZNRU1NQVA9eQpDT05GSUdfSEFWRV9NRU1CTE9DS19OT0RFX01BUD15CkNPTkZJR19IQVZFX0ZB U1RfR1VQPXkKQ09ORklHX01FTU9SWV9JU09MQVRJT049eQpDT05GSUdfSEFWRV9CT09UTUVNX0lO Rk9fTk9ERT15CkNPTkZJR19NRU1PUllfSE9UUExVRz15CkNPTkZJR19NRU1PUllfSE9UUExVR19T UEFSU0U9eQojIENPTkZJR19NRU1PUllfSE9UUExVR19ERUZBVUxUX09OTElORSBpcyBub3Qgc2V0 CkNPTkZJR19NRU1PUllfSE9UUkVNT1ZFPXkKQ09ORklHX1NQTElUX1BUTE9DS19DUFVTPTQKQ09O RklHX01FTU9SWV9CQUxMT09OPXkKQ09ORklHX0JBTExPT05fQ09NUEFDVElPTj15CkNPTkZJR19D T01QQUNUSU9OPXkKQ09ORklHX01JR1JBVElPTj15CkNPTkZJR19DT05USUdfQUxMT0M9eQpDT05G SUdfUEhZU19BRERSX1RfNjRCSVQ9eQpDT05GSUdfQk9VTkNFPXkKQ09ORklHX1ZJUlRfVE9fQlVT PXkKQ09ORklHX01NVV9OT1RJRklFUj15CkNPTkZJR19LU009eQpDT05GSUdfREVGQVVMVF9NTUFQ X01JTl9BRERSPTQwOTYKQ09ORklHX0FSQ0hfU1VQUE9SVFNfTUVNT1JZX0ZBSUxVUkU9eQpDT05G SUdfTUVNT1JZX0ZBSUxVUkU9eQpDT05GSUdfSFdQT0lTT05fSU5KRUNUPW0KQ09ORklHX1RSQU5T UEFSRU5UX0hVR0VQQUdFPXkKQ09ORklHX1RSQU5TUEFSRU5UX0hVR0VQQUdFX0FMV0FZUz15CiMg Q09ORklHX1RSQU5TUEFSRU5UX0hVR0VQQUdFX01BRFZJU0UgaXMgbm90IHNldApDT05GSUdfQVJD SF9XQU5UU19USFBfU1dBUD15CkNPTkZJR19USFBfU1dBUD15CkNPTkZJR19UUkFOU1BBUkVOVF9I VUdFX1BBR0VDQUNIRT15CkNPTkZJR19DTEVBTkNBQ0hFPXkKQ09ORklHX0ZST05UU1dBUD15CkNP TkZJR19DTUE9eQojIENPTkZJR19DTUFfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19DTUFfREVC VUdGUyBpcyBub3Qgc2V0CkNPTkZJR19DTUFfQVJFQVM9NwpDT05GSUdfTUVNX1NPRlRfRElSVFk9 eQpDT05GSUdfWlNXQVA9eQpDT05GSUdfWlBPT0w9eQpDT05GSUdfWkJVRD15CiMgQ09ORklHX1oz Rk9MRCBpcyBub3Qgc2V0CkNPTkZJR19aU01BTExPQz15CiMgQ09ORklHX1BHVEFCTEVfTUFQUElO RyBpcyBub3Qgc2V0CiMgQ09ORklHX1pTTUFMTE9DX1NUQVQgaXMgbm90IHNldApDT05GSUdfR0VO RVJJQ19FQVJMWV9JT1JFTUFQPXkKQ09ORklHX0RFRkVSUkVEX1NUUlVDVF9QQUdFX0lOSVQ9eQpD T05GSUdfSURMRV9QQUdFX1RSQUNLSU5HPXkKQ09ORklHX0FSQ0hfSEFTX1BURV9ERVZNQVA9eQpD T05GSUdfWk9ORV9ERVZJQ0U9eQpDT05GSUdfREVWX1BBR0VNQVBfT1BTPXkKIyBDT05GSUdfREVW SUNFX1BSSVZBVEUgaXMgbm90IHNldApDT05GSUdfRlJBTUVfVkVDVE9SPXkKQ09ORklHX0FSQ0hf VVNFU19ISUdIX1ZNQV9GTEFHUz15CkNPTkZJR19BUkNIX0hBU19QS0VZUz15CiMgQ09ORklHX1BF UkNQVV9TVEFUUyBpcyBub3Qgc2V0CkNPTkZJR19HVVBfQkVOQ0hNQVJLPXkKIyBDT05GSUdfUkVB RF9PTkxZX1RIUF9GT1JfRlMgaXMgbm90IHNldApDT05GSUdfQVJDSF9IQVNfUFRFX1NQRUNJQUw9 eQpDT05GSUdfTUFQUElOR19ESVJUWV9IRUxQRVJTPXkKIyBlbmQgb2YgTWVtb3J5IE1hbmFnZW1l bnQgb3B0aW9ucwoKQ09ORklHX05FVD15CkNPTkZJR19DT01QQVRfTkVUTElOS19NRVNTQUdFUz15 CkNPTkZJR19ORVRfSU5HUkVTUz15CkNPTkZJR19ORVRfRUdSRVNTPXkKQ09ORklHX05FVF9SRURJ UkVDVD15CkNPTkZJR19TS0JfRVhURU5TSU9OUz15CgojCiMgTmV0d29ya2luZyBvcHRpb25zCiMK Q09ORklHX1BBQ0tFVD15CkNPTkZJR19QQUNLRVRfRElBRz1tCkNPTkZJR19VTklYPXkKQ09ORklH X1VOSVhfU0NNPXkKQ09ORklHX1VOSVhfRElBRz1tCiMgQ09ORklHX1RMUyBpcyBub3Qgc2V0CkNP TkZJR19YRlJNPXkKQ09ORklHX1hGUk1fQUxHTz15CkNPTkZJR19YRlJNX1VTRVI9eQojIENPTkZJ R19YRlJNX0lOVEVSRkFDRSBpcyBub3Qgc2V0CkNPTkZJR19YRlJNX1NVQl9QT0xJQ1k9eQpDT05G SUdfWEZSTV9NSUdSQVRFPXkKQ09ORklHX1hGUk1fU1RBVElTVElDUz15CkNPTkZJR19YRlJNX0lQ Q09NUD1tCkNPTkZJR19ORVRfS0VZPW0KQ09ORklHX05FVF9LRVlfTUlHUkFURT15CiMgQ09ORklH X1NNQyBpcyBub3Qgc2V0CiMgQ09ORklHX1hEUF9TT0NLRVRTIGlzIG5vdCBzZXQKQ09ORklHX0lO RVQ9eQpDT05GSUdfSVBfTVVMVElDQVNUPXkKQ09ORklHX0lQX0FEVkFOQ0VEX1JPVVRFUj15CkNP TkZJR19JUF9GSUJfVFJJRV9TVEFUUz15CkNPTkZJR19JUF9NVUxUSVBMRV9UQUJMRVM9eQpDT05G SUdfSVBfUk9VVEVfTVVMVElQQVRIPXkKQ09ORklHX0lQX1JPVVRFX1ZFUkJPU0U9eQpDT05GSUdf SVBfUk9VVEVfQ0xBU1NJRD15CkNPTkZJR19JUF9QTlA9eQpDT05GSUdfSVBfUE5QX0RIQ1A9eQoj IENPTkZJR19JUF9QTlBfQk9PVFAgaXMgbm90IHNldAojIENPTkZJR19JUF9QTlBfUkFSUCBpcyBu b3Qgc2V0CkNPTkZJR19ORVRfSVBJUD1tCkNPTkZJR19ORVRfSVBHUkVfREVNVVg9bQpDT05GSUdf TkVUX0lQX1RVTk5FTD1tCkNPTkZJR19ORVRfSVBHUkU9bQpDT05GSUdfTkVUX0lQR1JFX0JST0FE Q0FTVD15CkNPTkZJR19JUF9NUk9VVEVfQ09NTU9OPXkKQ09ORklHX0lQX01ST1VURT15CkNPTkZJ R19JUF9NUk9VVEVfTVVMVElQTEVfVEFCTEVTPXkKQ09ORklHX0lQX1BJTVNNX1YxPXkKQ09ORklH X0lQX1BJTVNNX1YyPXkKQ09ORklHX1NZTl9DT09LSUVTPXkKQ09ORklHX05FVF9JUFZUST1tCkNP TkZJR19ORVRfVURQX1RVTk5FTD1tCkNPTkZJR19ORVRfRk9VPW0KQ09ORklHX05FVF9GT1VfSVBf VFVOTkVMUz15CkNPTkZJR19JTkVUX0FIPW0KQ09ORklHX0lORVRfRVNQPW0KIyBDT05GSUdfSU5F VF9FU1BfT0ZGTE9BRCBpcyBub3Qgc2V0CiMgQ09ORklHX0lORVRfRVNQSU5UQ1AgaXMgbm90IHNl dApDT05GSUdfSU5FVF9JUENPTVA9bQpDT05GSUdfSU5FVF9YRlJNX1RVTk5FTD1tCkNPTkZJR19J TkVUX1RVTk5FTD1tCkNPTkZJR19JTkVUX0RJQUc9bQpDT05GSUdfSU5FVF9UQ1BfRElBRz1tCkNP TkZJR19JTkVUX1VEUF9ESUFHPW0KIyBDT05GSUdfSU5FVF9SQVdfRElBRyBpcyBub3Qgc2V0CiMg Q09ORklHX0lORVRfRElBR19ERVNUUk9ZIGlzIG5vdCBzZXQKQ09ORklHX1RDUF9DT05HX0FEVkFO Q0VEPXkKQ09ORklHX1RDUF9DT05HX0JJQz1tCkNPTkZJR19UQ1BfQ09OR19DVUJJQz15CkNPTkZJ R19UQ1BfQ09OR19XRVNUV09PRD1tCkNPTkZJR19UQ1BfQ09OR19IVENQPW0KQ09ORklHX1RDUF9D T05HX0hTVENQPW0KQ09ORklHX1RDUF9DT05HX0hZQkxBPW0KQ09ORklHX1RDUF9DT05HX1ZFR0FT PW0KIyBDT05GSUdfVENQX0NPTkdfTlYgaXMgbm90IHNldApDT05GSUdfVENQX0NPTkdfU0NBTEFC TEU9bQpDT05GSUdfVENQX0NPTkdfTFA9bQpDT05GSUdfVENQX0NPTkdfVkVOTz1tCkNPTkZJR19U Q1BfQ09OR19ZRUFIPW0KQ09ORklHX1RDUF9DT05HX0lMTElOT0lTPW0KQ09ORklHX1RDUF9DT05H X0RDVENQPW0KIyBDT05GSUdfVENQX0NPTkdfQ0RHIGlzIG5vdCBzZXQKIyBDT05GSUdfVENQX0NP TkdfQkJSIGlzIG5vdCBzZXQKQ09ORklHX0RFRkFVTFRfQ1VCSUM9eQojIENPTkZJR19ERUZBVUxU X1JFTk8gaXMgbm90IHNldApDT05GSUdfREVGQVVMVF9UQ1BfQ09ORz0iY3ViaWMiCkNPTkZJR19U Q1BfTUQ1U0lHPXkKQ09ORklHX0lQVjY9eQpDT05GSUdfSVBWNl9ST1VURVJfUFJFRj15CkNPTkZJ R19JUFY2X1JPVVRFX0lORk89eQpDT05GSUdfSVBWNl9PUFRJTUlTVElDX0RBRD15CkNPTkZJR19J TkVUNl9BSD1tCkNPTkZJR19JTkVUNl9FU1A9bQojIENPTkZJR19JTkVUNl9FU1BfT0ZGTE9BRCBp cyBub3Qgc2V0CkNPTkZJR19JTkVUNl9JUENPTVA9bQpDT05GSUdfSVBWNl9NSVA2PW0KIyBDT05G SUdfSVBWNl9JTEEgaXMgbm90IHNldApDT05GSUdfSU5FVDZfWEZSTV9UVU5ORUw9bQpDT05GSUdf SU5FVDZfVFVOTkVMPW0KQ09ORklHX0lQVjZfVlRJPW0KQ09ORklHX0lQVjZfU0lUPW0KQ09ORklH X0lQVjZfU0lUXzZSRD15CkNPTkZJR19JUFY2X05ESVNDX05PREVUWVBFPXkKQ09ORklHX0lQVjZf VFVOTkVMPW0KQ09ORklHX0lQVjZfR1JFPW0KQ09ORklHX0lQVjZfRk9VPW0KQ09ORklHX0lQVjZf Rk9VX1RVTk5FTD1tCkNPTkZJR19JUFY2X01VTFRJUExFX1RBQkxFUz15CiMgQ09ORklHX0lQVjZf U1VCVFJFRVMgaXMgbm90IHNldApDT05GSUdfSVBWNl9NUk9VVEU9eQpDT05GSUdfSVBWNl9NUk9V VEVfTVVMVElQTEVfVEFCTEVTPXkKQ09ORklHX0lQVjZfUElNU01fVjI9eQpDT05GSUdfSVBWNl9T RUc2X0xXVFVOTkVMPXkKIyBDT05GSUdfSVBWNl9TRUc2X0hNQUMgaXMgbm90IHNldApDT05GSUdf SVBWNl9TRUc2X0JQRj15CiMgQ09ORklHX0lQVjZfUlBMX0xXVFVOTkVMIGlzIG5vdCBzZXQKQ09O RklHX05FVExBQkVMPXkKQ09ORklHX01QVENQPXkKQ09ORklHX01QVENQX0lQVjY9eQojIENPTkZJ R19NUFRDUF9ITUFDX1RFU1QgaXMgbm90IHNldApDT05GSUdfTkVUV09SS19TRUNNQVJLPXkKQ09O RklHX05FVF9QVFBfQ0xBU1NJRlk9eQpDT05GSUdfTkVUV09SS19QSFlfVElNRVNUQU1QSU5HPXkK Q09ORklHX05FVEZJTFRFUj15CkNPTkZJR19ORVRGSUxURVJfQURWQU5DRUQ9eQpDT05GSUdfQlJJ REdFX05FVEZJTFRFUj1tCgojCiMgQ29yZSBOZXRmaWx0ZXIgQ29uZmlndXJhdGlvbgojCkNPTkZJ R19ORVRGSUxURVJfSU5HUkVTUz15CkNPTkZJR19ORVRGSUxURVJfTkVUTElOSz1tCkNPTkZJR19O RVRGSUxURVJfRkFNSUxZX0JSSURHRT15CkNPTkZJR19ORVRGSUxURVJfRkFNSUxZX0FSUD15CkNP TkZJR19ORVRGSUxURVJfTkVUTElOS19BQ0NUPW0KQ09ORklHX05FVEZJTFRFUl9ORVRMSU5LX1FV RVVFPW0KQ09ORklHX05FVEZJTFRFUl9ORVRMSU5LX0xPRz1tCkNPTkZJR19ORVRGSUxURVJfTkVU TElOS19PU0Y9bQpDT05GSUdfTkZfQ09OTlRSQUNLPW0KQ09ORklHX05GX0xPR19DT01NT049bQoj IENPTkZJR19ORl9MT0dfTkVUREVWIGlzIG5vdCBzZXQKQ09ORklHX05FVEZJTFRFUl9DT05OQ09V TlQ9bQpDT05GSUdfTkZfQ09OTlRSQUNLX01BUks9eQpDT05GSUdfTkZfQ09OTlRSQUNLX1NFQ01B Uks9eQpDT05GSUdfTkZfQ09OTlRSQUNLX1pPTkVTPXkKQ09ORklHX05GX0NPTk5UUkFDS19QUk9D RlM9eQpDT05GSUdfTkZfQ09OTlRSQUNLX0VWRU5UUz15CkNPTkZJR19ORl9DT05OVFJBQ0tfVElN RU9VVD15CkNPTkZJR19ORl9DT05OVFJBQ0tfVElNRVNUQU1QPXkKQ09ORklHX05GX0NPTk5UUkFD S19MQUJFTFM9eQpDT05GSUdfTkZfQ1RfUFJPVE9fRENDUD15CkNPTkZJR19ORl9DVF9QUk9UT19H UkU9eQpDT05GSUdfTkZfQ1RfUFJPVE9fU0NUUD15CkNPTkZJR19ORl9DVF9QUk9UT19VRFBMSVRF PXkKQ09ORklHX05GX0NPTk5UUkFDS19BTUFOREE9bQpDT05GSUdfTkZfQ09OTlRSQUNLX0ZUUD1t CkNPTkZJR19ORl9DT05OVFJBQ0tfSDMyMz1tCkNPTkZJR19ORl9DT05OVFJBQ0tfSVJDPW0KQ09O RklHX05GX0NPTk5UUkFDS19CUk9BRENBU1Q9bQpDT05GSUdfTkZfQ09OTlRSQUNLX05FVEJJT1Nf TlM9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NOTVA9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1BQVFA9 bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NBTkU9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NJUD1tCkNP TkZJR19ORl9DT05OVFJBQ0tfVEZUUD1tCkNPTkZJR19ORl9DVF9ORVRMSU5LPW0KQ09ORklHX05G X0NUX05FVExJTktfVElNRU9VVD1tCiMgQ09ORklHX05FVEZJTFRFUl9ORVRMSU5LX0dMVUVfQ1Qg aXMgbm90IHNldApDT05GSUdfTkZfTkFUPW0KQ09ORklHX05GX05BVF9BTUFOREE9bQpDT05GSUdf TkZfTkFUX0ZUUD1tCkNPTkZJR19ORl9OQVRfSVJDPW0KQ09ORklHX05GX05BVF9TSVA9bQpDT05G SUdfTkZfTkFUX1RGVFA9bQpDT05GSUdfTkZfTkFUX1JFRElSRUNUPXkKQ09ORklHX05GX05BVF9N QVNRVUVSQURFPXkKQ09ORklHX05FVEZJTFRFUl9TWU5QUk9YWT1tCkNPTkZJR19ORl9UQUJMRVM9 bQojIENPTkZJR19ORl9UQUJMRVNfSU5FVCBpcyBub3Qgc2V0CiMgQ09ORklHX05GX1RBQkxFU19O RVRERVYgaXMgbm90IHNldAojIENPTkZJR19ORlRfTlVNR0VOIGlzIG5vdCBzZXQKQ09ORklHX05G VF9DVD1tCkNPTkZJR19ORlRfQ09VTlRFUj1tCiMgQ09ORklHX05GVF9DT05OTElNSVQgaXMgbm90 IHNldApDT05GSUdfTkZUX0xPRz1tCkNPTkZJR19ORlRfTElNSVQ9bQpDT05GSUdfTkZUX01BU1E9 bQpDT05GSUdfTkZUX1JFRElSPW0KIyBDT05GSUdfTkZUX1RVTk5FTCBpcyBub3Qgc2V0CiMgQ09O RklHX05GVF9PQkpSRUYgaXMgbm90IHNldApDT05GSUdfTkZUX1FVRVVFPW0KIyBDT05GSUdfTkZU X1FVT1RBIGlzIG5vdCBzZXQKQ09ORklHX05GVF9SRUpFQ1Q9bQpDT05GSUdfTkZUX0NPTVBBVD1t CkNPTkZJR19ORlRfSEFTSD1tCiMgQ09ORklHX05GVF9YRlJNIGlzIG5vdCBzZXQKIyBDT05GSUdf TkZUX1NPQ0tFVCBpcyBub3Qgc2V0CiMgQ09ORklHX05GVF9PU0YgaXMgbm90IHNldAojIENPTkZJ R19ORlRfVFBST1hZIGlzIG5vdCBzZXQKIyBDT05GSUdfTkZUX1NZTlBST1hZIGlzIG5vdCBzZXQK IyBDT05GSUdfTkZfRkxPV19UQUJMRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRGSUxURVJfWFRBQkxF Uz15CgojCiMgWHRhYmxlcyBjb21iaW5lZCBtb2R1bGVzCiMKQ09ORklHX05FVEZJTFRFUl9YVF9N QVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9DT05OTUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRf U0VUPW0KCiMKIyBYdGFibGVzIHRhcmdldHMKIwpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9B VURJVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0NIRUNLU1VNPW0KQ09ORklHX05FVEZJ TFRFUl9YVF9UQVJHRVRfQ0xBU1NJRlk9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9DT05O TUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0NPTk5TRUNNQVJLPW0KQ09ORklHX05F VEZJTFRFUl9YVF9UQVJHRVRfQ1Q9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9EU0NQPW0K Q09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfSEw9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdF VF9ITUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0lETEVUSU1FUj1tCkNPTkZJR19O RVRGSUxURVJfWFRfVEFSR0VUX0xFRD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0xPRz1t CkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX01BUks9bQpDT05GSUdfTkVURklMVEVSX1hUX05B VD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX05FVE1BUD1tCkNPTkZJR19ORVRGSUxURVJf WFRfVEFSR0VUX05GTE9HPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfTkZRVUVVRT1tCkNP TkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX05PVFJBQ0s9bQpDT05GSUdfTkVURklMVEVSX1hUX1RB UkdFVF9SQVRFRVNUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfUkVESVJFQ1Q9bQpDT05G SUdfTkVURklMVEVSX1hUX1RBUkdFVF9NQVNRVUVSQURFPW0KQ09ORklHX05FVEZJTFRFUl9YVF9U QVJHRVRfVEVFPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfVFBST1hZPW0KQ09ORklHX05F VEZJTFRFUl9YVF9UQVJHRVRfVFJBQ0U9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9TRUNN QVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfVENQTVNTPW0KQ09ORklHX05FVEZJTFRF Ul9YVF9UQVJHRVRfVENQT1BUU1RSSVA9bQoKIwojIFh0YWJsZXMgbWF0Y2hlcwojCkNPTkZJR19O RVRGSUxURVJfWFRfTUFUQ0hfQUREUlRZUEU9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0JQ Rj1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQ0dST1VQPW0KQ09ORklHX05FVEZJTFRFUl9Y VF9NQVRDSF9DTFVTVEVSPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DT01NRU5UPW0KQ09O RklHX05FVEZJTFRFUl9YVF9NQVRDSF9DT05OQllURVM9bQpDT05GSUdfTkVURklMVEVSX1hUX01B VENIX0NPTk5MQUJFTD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQ09OTkxJTUlUPW0KQ09O RklHX05FVEZJTFRFUl9YVF9NQVRDSF9DT05OTUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFU Q0hfQ09OTlRSQUNLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DUFU9bQpDT05GSUdfTkVU RklMVEVSX1hUX01BVENIX0RDQ1A9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0RFVkdST1VQ PW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9EU0NQPW0KQ09ORklHX05FVEZJTFRFUl9YVF9N QVRDSF9FQ049bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0VTUD1tCkNPTkZJR19ORVRGSUxU RVJfWFRfTUFUQ0hfSEFTSExJTUlUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9IRUxQRVI9 bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0hMPW0KIyBDT05GSUdfTkVURklMVEVSX1hUX01B VENIX0lQQ09NUCBpcyBub3Qgc2V0CkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfSVBSQU5HRT1t CkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfSVBWUz1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFU Q0hfTDJUUD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfTEVOR1RIPW0KQ09ORklHX05FVEZJ TFRFUl9YVF9NQVRDSF9MSU1JVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfTUFDPW0KQ09O RklHX05FVEZJTFRFUl9YVF9NQVRDSF9NQVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9N VUxUSVBPUlQ9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX05GQUNDVD1tCkNPTkZJR19ORVRG SUxURVJfWFRfTUFUQ0hfT1NGPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9PV05FUj1tCkNP TkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfUE9MSUNZPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRD SF9QSFlTREVWPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9QS1RUWVBFPW0KQ09ORklHX05F VEZJTFRFUl9YVF9NQVRDSF9RVU9UQT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfUkFURUVT VD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfUkVBTE09bQpDT05GSUdfTkVURklMVEVSX1hU X01BVENIX1JFQ0VOVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfU0NUUD1tCkNPTkZJR19O RVRGSUxURVJfWFRfTUFUQ0hfU09DS0VUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9TVEFU RT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfU1RBVElTVElDPW0KQ09ORklHX05FVEZJTFRF Ul9YVF9NQVRDSF9TVFJJTkc9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX1RDUE1TUz1tCkNP TkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfVElNRT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hf VTMyPW0KIyBlbmQgb2YgQ29yZSBOZXRmaWx0ZXIgQ29uZmlndXJhdGlvbgoKQ09ORklHX0lQX1NF VD1tCkNPTkZJR19JUF9TRVRfTUFYPTI1NgpDT05GSUdfSVBfU0VUX0JJVE1BUF9JUD1tCkNPTkZJ R19JUF9TRVRfQklUTUFQX0lQTUFDPW0KQ09ORklHX0lQX1NFVF9CSVRNQVBfUE9SVD1tCkNPTkZJ R19JUF9TRVRfSEFTSF9JUD1tCkNPTkZJR19JUF9TRVRfSEFTSF9JUE1BUks9bQpDT05GSUdfSVBf U0VUX0hBU0hfSVBQT1JUPW0KQ09ORklHX0lQX1NFVF9IQVNIX0lQUE9SVElQPW0KQ09ORklHX0lQ X1NFVF9IQVNIX0lQUE9SVE5FVD1tCkNPTkZJR19JUF9TRVRfSEFTSF9JUE1BQz1tCkNPTkZJR19J UF9TRVRfSEFTSF9NQUM9bQpDT05GSUdfSVBfU0VUX0hBU0hfTkVUUE9SVE5FVD1tCkNPTkZJR19J UF9TRVRfSEFTSF9ORVQ9bQpDT05GSUdfSVBfU0VUX0hBU0hfTkVUTkVUPW0KQ09ORklHX0lQX1NF VF9IQVNIX05FVFBPUlQ9bQpDT05GSUdfSVBfU0VUX0hBU0hfTkVUSUZBQ0U9bQpDT05GSUdfSVBf U0VUX0xJU1RfU0VUPW0KQ09ORklHX0lQX1ZTPW0KQ09ORklHX0lQX1ZTX0lQVjY9eQojIENPTkZJ R19JUF9WU19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19JUF9WU19UQUJfQklUUz0xMgoKIwojIElQ VlMgdHJhbnNwb3J0IHByb3RvY29sIGxvYWQgYmFsYW5jaW5nIHN1cHBvcnQKIwpDT05GSUdfSVBf VlNfUFJPVE9fVENQPXkKQ09ORklHX0lQX1ZTX1BST1RPX1VEUD15CkNPTkZJR19JUF9WU19QUk9U T19BSF9FU1A9eQpDT05GSUdfSVBfVlNfUFJPVE9fRVNQPXkKQ09ORklHX0lQX1ZTX1BST1RPX0FI PXkKQ09ORklHX0lQX1ZTX1BST1RPX1NDVFA9eQoKIwojIElQVlMgc2NoZWR1bGVyCiMKQ09ORklH X0lQX1ZTX1JSPW0KQ09ORklHX0lQX1ZTX1dSUj1tCkNPTkZJR19JUF9WU19MQz1tCkNPTkZJR19J UF9WU19XTEM9bQojIENPTkZJR19JUF9WU19GTyBpcyBub3Qgc2V0CiMgQ09ORklHX0lQX1ZTX09W RiBpcyBub3Qgc2V0CkNPTkZJR19JUF9WU19MQkxDPW0KQ09ORklHX0lQX1ZTX0xCTENSPW0KQ09O RklHX0lQX1ZTX0RIPW0KQ09ORklHX0lQX1ZTX1NIPW0KIyBDT05GSUdfSVBfVlNfTUggaXMgbm90 IHNldApDT05GSUdfSVBfVlNfU0VEPW0KQ09ORklHX0lQX1ZTX05RPW0KCiMKIyBJUFZTIFNIIHNj aGVkdWxlcgojCkNPTkZJR19JUF9WU19TSF9UQUJfQklUUz04CgojCiMgSVBWUyBNSCBzY2hlZHVs ZXIKIwpDT05GSUdfSVBfVlNfTUhfVEFCX0lOREVYPTEyCgojCiMgSVBWUyBhcHBsaWNhdGlvbiBo ZWxwZXIKIwpDT05GSUdfSVBfVlNfRlRQPW0KQ09ORklHX0lQX1ZTX05GQ1Q9eQpDT05GSUdfSVBf VlNfUEVfU0lQPW0KCiMKIyBJUDogTmV0ZmlsdGVyIENvbmZpZ3VyYXRpb24KIwpDT05GSUdfTkZf REVGUkFHX0lQVjQ9bQpDT05GSUdfTkZfU09DS0VUX0lQVjQ9bQpDT05GSUdfTkZfVFBST1hZX0lQ VjQ9bQojIENPTkZJR19ORl9UQUJMRVNfSVBWNCBpcyBub3Qgc2V0CiMgQ09ORklHX05GX1RBQkxF U19BUlAgaXMgbm90IHNldApDT05GSUdfTkZfRFVQX0lQVjQ9bQojIENPTkZJR19ORl9MT0dfQVJQ IGlzIG5vdCBzZXQKQ09ORklHX05GX0xPR19JUFY0PW0KQ09ORklHX05GX1JFSkVDVF9JUFY0PW0K Q09ORklHX05GX05BVF9TTk1QX0JBU0lDPW0KQ09ORklHX05GX05BVF9QUFRQPW0KQ09ORklHX05G X05BVF9IMzIzPW0KQ09ORklHX0lQX05GX0lQVEFCTEVTPW0KQ09ORklHX0lQX05GX01BVENIX0FI PW0KQ09ORklHX0lQX05GX01BVENIX0VDTj1tCkNPTkZJR19JUF9ORl9NQVRDSF9SUEZJTFRFUj1t CkNPTkZJR19JUF9ORl9NQVRDSF9UVEw9bQpDT05GSUdfSVBfTkZfRklMVEVSPW0KQ09ORklHX0lQ X05GX1RBUkdFVF9SRUpFQ1Q9bQpDT05GSUdfSVBfTkZfVEFSR0VUX1NZTlBST1hZPW0KQ09ORklH X0lQX05GX05BVD1tCkNPTkZJR19JUF9ORl9UQVJHRVRfTUFTUVVFUkFERT1tCkNPTkZJR19JUF9O Rl9UQVJHRVRfTkVUTUFQPW0KQ09ORklHX0lQX05GX1RBUkdFVF9SRURJUkVDVD1tCkNPTkZJR19J UF9ORl9NQU5HTEU9bQpDT05GSUdfSVBfTkZfVEFSR0VUX0NMVVNURVJJUD1tCkNPTkZJR19JUF9O Rl9UQVJHRVRfRUNOPW0KQ09ORklHX0lQX05GX1RBUkdFVF9UVEw9bQpDT05GSUdfSVBfTkZfUkFX PW0KQ09ORklHX0lQX05GX1NFQ1VSSVRZPW0KQ09ORklHX0lQX05GX0FSUFRBQkxFUz1tCkNPTkZJ R19JUF9ORl9BUlBGSUxURVI9bQpDT05GSUdfSVBfTkZfQVJQX01BTkdMRT1tCiMgZW5kIG9mIElQ OiBOZXRmaWx0ZXIgQ29uZmlndXJhdGlvbgoKIwojIElQdjY6IE5ldGZpbHRlciBDb25maWd1cmF0 aW9uCiMKQ09ORklHX05GX1NPQ0tFVF9JUFY2PW0KQ09ORklHX05GX1RQUk9YWV9JUFY2PW0KIyBD T05GSUdfTkZfVEFCTEVTX0lQVjYgaXMgbm90IHNldApDT05GSUdfTkZfRFVQX0lQVjY9bQpDT05G SUdfTkZfUkVKRUNUX0lQVjY9bQpDT05GSUdfTkZfTE9HX0lQVjY9bQpDT05GSUdfSVA2X05GX0lQ VEFCTEVTPW0KQ09ORklHX0lQNl9ORl9NQVRDSF9BSD1tCkNPTkZJR19JUDZfTkZfTUFUQ0hfRVVJ NjQ9bQpDT05GSUdfSVA2X05GX01BVENIX0ZSQUc9bQpDT05GSUdfSVA2X05GX01BVENIX09QVFM9 bQpDT05GSUdfSVA2X05GX01BVENIX0hMPW0KQ09ORklHX0lQNl9ORl9NQVRDSF9JUFY2SEVBREVS PW0KQ09ORklHX0lQNl9ORl9NQVRDSF9NSD1tCkNPTkZJR19JUDZfTkZfTUFUQ0hfUlBGSUxURVI9 bQpDT05GSUdfSVA2X05GX01BVENIX1JUPW0KIyBDT05GSUdfSVA2X05GX01BVENIX1NSSCBpcyBu b3Qgc2V0CkNPTkZJR19JUDZfTkZfVEFSR0VUX0hMPW0KQ09ORklHX0lQNl9ORl9GSUxURVI9bQpD T05GSUdfSVA2X05GX1RBUkdFVF9SRUpFQ1Q9bQpDT05GSUdfSVA2X05GX1RBUkdFVF9TWU5QUk9Y WT1tCkNPTkZJR19JUDZfTkZfTUFOR0xFPW0KQ09ORklHX0lQNl9ORl9SQVc9bQpDT05GSUdfSVA2 X05GX1NFQ1VSSVRZPW0KQ09ORklHX0lQNl9ORl9OQVQ9bQpDT05GSUdfSVA2X05GX1RBUkdFVF9N QVNRVUVSQURFPW0KQ09ORklHX0lQNl9ORl9UQVJHRVRfTlBUPW0KIyBlbmQgb2YgSVB2NjogTmV0 ZmlsdGVyIENvbmZpZ3VyYXRpb24KCkNPTkZJR19ORl9ERUZSQUdfSVBWNj1tCiMgQ09ORklHX05G X1RBQkxFU19CUklER0UgaXMgbm90IHNldAojIENPTkZJR19ORl9DT05OVFJBQ0tfQlJJREdFIGlz IG5vdCBzZXQKQ09ORklHX0JSSURHRV9ORl9FQlRBQkxFUz1tCkNPTkZJR19CUklER0VfRUJUX0JS T1VURT1tCkNPTkZJR19CUklER0VfRUJUX1RfRklMVEVSPW0KQ09ORklHX0JSSURHRV9FQlRfVF9O QVQ9bQpDT05GSUdfQlJJREdFX0VCVF84MDJfMz1tCkNPTkZJR19CUklER0VfRUJUX0FNT05HPW0K Q09ORklHX0JSSURHRV9FQlRfQVJQPW0KQ09ORklHX0JSSURHRV9FQlRfSVA9bQpDT05GSUdfQlJJ REdFX0VCVF9JUDY9bQpDT05GSUdfQlJJREdFX0VCVF9MSU1JVD1tCkNPTkZJR19CUklER0VfRUJU X01BUks9bQpDT05GSUdfQlJJREdFX0VCVF9QS1RUWVBFPW0KQ09ORklHX0JSSURHRV9FQlRfU1RQ PW0KQ09ORklHX0JSSURHRV9FQlRfVkxBTj1tCkNPTkZJR19CUklER0VfRUJUX0FSUFJFUExZPW0K Q09ORklHX0JSSURHRV9FQlRfRE5BVD1tCkNPTkZJR19CUklER0VfRUJUX01BUktfVD1tCkNPTkZJ R19CUklER0VfRUJUX1JFRElSRUNUPW0KQ09ORklHX0JSSURHRV9FQlRfU05BVD1tCkNPTkZJR19C UklER0VfRUJUX0xPRz1tCkNPTkZJR19CUklER0VfRUJUX05GTE9HPW0KIyBDT05GSUdfQlBGSUxU RVIgaXMgbm90IHNldApDT05GSUdfSVBfRENDUD1tCkNPTkZJR19JTkVUX0RDQ1BfRElBRz1tCgoj CiMgRENDUCBDQ0lEcyBDb25maWd1cmF0aW9uCiMKIyBDT05GSUdfSVBfRENDUF9DQ0lEMl9ERUJV RyBpcyBub3Qgc2V0CkNPTkZJR19JUF9EQ0NQX0NDSUQzPXkKIyBDT05GSUdfSVBfRENDUF9DQ0lE M19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19JUF9EQ0NQX1RGUkNfTElCPXkKIyBlbmQgb2YgREND UCBDQ0lEcyBDb25maWd1cmF0aW9uCgojCiMgRENDUCBLZXJuZWwgSGFja2luZwojCiMgQ09ORklH X0lQX0RDQ1BfREVCVUcgaXMgbm90IHNldAojIGVuZCBvZiBEQ0NQIEtlcm5lbCBIYWNraW5nCgpD T05GSUdfSVBfU0NUUD1tCiMgQ09ORklHX1NDVFBfREJHX09CSkNOVCBpcyBub3Qgc2V0CiMgQ09O RklHX1NDVFBfREVGQVVMVF9DT09LSUVfSE1BQ19NRDUgaXMgbm90IHNldApDT05GSUdfU0NUUF9E RUZBVUxUX0NPT0tJRV9ITUFDX1NIQTE9eQojIENPTkZJR19TQ1RQX0RFRkFVTFRfQ09PS0lFX0hN QUNfTk9ORSBpcyBub3Qgc2V0CkNPTkZJR19TQ1RQX0NPT0tJRV9ITUFDX01ENT15CkNPTkZJR19T Q1RQX0NPT0tJRV9ITUFDX1NIQTE9eQpDT05GSUdfSU5FVF9TQ1RQX0RJQUc9bQojIENPTkZJR19S RFMgaXMgbm90IHNldAojIENPTkZJR19USVBDIGlzIG5vdCBzZXQKQ09ORklHX0FUTT1tCkNPTkZJ R19BVE1fQ0xJUD1tCiMgQ09ORklHX0FUTV9DTElQX05PX0lDTVAgaXMgbm90IHNldApDT05GSUdf QVRNX0xBTkU9bQojIENPTkZJR19BVE1fTVBPQSBpcyBub3Qgc2V0CkNPTkZJR19BVE1fQlIyNjg0 PW0KIyBDT05GSUdfQVRNX0JSMjY4NF9JUEZJTFRFUiBpcyBub3Qgc2V0CkNPTkZJR19MMlRQPW0K Q09ORklHX0wyVFBfREVCVUdGUz1tCkNPTkZJR19MMlRQX1YzPXkKQ09ORklHX0wyVFBfSVA9bQpD T05GSUdfTDJUUF9FVEg9bQpDT05GSUdfU1RQPW0KQ09ORklHX0dBUlA9bQpDT05GSUdfTVJQPW0K Q09ORklHX0JSSURHRT1tCkNPTkZJR19CUklER0VfSUdNUF9TTk9PUElORz15CkNPTkZJR19CUklE R0VfVkxBTl9GSUxURVJJTkc9eQpDT05GSUdfSEFWRV9ORVRfRFNBPXkKIyBDT05GSUdfTkVUX0RT QSBpcyBub3Qgc2V0CkNPTkZJR19WTEFOXzgwMjFRPW0KQ09ORklHX1ZMQU5fODAyMVFfR1ZSUD15 CkNPTkZJR19WTEFOXzgwMjFRX01WUlA9eQojIENPTkZJR19ERUNORVQgaXMgbm90IHNldApDT05G SUdfTExDPW0KIyBDT05GSUdfTExDMiBpcyBub3Qgc2V0CiMgQ09ORklHX0FUQUxLIGlzIG5vdCBz ZXQKIyBDT05GSUdfWDI1IGlzIG5vdCBzZXQKIyBDT05GSUdfTEFQQiBpcyBub3Qgc2V0CiMgQ09O RklHX1BIT05FVCBpcyBub3Qgc2V0CkNPTkZJR182TE9XUEFOPW0KIyBDT05GSUdfNkxPV1BBTl9E RUJVR0ZTIGlzIG5vdCBzZXQKQ09ORklHXzZMT1dQQU5fTkhDPW0KQ09ORklHXzZMT1dQQU5fTkhD X0RFU1Q9bQpDT05GSUdfNkxPV1BBTl9OSENfRlJBR01FTlQ9bQpDT05GSUdfNkxPV1BBTl9OSENf SE9QPW0KQ09ORklHXzZMT1dQQU5fTkhDX0lQVjY9bQpDT05GSUdfNkxPV1BBTl9OSENfTU9CSUxJ VFk9bQpDT05GSUdfNkxPV1BBTl9OSENfUk9VVElORz1tCkNPTkZJR182TE9XUEFOX05IQ19VRFA9 bQojIENPTkZJR182TE9XUEFOX0dIQ19FWFRfSERSX0hPUCBpcyBub3Qgc2V0CiMgQ09ORklHXzZM T1dQQU5fR0hDX1VEUCBpcyBub3Qgc2V0CiMgQ09ORklHXzZMT1dQQU5fR0hDX0lDTVBWNiBpcyBu b3Qgc2V0CiMgQ09ORklHXzZMT1dQQU5fR0hDX0VYVF9IRFJfREVTVCBpcyBub3Qgc2V0CiMgQ09O RklHXzZMT1dQQU5fR0hDX0VYVF9IRFJfRlJBRyBpcyBub3Qgc2V0CiMgQ09ORklHXzZMT1dQQU5f R0hDX0VYVF9IRFJfUk9VVEUgaXMgbm90IHNldApDT05GSUdfSUVFRTgwMjE1ND1tCiMgQ09ORklH X0lFRUU4MDIxNTRfTkw4MDIxNTRfRVhQRVJJTUVOVEFMIGlzIG5vdCBzZXQKQ09ORklHX0lFRUU4 MDIxNTRfU09DS0VUPW0KQ09ORklHX0lFRUU4MDIxNTRfNkxPV1BBTj1tCkNPTkZJR19NQUM4MDIx NTQ9bQpDT05GSUdfTkVUX1NDSEVEPXkKCiMKIyBRdWV1ZWluZy9TY2hlZHVsaW5nCiMKQ09ORklH X05FVF9TQ0hfQ0JRPW0KQ09ORklHX05FVF9TQ0hfSFRCPW0KQ09ORklHX05FVF9TQ0hfSEZTQz1t CkNPTkZJR19ORVRfU0NIX0FUTT1tCkNPTkZJR19ORVRfU0NIX1BSSU89bQpDT05GSUdfTkVUX1ND SF9NVUxUSVE9bQpDT05GSUdfTkVUX1NDSF9SRUQ9bQpDT05GSUdfTkVUX1NDSF9TRkI9bQpDT05G SUdfTkVUX1NDSF9TRlE9bQpDT05GSUdfTkVUX1NDSF9URVFMPW0KQ09ORklHX05FVF9TQ0hfVEJG PW0KIyBDT05GSUdfTkVUX1NDSF9DQlMgaXMgbm90IHNldAojIENPTkZJR19ORVRfU0NIX0VURiBp cyBub3Qgc2V0CiMgQ09ORklHX05FVF9TQ0hfVEFQUklPIGlzIG5vdCBzZXQKQ09ORklHX05FVF9T Q0hfR1JFRD1tCkNPTkZJR19ORVRfU0NIX0RTTUFSSz1tCkNPTkZJR19ORVRfU0NIX05FVEVNPW0K Q09ORklHX05FVF9TQ0hfRFJSPW0KQ09ORklHX05FVF9TQ0hfTVFQUklPPW0KIyBDT05GSUdfTkVU X1NDSF9TS0JQUklPIGlzIG5vdCBzZXQKQ09ORklHX05FVF9TQ0hfQ0hPS0U9bQpDT05GSUdfTkVU X1NDSF9RRlE9bQpDT05GSUdfTkVUX1NDSF9DT0RFTD1tCkNPTkZJR19ORVRfU0NIX0ZRX0NPREVM PW0KIyBDT05GSUdfTkVUX1NDSF9DQUtFIGlzIG5vdCBzZXQKQ09ORklHX05FVF9TQ0hfRlE9bQoj IENPTkZJR19ORVRfU0NIX0hIRiBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9TQ0hfUElFIGlzIG5v dCBzZXQKQ09ORklHX05FVF9TQ0hfSU5HUkVTUz1tCkNPTkZJR19ORVRfU0NIX1BMVUc9bQojIENP TkZJR19ORVRfU0NIX0VUUyBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9TQ0hfREVGQVVMVCBpcyBu b3Qgc2V0CgojCiMgQ2xhc3NpZmljYXRpb24KIwpDT05GSUdfTkVUX0NMUz15CkNPTkZJR19ORVRf Q0xTX0JBU0lDPW0KQ09ORklHX05FVF9DTFNfVENJTkRFWD1tCkNPTkZJR19ORVRfQ0xTX1JPVVRF ND1tCkNPTkZJR19ORVRfQ0xTX0ZXPW0KQ09ORklHX05FVF9DTFNfVTMyPW0KQ09ORklHX0NMU19V MzJfUEVSRj15CkNPTkZJR19DTFNfVTMyX01BUks9eQpDT05GSUdfTkVUX0NMU19SU1ZQPW0KQ09O RklHX05FVF9DTFNfUlNWUDY9bQpDT05GSUdfTkVUX0NMU19GTE9XPW0KQ09ORklHX05FVF9DTFNf Q0dST1VQPXkKQ09ORklHX05FVF9DTFNfQlBGPW0KQ09ORklHX05FVF9DTFNfRkxPV0VSPW0KQ09O RklHX05FVF9DTFNfTUFUQ0hBTEw9bQpDT05GSUdfTkVUX0VNQVRDSD15CkNPTkZJR19ORVRfRU1B VENIX1NUQUNLPTMyCkNPTkZJR19ORVRfRU1BVENIX0NNUD1tCkNPTkZJR19ORVRfRU1BVENIX05C WVRFPW0KQ09ORklHX05FVF9FTUFUQ0hfVTMyPW0KQ09ORklHX05FVF9FTUFUQ0hfTUVUQT1tCkNP TkZJR19ORVRfRU1BVENIX1RFWFQ9bQojIENPTkZJR19ORVRfRU1BVENIX0NBTklEIGlzIG5vdCBz ZXQKQ09ORklHX05FVF9FTUFUQ0hfSVBTRVQ9bQojIENPTkZJR19ORVRfRU1BVENIX0lQVCBpcyBu b3Qgc2V0CkNPTkZJR19ORVRfQ0xTX0FDVD15CkNPTkZJR19ORVRfQUNUX1BPTElDRT1tCkNPTkZJ R19ORVRfQUNUX0dBQ1Q9bQpDT05GSUdfR0FDVF9QUk9CPXkKQ09ORklHX05FVF9BQ1RfTUlSUkVE PW0KQ09ORklHX05FVF9BQ1RfU0FNUExFPW0KQ09ORklHX05FVF9BQ1RfSVBUPW0KQ09ORklHX05F VF9BQ1RfTkFUPW0KQ09ORklHX05FVF9BQ1RfUEVESVQ9bQpDT05GSUdfTkVUX0FDVF9TSU1QPW0K Q09ORklHX05FVF9BQ1RfU0tCRURJVD1tCkNPTkZJR19ORVRfQUNUX0NTVU09bQojIENPTkZJR19O RVRfQUNUX01QTFMgaXMgbm90IHNldApDT05GSUdfTkVUX0FDVF9WTEFOPW0KIyBDT05GSUdfTkVU X0FDVF9CUEYgaXMgbm90IHNldApDT05GSUdfTkVUX0FDVF9DT05OTUFSSz1tCiMgQ09ORklHX05F VF9BQ1RfQ1RJTkZPIGlzIG5vdCBzZXQKQ09ORklHX05FVF9BQ1RfU0tCTU9EPW0KIyBDT05GSUdf TkVUX0FDVF9JRkUgaXMgbm90IHNldApDT05GSUdfTkVUX0FDVF9UVU5ORUxfS0VZPW0KIyBDT05G SUdfTkVUX1RDX1NLQl9FWFQgaXMgbm90IHNldApDT05GSUdfTkVUX1NDSF9GSUZPPXkKQ09ORklH X0RDQj15CkNPTkZJR19ETlNfUkVTT0xWRVI9bQojIENPTkZJR19CQVRNQU5fQURWIGlzIG5vdCBz ZXQKQ09ORklHX09QRU5WU1dJVENIPW0KQ09ORklHX09QRU5WU1dJVENIX0dSRT1tCkNPTkZJR19P UEVOVlNXSVRDSF9WWExBTj1tCkNPTkZJR19PUEVOVlNXSVRDSF9HRU5FVkU9bQpDT05GSUdfVlNP Q0tFVFM9bQpDT05GSUdfVlNPQ0tFVFNfRElBRz1tCkNPTkZJR19WU09DS0VUU19MT09QQkFDSz1t CkNPTkZJR19WTVdBUkVfVk1DSV9WU09DS0VUUz1tCkNPTkZJR19WSVJUSU9fVlNPQ0tFVFM9bQpD T05GSUdfVklSVElPX1ZTT0NLRVRTX0NPTU1PTj1tCkNPTkZJR19IWVBFUlZfVlNPQ0tFVFM9bQpD T05GSUdfTkVUTElOS19ESUFHPW0KQ09ORklHX01QTFM9eQpDT05GSUdfTkVUX01QTFNfR1NPPXkK Q09ORklHX01QTFNfUk9VVElORz1tCkNPTkZJR19NUExTX0lQVFVOTkVMPW0KQ09ORklHX05FVF9O U0g9bQojIENPTkZJR19IU1IgaXMgbm90IHNldApDT05GSUdfTkVUX1NXSVRDSERFVj15CkNPTkZJ R19ORVRfTDNfTUFTVEVSX0RFVj15CiMgQ09ORklHX05FVF9OQ1NJIGlzIG5vdCBzZXQKQ09ORklH X1JQUz15CkNPTkZJR19SRlNfQUNDRUw9eQpDT05GSUdfWFBTPXkKIyBDT05GSUdfQ0dST1VQX05F VF9QUklPIGlzIG5vdCBzZXQKQ09ORklHX0NHUk9VUF9ORVRfQ0xBU1NJRD15CkNPTkZJR19ORVRf UlhfQlVTWV9QT0xMPXkKQ09ORklHX0JRTD15CkNPTkZJR19CUEZfSklUPXkKQ09ORklHX0JQRl9T VFJFQU1fUEFSU0VSPXkKQ09ORklHX05FVF9GTE9XX0xJTUlUPXkKCiMKIyBOZXR3b3JrIHRlc3Rp bmcKIwpDT05GSUdfTkVUX1BLVEdFTj1tCkNPTkZJR19ORVRfRFJPUF9NT05JVE9SPXkKIyBlbmQg b2YgTmV0d29yayB0ZXN0aW5nCiMgZW5kIG9mIE5ldHdvcmtpbmcgb3B0aW9ucwoKIyBDT05GSUdf SEFNUkFESU8gaXMgbm90IHNldApDT05GSUdfQ0FOPW0KQ09ORklHX0NBTl9SQVc9bQpDT05GSUdf Q0FOX0JDTT1tCkNPTkZJR19DQU5fR1c9bQojIENPTkZJR19DQU5fSjE5MzkgaXMgbm90IHNldAoK IwojIENBTiBEZXZpY2UgRHJpdmVycwojCkNPTkZJR19DQU5fVkNBTj1tCiMgQ09ORklHX0NBTl9W WENBTiBpcyBub3Qgc2V0CkNPTkZJR19DQU5fU0xDQU49bQpDT05GSUdfQ0FOX0RFVj1tCkNPTkZJ R19DQU5fQ0FMQ19CSVRUSU1JTkc9eQojIENPTkZJR19DQU5fS1ZBU0VSX1BDSUVGRCBpcyBub3Qg c2V0CkNPTkZJR19DQU5fQ19DQU49bQpDT05GSUdfQ0FOX0NfQ0FOX1BMQVRGT1JNPW0KQ09ORklH X0NBTl9DX0NBTl9QQ0k9bQpDT05GSUdfQ0FOX0NDNzcwPW0KIyBDT05GSUdfQ0FOX0NDNzcwX0lT QSBpcyBub3Qgc2V0CkNPTkZJR19DQU5fQ0M3NzBfUExBVEZPUk09bQojIENPTkZJR19DQU5fSUZJ X0NBTkZEIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX01fQ0FOIGlzIG5vdCBzZXQKIyBDT05GSUdf Q0FOX1BFQUtfUENJRUZEIGlzIG5vdCBzZXQKQ09ORklHX0NBTl9TSkExMDAwPW0KQ09ORklHX0NB Tl9FTVNfUENJPW0KIyBDT05GSUdfQ0FOX0Y4MTYwMSBpcyBub3Qgc2V0CkNPTkZJR19DQU5fS1ZB U0VSX1BDST1tCkNPTkZJR19DQU5fUEVBS19QQ0k9bQpDT05GSUdfQ0FOX1BFQUtfUENJRUM9eQpD T05GSUdfQ0FOX1BMWF9QQ0k9bQojIENPTkZJR19DQU5fU0pBMTAwMF9JU0EgaXMgbm90IHNldApD T05GSUdfQ0FOX1NKQTEwMDBfUExBVEZPUk09bQpDT05GSUdfQ0FOX1NPRlRJTkc9bQoKIwojIENB TiBTUEkgaW50ZXJmYWNlcwojCiMgQ09ORklHX0NBTl9ISTMxMVggaXMgbm90IHNldAojIENPTkZJ R19DQU5fTUNQMjUxWCBpcyBub3Qgc2V0CiMgZW5kIG9mIENBTiBTUEkgaW50ZXJmYWNlcwoKIwoj IENBTiBVU0IgaW50ZXJmYWNlcwojCkNPTkZJR19DQU5fOERFVl9VU0I9bQpDT05GSUdfQ0FOX0VN U19VU0I9bQpDT05GSUdfQ0FOX0VTRF9VU0IyPW0KIyBDT05GSUdfQ0FOX0dTX1VTQiBpcyBub3Qg c2V0CkNPTkZJR19DQU5fS1ZBU0VSX1VTQj1tCiMgQ09ORklHX0NBTl9NQ0JBX1VTQiBpcyBub3Qg c2V0CkNPTkZJR19DQU5fUEVBS19VU0I9bQojIENPTkZJR19DQU5fVUNBTiBpcyBub3Qgc2V0CiMg ZW5kIG9mIENBTiBVU0IgaW50ZXJmYWNlcwoKIyBDT05GSUdfQ0FOX0RFQlVHX0RFVklDRVMgaXMg bm90IHNldAojIGVuZCBvZiBDQU4gRGV2aWNlIERyaXZlcnMKCkNPTkZJR19CVD1tCkNPTkZJR19C VF9CUkVEUj15CkNPTkZJR19CVF9SRkNPTU09bQpDT05GSUdfQlRfUkZDT01NX1RUWT15CkNPTkZJ R19CVF9CTkVQPW0KQ09ORklHX0JUX0JORVBfTUNfRklMVEVSPXkKQ09ORklHX0JUX0JORVBfUFJP VE9fRklMVEVSPXkKQ09ORklHX0JUX0NNVFA9bQpDT05GSUdfQlRfSElEUD1tCkNPTkZJR19CVF9I Uz15CkNPTkZJR19CVF9MRT15CiMgQ09ORklHX0JUXzZMT1dQQU4gaXMgbm90IHNldAojIENPTkZJ R19CVF9MRURTIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRfU0VMRlRFU1QgaXMgbm90IHNldApDT05G SUdfQlRfREVCVUdGUz15CgojCiMgQmx1ZXRvb3RoIGRldmljZSBkcml2ZXJzCiMKQ09ORklHX0JU X0lOVEVMPW0KQ09ORklHX0JUX0JDTT1tCkNPTkZJR19CVF9SVEw9bQpDT05GSUdfQlRfSENJQlRV U0I9bQojIENPTkZJR19CVF9IQ0lCVFVTQl9BVVRPU1VTUEVORCBpcyBub3Qgc2V0CkNPTkZJR19C VF9IQ0lCVFVTQl9CQ009eQojIENPTkZJR19CVF9IQ0lCVFVTQl9NVEsgaXMgbm90IHNldApDT05G SUdfQlRfSENJQlRVU0JfUlRMPXkKQ09ORklHX0JUX0hDSUJUU0RJTz1tCkNPTkZJR19CVF9IQ0lV QVJUPW0KQ09ORklHX0JUX0hDSVVBUlRfSDQ9eQpDT05GSUdfQlRfSENJVUFSVF9CQ1NQPXkKQ09O RklHX0JUX0hDSVVBUlRfQVRIM0s9eQojIENPTkZJR19CVF9IQ0lVQVJUX0lOVEVMIGlzIG5vdCBz ZXQKIyBDT05GSUdfQlRfSENJVUFSVF9BRzZYWCBpcyBub3Qgc2V0CkNPTkZJR19CVF9IQ0lCQ00y MDNYPW0KQ09ORklHX0JUX0hDSUJQQTEwWD1tCkNPTkZJR19CVF9IQ0lCRlVTQj1tCkNPTkZJR19C VF9IQ0lWSENJPW0KQ09ORklHX0JUX01SVkw9bQpDT05GSUdfQlRfTVJWTF9TRElPPW0KQ09ORklH X0JUX0FUSDNLPW0KIyBDT05GSUdfQlRfTVRLU0RJTyBpcyBub3Qgc2V0CiMgZW5kIG9mIEJsdWV0 b290aCBkZXZpY2UgZHJpdmVycwoKIyBDT05GSUdfQUZfUlhSUEMgaXMgbm90IHNldAojIENPTkZJ R19BRl9LQ00gaXMgbm90IHNldApDT05GSUdfU1RSRUFNX1BBUlNFUj15CkNPTkZJR19GSUJfUlVM RVM9eQpDT05GSUdfV0lSRUxFU1M9eQpDT05GSUdfV0lSRUxFU1NfRVhUPXkKQ09ORklHX1dFWFRf Q09SRT15CkNPTkZJR19XRVhUX1BST0M9eQpDT05GSUdfV0VYVF9QUklWPXkKQ09ORklHX0NGRzgw MjExPW0KIyBDT05GSUdfTkw4MDIxMV9URVNUTU9ERSBpcyBub3Qgc2V0CiMgQ09ORklHX0NGRzgw MjExX0RFVkVMT1BFUl9XQVJOSU5HUyBpcyBub3Qgc2V0CiMgQ09ORklHX0NGRzgwMjExX0NFUlRJ RklDQVRJT05fT05VUyBpcyBub3Qgc2V0CkNPTkZJR19DRkc4MDIxMV9SRVFVSVJFX1NJR05FRF9S RUdEQj15CkNPTkZJR19DRkc4MDIxMV9VU0VfS0VSTkVMX1JFR0RCX0tFWVM9eQpDT05GSUdfQ0ZH ODAyMTFfREVGQVVMVF9QUz15CiMgQ09ORklHX0NGRzgwMjExX0RFQlVHRlMgaXMgbm90IHNldApD T05GSUdfQ0ZHODAyMTFfQ1JEQV9TVVBQT1JUPXkKQ09ORklHX0NGRzgwMjExX1dFWFQ9eQpDT05G SUdfTElCODAyMTE9bQojIENPTkZJR19MSUI4MDIxMV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19N QUM4MDIxMT1tCkNPTkZJR19NQUM4MDIxMV9IQVNfUkM9eQpDT05GSUdfTUFDODAyMTFfUkNfTUlO U1RSRUw9eQpDT05GSUdfTUFDODAyMTFfUkNfREVGQVVMVF9NSU5TVFJFTD15CkNPTkZJR19NQUM4 MDIxMV9SQ19ERUZBVUxUPSJtaW5zdHJlbF9odCIKQ09ORklHX01BQzgwMjExX01FU0g9eQpDT05G SUdfTUFDODAyMTFfTEVEUz15CkNPTkZJR19NQUM4MDIxMV9ERUJVR0ZTPXkKIyBDT05GSUdfTUFD ODAyMTFfTUVTU0FHRV9UUkFDSU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFDODAyMTFfREVCVUdf TUVOVSBpcyBub3Qgc2V0CkNPTkZJR19NQUM4MDIxMV9TVEFfSEFTSF9NQVhfU0laRT0wCiMgQ09O RklHX1dJTUFYIGlzIG5vdCBzZXQKQ09ORklHX1JGS0lMTD1tCkNPTkZJR19SRktJTExfTEVEUz15 CkNPTkZJR19SRktJTExfSU5QVVQ9eQojIENPTkZJR19SRktJTExfR1BJTyBpcyBub3Qgc2V0CkNP TkZJR19ORVRfOVA9eQpDT05GSUdfTkVUXzlQX1ZJUlRJTz15CiMgQ09ORklHX05FVF85UF9YRU4g aXMgbm90IHNldAojIENPTkZJR19ORVRfOVBfUkRNQSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF85 UF9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX0NBSUYgaXMgbm90IHNldApDT05GSUdfQ0VQSF9M SUI9bQojIENPTkZJR19DRVBIX0xJQl9QUkVUVFlERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19DRVBI X0xJQl9VU0VfRE5TX1JFU09MVkVSPXkKIyBDT05GSUdfTkZDIGlzIG5vdCBzZXQKQ09ORklHX1BT QU1QTEU9bQojIENPTkZJR19ORVRfSUZFIGlzIG5vdCBzZXQKQ09ORklHX0xXVFVOTkVMPXkKQ09O RklHX0xXVFVOTkVMX0JQRj15CkNPTkZJR19EU1RfQ0FDSEU9eQpDT05GSUdfR1JPX0NFTExTPXkK Q09ORklHX05FVF9TT0NLX01TRz15CkNPTkZJR19ORVRfREVWTElOSz15CkNPTkZJR19QQUdFX1BP T0w9eQpDT05GSUdfRkFJTE9WRVI9bQpDT05GSUdfRVRIVE9PTF9ORVRMSU5LPXkKQ09ORklHX0hB VkVfRUJQRl9KSVQ9eQoKIwojIERldmljZSBEcml2ZXJzCiMKQ09ORklHX0hBVkVfRUlTQT15CiMg Q09ORklHX0VJU0EgaXMgbm90IHNldApDT05GSUdfSEFWRV9QQ0k9eQpDT05GSUdfUENJPXkKQ09O RklHX1BDSV9ET01BSU5TPXkKQ09ORklHX1BDSUVQT1JUQlVTPXkKQ09ORklHX0hPVFBMVUdfUENJ X1BDSUU9eQpDT05GSUdfUENJRUFFUj15CkNPTkZJR19QQ0lFQUVSX0lOSkVDVD1tCkNPTkZJR19Q Q0lFX0VDUkM9eQpDT05GSUdfUENJRUFTUE09eQpDT05GSUdfUENJRUFTUE1fREVGQVVMVD15CiMg Q09ORklHX1BDSUVBU1BNX1BPV0VSU0FWRSBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSUVBU1BNX1BP V0VSX1NVUEVSU0FWRSBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSUVBU1BNX1BFUkZPUk1BTkNFIGlz IG5vdCBzZXQKQ09ORklHX1BDSUVfUE1FPXkKIyBDT05GSUdfUENJRV9EUEMgaXMgbm90IHNldAoj IENPTkZJR19QQ0lFX1BUTSBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSUVfQlcgaXMgbm90IHNldApD T05GSUdfUENJX01TST15CkNPTkZJR19QQ0lfTVNJX0lSUV9ET01BSU49eQpDT05GSUdfUENJX1FV SVJLUz15CiMgQ09ORklHX1BDSV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSV9SRUFMTE9D X0VOQUJMRV9BVVRPIGlzIG5vdCBzZXQKQ09ORklHX1BDSV9TVFVCPXkKIyBDT05GSUdfUENJX1BG X1NUVUIgaXMgbm90IHNldAojIENPTkZJR19YRU5fUENJREVWX0ZST05URU5EIGlzIG5vdCBzZXQK Q09ORklHX1BDSV9BVFM9eQpDT05GSUdfUENJX0xPQ0tMRVNTX0NPTkZJRz15CkNPTkZJR19QQ0lf SU9WPXkKQ09ORklHX1BDSV9QUkk9eQpDT05GSUdfUENJX1BBU0lEPXkKIyBDT05GSUdfUENJX1Ay UERNQSBpcyBub3Qgc2V0CkNPTkZJR19QQ0lfTEFCRUw9eQpDT05GSUdfUENJX0hZUEVSVj1tCkNP TkZJR19IT1RQTFVHX1BDST15CkNPTkZJR19IT1RQTFVHX1BDSV9BQ1BJPXkKQ09ORklHX0hPVFBM VUdfUENJX0FDUElfSUJNPW0KIyBDT05GSUdfSE9UUExVR19QQ0lfQ1BDSSBpcyBub3Qgc2V0CkNP TkZJR19IT1RQTFVHX1BDSV9TSFBDPXkKCiMKIyBQQ0kgY29udHJvbGxlciBkcml2ZXJzCiMKQ09O RklHX1ZNRD15CkNPTkZJR19QQ0lfSFlQRVJWX0lOVEVSRkFDRT1tCgojCiMgRGVzaWduV2FyZSBQ Q0kgQ29yZSBTdXBwb3J0CiMKIyBDT05GSUdfUENJRV9EV19QTEFUX0hPU1QgaXMgbm90IHNldAoj IENPTkZJR19QQ0lfTUVTT04gaXMgbm90IHNldAojIGVuZCBvZiBEZXNpZ25XYXJlIFBDSSBDb3Jl IFN1cHBvcnQKCiMKIyBDYWRlbmNlIFBDSWUgY29udHJvbGxlcnMgc3VwcG9ydAojCiMgZW5kIG9m IENhZGVuY2UgUENJZSBjb250cm9sbGVycyBzdXBwb3J0CiMgZW5kIG9mIFBDSSBjb250cm9sbGVy IGRyaXZlcnMKCiMKIyBQQ0kgRW5kcG9pbnQKIwojIENPTkZJR19QQ0lfRU5EUE9JTlQgaXMgbm90 IHNldAojIGVuZCBvZiBQQ0kgRW5kcG9pbnQKCiMKIyBQQ0kgc3dpdGNoIGNvbnRyb2xsZXIgZHJp dmVycwojCiMgQ09ORklHX1BDSV9TV19TV0lUQ0hURUMgaXMgbm90IHNldAojIGVuZCBvZiBQQ0kg c3dpdGNoIGNvbnRyb2xsZXIgZHJpdmVycwoKQ09ORklHX1BDQ0FSRD15CiMgQ09ORklHX1BDTUNJ QSBpcyBub3Qgc2V0CkNPTkZJR19DQVJEQlVTPXkKCiMKIyBQQy1jYXJkIGJyaWRnZXMKIwpDT05G SUdfWUVOVEE9bQpDT05GSUdfWUVOVEFfTzI9eQpDT05GSUdfWUVOVEFfUklDT0g9eQpDT05GSUdf WUVOVEFfVEk9eQpDT05GSUdfWUVOVEFfRU5FX1RVTkU9eQpDT05GSUdfWUVOVEFfVE9TSElCQT15 CiMgQ09ORklHX1JBUElESU8gaXMgbm90IHNldAoKIwojIEdlbmVyaWMgRHJpdmVyIE9wdGlvbnMK IwpDT05GSUdfVUVWRU5UX0hFTFBFUj15CkNPTkZJR19VRVZFTlRfSEVMUEVSX1BBVEg9IiIKQ09O RklHX0RFVlRNUEZTPXkKQ09ORklHX0RFVlRNUEZTX01PVU5UPXkKQ09ORklHX1NUQU5EQUxPTkU9 eQpDT05GSUdfUFJFVkVOVF9GSVJNV0FSRV9CVUlMRD15CgojCiMgRmlybXdhcmUgbG9hZGVyCiMK Q09ORklHX0ZXX0xPQURFUj15CkNPTkZJR19GV19MT0FERVJfUEFHRURfQlVGPXkKQ09ORklHX0VY VFJBX0ZJUk1XQVJFPSIiCkNPTkZJR19GV19MT0FERVJfVVNFUl9IRUxQRVI9eQojIENPTkZJR19G V19MT0FERVJfVVNFUl9IRUxQRVJfRkFMTEJBQ0sgaXMgbm90IHNldAojIENPTkZJR19GV19MT0FE RVJfQ09NUFJFU1MgaXMgbm90IHNldApDT05GSUdfRldfQ0FDSEU9eQojIGVuZCBvZiBGaXJtd2Fy ZSBsb2FkZXIKCkNPTkZJR19XQU5UX0RFVl9DT1JFRFVNUD15CkNPTkZJR19BTExPV19ERVZfQ09S RURVTVA9eQpDT05GSUdfREVWX0NPUkVEVU1QPXkKIyBDT05GSUdfREVCVUdfRFJJVkVSIGlzIG5v dCBzZXQKIyBDT05GSUdfREVCVUdfREVWUkVTIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfVEVT VF9EUklWRVJfUkVNT1ZFIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9BU1lOQ19EUklWRVJfUFJP QkUgaXMgbm90IHNldApDT05GSUdfU1lTX0hZUEVSVklTT1I9eQpDT05GSUdfR0VORVJJQ19DUFVf QVVUT1BST0JFPXkKQ09ORklHX0dFTkVSSUNfQ1BVX1ZVTE5FUkFCSUxJVElFUz15CkNPTkZJR19S RUdNQVA9eQpDT05GSUdfUkVHTUFQX0kyQz1tCkNPTkZJR19SRUdNQVBfU1BJPW0KQ09ORklHX1JF R01BUF9JUlE9eQpDT05GSUdfRE1BX1NIQVJFRF9CVUZGRVI9eQojIENPTkZJR19ETUFfRkVOQ0Vf VFJBQ0UgaXMgbm90IHNldAojIGVuZCBvZiBHZW5lcmljIERyaXZlciBPcHRpb25zCgojCiMgQnVz IGRldmljZXMKIwojIGVuZCBvZiBCdXMgZGV2aWNlcwoKQ09ORklHX0NPTk5FQ1RPUj15CkNPTkZJ R19QUk9DX0VWRU5UUz15CiMgQ09ORklHX0dOU1MgaXMgbm90IHNldApDT05GSUdfTVREPW0KIyBD T05GSUdfTVREX1RFU1RTIGlzIG5vdCBzZXQKCiMKIyBQYXJ0aXRpb24gcGFyc2VycwojCiMgQ09O RklHX01URF9BUjdfUEFSVFMgaXMgbm90IHNldAojIENPTkZJR19NVERfQ01ETElORV9QQVJUUyBp cyBub3Qgc2V0CiMgQ09ORklHX01URF9SRURCT09UX1BBUlRTIGlzIG5vdCBzZXQKIyBlbmQgb2Yg UGFydGl0aW9uIHBhcnNlcnMKCiMKIyBVc2VyIE1vZHVsZXMgQW5kIFRyYW5zbGF0aW9uIExheWVy cwojCkNPTkZJR19NVERfQkxLREVWUz1tCkNPTkZJR19NVERfQkxPQ0s9bQojIENPTkZJR19NVERf QkxPQ0tfUk8gaXMgbm90IHNldAojIENPTkZJR19GVEwgaXMgbm90IHNldAojIENPTkZJR19ORlRM IGlzIG5vdCBzZXQKIyBDT05GSUdfSU5GVEwgaXMgbm90IHNldAojIENPTkZJR19SRkRfRlRMIGlz IG5vdCBzZXQKIyBDT05GSUdfU1NGREMgaXMgbm90IHNldAojIENPTkZJR19TTV9GVEwgaXMgbm90 IHNldAojIENPTkZJR19NVERfT09QUyBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9TV0FQIGlzIG5v dCBzZXQKIyBDT05GSUdfTVREX1BBUlRJVElPTkVEX01BU1RFUiBpcyBub3Qgc2V0CgojCiMgUkFN L1JPTS9GbGFzaCBjaGlwIGRyaXZlcnMKIwojIENPTkZJR19NVERfQ0ZJIGlzIG5vdCBzZXQKIyBD T05GSUdfTVREX0pFREVDUFJPQkUgaXMgbm90IHNldApDT05GSUdfTVREX01BUF9CQU5LX1dJRFRI XzE9eQpDT05GSUdfTVREX01BUF9CQU5LX1dJRFRIXzI9eQpDT05GSUdfTVREX01BUF9CQU5LX1dJ RFRIXzQ9eQpDT05GSUdfTVREX0NGSV9JMT15CkNPTkZJR19NVERfQ0ZJX0kyPXkKIyBDT05GSUdf TVREX1JBTSBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9ST00gaXMgbm90IHNldAojIENPTkZJR19N VERfQUJTRU5UIGlzIG5vdCBzZXQKIyBlbmQgb2YgUkFNL1JPTS9GbGFzaCBjaGlwIGRyaXZlcnMK CiMKIyBNYXBwaW5nIGRyaXZlcnMgZm9yIGNoaXAgYWNjZXNzCiMKIyBDT05GSUdfTVREX0NPTVBM RVhfTUFQUElOR1MgaXMgbm90IHNldAojIENPTkZJR19NVERfSU5URUxfVlJfTk9SIGlzIG5vdCBz ZXQKIyBDT05GSUdfTVREX1BMQVRSQU0gaXMgbm90IHNldAojIGVuZCBvZiBNYXBwaW5nIGRyaXZl cnMgZm9yIGNoaXAgYWNjZXNzCgojCiMgU2VsZi1jb250YWluZWQgTVREIGRldmljZSBkcml2ZXJz CiMKIyBDT05GSUdfTVREX1BNQzU1MSBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9EQVRBRkxBU0gg aXMgbm90IHNldAojIENPTkZJR19NVERfTUNIUDIzSzI1NiBpcyBub3Qgc2V0CiMgQ09ORklHX01U RF9TU1QyNUwgaXMgbm90IHNldAojIENPTkZJR19NVERfU0xSQU0gaXMgbm90IHNldAojIENPTkZJ R19NVERfUEhSQU0gaXMgbm90IHNldAojIENPTkZJR19NVERfTVREUkFNIGlzIG5vdCBzZXQKIyBD T05GSUdfTVREX0JMT0NLMk1URCBpcyBub3Qgc2V0CgojCiMgRGlzay1Pbi1DaGlwIERldmljZSBE cml2ZXJzCiMKIyBDT05GSUdfTVREX0RPQ0czIGlzIG5vdCBzZXQKIyBlbmQgb2YgU2VsZi1jb250 YWluZWQgTVREIGRldmljZSBkcml2ZXJzCgojIENPTkZJR19NVERfT05FTkFORCBpcyBub3Qgc2V0 CiMgQ09ORklHX01URF9SQVdfTkFORCBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9TUElfTkFORCBp cyBub3Qgc2V0CgojCiMgTFBERFIgJiBMUEREUjIgUENNIG1lbW9yeSBkcml2ZXJzCiMKIyBDT05G SUdfTVREX0xQRERSIGlzIG5vdCBzZXQKIyBlbmQgb2YgTFBERFIgJiBMUEREUjIgUENNIG1lbW9y eSBkcml2ZXJzCgojIENPTkZJR19NVERfU1BJX05PUiBpcyBub3Qgc2V0CkNPTkZJR19NVERfVUJJ PW0KQ09ORklHX01URF9VQklfV0xfVEhSRVNIT0xEPTQwOTYKQ09ORklHX01URF9VQklfQkVCX0xJ TUlUPTIwCiMgQ09ORklHX01URF9VQklfRkFTVE1BUCBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9V QklfR0xVRUJJIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1VCSV9CTE9DSyBpcyBub3Qgc2V0CiMg Q09ORklHX01URF9IWVBFUkJVUyBpcyBub3Qgc2V0CiMgQ09ORklHX09GIGlzIG5vdCBzZXQKQ09O RklHX0FSQ0hfTUlHSFRfSEFWRV9QQ19QQVJQT1JUPXkKQ09ORklHX1BBUlBPUlQ9bQpDT05GSUdf UEFSUE9SVF9QQz1tCkNPTkZJR19QQVJQT1JUX1NFUklBTD1tCiMgQ09ORklHX1BBUlBPUlRfUENf RklGTyBpcyBub3Qgc2V0CiMgQ09ORklHX1BBUlBPUlRfUENfU1VQRVJJTyBpcyBub3Qgc2V0CiMg Q09ORklHX1BBUlBPUlRfQVg4ODc5NiBpcyBub3Qgc2V0CkNPTkZJR19QQVJQT1JUXzEyODQ9eQpD T05GSUdfUEFSUE9SVF9OT1RfUEM9eQpDT05GSUdfUE5QPXkKIyBDT05GSUdfUE5QX0RFQlVHX01F U1NBR0VTIGlzIG5vdCBzZXQKCiMKIyBQcm90b2NvbHMKIwpDT05GSUdfUE5QQUNQST15CkNPTkZJ R19CTEtfREVWPXkKQ09ORklHX0JMS19ERVZfTlVMTF9CTEs9bQpDT05GSUdfQkxLX0RFVl9OVUxM X0JMS19GQVVMVF9JTkpFQ1RJT049eQpDT05GSUdfQkxLX0RFVl9GRD1tCkNPTkZJR19DRFJPTT1t CiMgQ09ORklHX1BBUklERSBpcyBub3Qgc2V0CkNPTkZJR19CTEtfREVWX1BDSUVTU0RfTVRJUDMy WFg9bQojIENPTkZJR19aUkFNIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0RFVl9VTUVNIGlzIG5v dCBzZXQKQ09ORklHX0JMS19ERVZfTE9PUD1tCkNPTkZJR19CTEtfREVWX0xPT1BfTUlOX0NPVU5U PTAKIyBDT05GSUdfQkxLX0RFVl9DUllQVE9MT09QIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0RF Vl9EUkJEIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfTkJEPW0KIyBDT05GSUdfQkxLX0RFVl9T S0QgaXMgbm90IHNldApDT05GSUdfQkxLX0RFVl9TWDg9bQpDT05GSUdfQkxLX0RFVl9SQU09bQpD T05GSUdfQkxLX0RFVl9SQU1fQ09VTlQ9MTYKQ09ORklHX0JMS19ERVZfUkFNX1NJWkU9MTYzODQK Q09ORklHX0NEUk9NX1BLVENEVkQ9bQpDT05GSUdfQ0RST01fUEtUQ0RWRF9CVUZGRVJTPTgKIyBD T05GSUdfQ0RST01fUEtUQ0RWRF9XQ0FDSEUgaXMgbm90IHNldApDT05GSUdfQVRBX09WRVJfRVRI PW0KQ09ORklHX1hFTl9CTEtERVZfRlJPTlRFTkQ9bQpDT05GSUdfVklSVElPX0JMSz15CkNPTkZJ R19CTEtfREVWX1JCRD1tCiMgQ09ORklHX0JMS19ERVZfUlNYWCBpcyBub3Qgc2V0CgojCiMgTlZN RSBTdXBwb3J0CiMKQ09ORklHX05WTUVfQ09SRT1tCkNPTkZJR19CTEtfREVWX05WTUU9bQpDT05G SUdfTlZNRV9NVUxUSVBBVEg9eQojIENPTkZJR19OVk1FX0hXTU9OIGlzIG5vdCBzZXQKQ09ORklH X05WTUVfRkFCUklDUz1tCiMgQ09ORklHX05WTUVfUkRNQSBpcyBub3Qgc2V0CkNPTkZJR19OVk1F X0ZDPW0KIyBDT05GSUdfTlZNRV9UQ1AgaXMgbm90IHNldApDT05GSUdfTlZNRV9UQVJHRVQ9bQpD T05GSUdfTlZNRV9UQVJHRVRfTE9PUD1tCiMgQ09ORklHX05WTUVfVEFSR0VUX1JETUEgaXMgbm90 IHNldApDT05GSUdfTlZNRV9UQVJHRVRfRkM9bQpDT05GSUdfTlZNRV9UQVJHRVRfRkNMT09QPW0K IyBDT05GSUdfTlZNRV9UQVJHRVRfVENQIGlzIG5vdCBzZXQKIyBlbmQgb2YgTlZNRSBTdXBwb3J0 CgojCiMgTWlzYyBkZXZpY2VzCiMKQ09ORklHX1NFTlNPUlNfTElTM0xWMDJEPW0KIyBDT05GSUdf QUQ1MjVYX0RQT1QgaXMgbm90IHNldAojIENPTkZJR19EVU1NWV9JUlEgaXMgbm90IHNldAojIENP TkZJR19JQk1fQVNNIGlzIG5vdCBzZXQKIyBDT05GSUdfUEhBTlRPTSBpcyBub3Qgc2V0CkNPTkZJ R19USUZNX0NPUkU9bQpDT05GSUdfVElGTV83WFgxPW0KIyBDT05GSUdfSUNTOTMyUzQwMSBpcyBu b3Qgc2V0CkNPTkZJR19FTkNMT1NVUkVfU0VSVklDRVM9bQpDT05GSUdfU0dJX1hQPW0KQ09ORklH X0hQX0lMTz1tCkNPTkZJR19TR0lfR1JVPW0KIyBDT05GSUdfU0dJX0dSVV9ERUJVRyBpcyBub3Qg c2V0CkNPTkZJR19BUERTOTgwMkFMUz1tCkNPTkZJR19JU0wyOTAwMz1tCkNPTkZJR19JU0wyOTAy MD1tCkNPTkZJR19TRU5TT1JTX1RTTDI1NTA9bQpDT05GSUdfU0VOU09SU19CSDE3NzA9bQpDT05G SUdfU0VOU09SU19BUERTOTkwWD1tCiMgQ09ORklHX0hNQzYzNTIgaXMgbm90IHNldAojIENPTkZJ R19EUzE2ODIgaXMgbm90IHNldApDT05GSUdfVk1XQVJFX0JBTExPT049bQojIENPTkZJR19MQVRU SUNFX0VDUDNfQ09ORklHIGlzIG5vdCBzZXQKIyBDT05GSUdfU1JBTSBpcyBub3Qgc2V0CiMgQ09O RklHX1BDSV9FTkRQT0lOVF9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfWElMSU5YX1NERkVDIGlz IG5vdCBzZXQKQ09ORklHX1BWUEFOSUM9eQojIENPTkZJR19DMlBPUlQgaXMgbm90IHNldAoKIwoj IEVFUFJPTSBzdXBwb3J0CiMKQ09ORklHX0VFUFJPTV9BVDI0PW0KIyBDT05GSUdfRUVQUk9NX0FU MjUgaXMgbm90IHNldApDT05GSUdfRUVQUk9NX0xFR0FDWT1tCkNPTkZJR19FRVBST01fTUFYNjg3 NT1tCkNPTkZJR19FRVBST01fOTNDWDY9bQojIENPTkZJR19FRVBST01fOTNYWDQ2IGlzIG5vdCBz ZXQKIyBDT05GSUdfRUVQUk9NX0lEVF84OUhQRVNYIGlzIG5vdCBzZXQKIyBDT05GSUdfRUVQUk9N X0VFMTAwNCBpcyBub3Qgc2V0CiMgZW5kIG9mIEVFUFJPTSBzdXBwb3J0CgpDT05GSUdfQ0I3MTBf Q09SRT1tCiMgQ09ORklHX0NCNzEwX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0NCNzEwX0RFQlVH X0FTU1VNUFRJT05TPXkKCiMKIyBUZXhhcyBJbnN0cnVtZW50cyBzaGFyZWQgdHJhbnNwb3J0IGxp bmUgZGlzY2lwbGluZQojCiMgQ09ORklHX1RJX1NUIGlzIG5vdCBzZXQKIyBlbmQgb2YgVGV4YXMg SW5zdHJ1bWVudHMgc2hhcmVkIHRyYW5zcG9ydCBsaW5lIGRpc2NpcGxpbmUKCkNPTkZJR19TRU5T T1JTX0xJUzNfSTJDPW0KQ09ORklHX0FMVEVSQV9TVEFQTD1tCkNPTkZJR19JTlRFTF9NRUk9bQpD T05GSUdfSU5URUxfTUVJX01FPW0KIyBDT05GSUdfSU5URUxfTUVJX1RYRSBpcyBub3Qgc2V0CiMg Q09ORklHX0lOVEVMX01FSV9IRENQIGlzIG5vdCBzZXQKQ09ORklHX1ZNV0FSRV9WTUNJPW0KCiMK IyBJbnRlbCBNSUMgJiByZWxhdGVkIHN1cHBvcnQKIwojIENPTkZJR19JTlRFTF9NSUNfQlVTIGlz IG5vdCBzZXQKIyBDT05GSUdfU0NJRl9CVVMgaXMgbm90IHNldAojIENPTkZJR19WT1BfQlVTIGlz IG5vdCBzZXQKIyBlbmQgb2YgSW50ZWwgTUlDICYgcmVsYXRlZCBzdXBwb3J0CgojIENPTkZJR19H RU5XUUUgaXMgbm90IHNldAojIENPTkZJR19FQ0hPIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlTQ19B TENPUl9QQ0kgaXMgbm90IHNldAojIENPTkZJR19NSVNDX1JUU1hfUENJIGlzIG5vdCBzZXQKIyBD T05GSUdfTUlTQ19SVFNYX1VTQiBpcyBub3Qgc2V0CiMgQ09ORklHX0hBQkFOQV9BSSBpcyBub3Qg c2V0CiMgZW5kIG9mIE1pc2MgZGV2aWNlcwoKQ09ORklHX0hBVkVfSURFPXkKIyBDT05GSUdfSURF IGlzIG5vdCBzZXQKCiMKIyBTQ1NJIGRldmljZSBzdXBwb3J0CiMKQ09ORklHX1NDU0lfTU9EPXkK Q09ORklHX1JBSURfQVRUUlM9bQpDT05GSUdfU0NTST15CkNPTkZJR19TQ1NJX0RNQT15CkNPTkZJ R19TQ1NJX05FVExJTks9eQpDT05GSUdfU0NTSV9QUk9DX0ZTPXkKCiMKIyBTQ1NJIHN1cHBvcnQg dHlwZSAoZGlzaywgdGFwZSwgQ0QtUk9NKQojCkNPTkZJR19CTEtfREVWX1NEPW0KQ09ORklHX0NI Ul9ERVZfU1Q9bQpDT05GSUdfQkxLX0RFVl9TUj1tCkNPTkZJR19CTEtfREVWX1NSX1ZFTkRPUj15 CkNPTkZJR19DSFJfREVWX1NHPW0KQ09ORklHX0NIUl9ERVZfU0NIPW0KQ09ORklHX1NDU0lfRU5D TE9TVVJFPW0KQ09ORklHX1NDU0lfQ09OU1RBTlRTPXkKQ09ORklHX1NDU0lfTE9HR0lORz15CkNP TkZJR19TQ1NJX1NDQU5fQVNZTkM9eQoKIwojIFNDU0kgVHJhbnNwb3J0cwojCkNPTkZJR19TQ1NJ X1NQSV9BVFRSUz1tCkNPTkZJR19TQ1NJX0ZDX0FUVFJTPW0KQ09ORklHX1NDU0lfSVNDU0lfQVRU UlM9bQpDT05GSUdfU0NTSV9TQVNfQVRUUlM9bQpDT05GSUdfU0NTSV9TQVNfTElCU0FTPW0KQ09O RklHX1NDU0lfU0FTX0FUQT15CkNPTkZJR19TQ1NJX1NBU19IT1NUX1NNUD15CkNPTkZJR19TQ1NJ X1NSUF9BVFRSUz1tCiMgZW5kIG9mIFNDU0kgVHJhbnNwb3J0cwoKQ09ORklHX1NDU0lfTE9XTEVW RUw9eQpDT05GSUdfSVNDU0lfVENQPW0KQ09ORklHX0lTQ1NJX0JPT1RfU1lTRlM9bQpDT05GSUdf U0NTSV9DWEdCM19JU0NTST1tCkNPTkZJR19TQ1NJX0NYR0I0X0lTQ1NJPW0KQ09ORklHX1NDU0lf Qk5YMl9JU0NTST1tCkNPTkZJR19TQ1NJX0JOWDJYX0ZDT0U9bQpDT05GSUdfQkUySVNDU0k9bQoj IENPTkZJR19CTEtfREVWXzNXX1hYWFhfUkFJRCBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX0hQU0E9 bQpDT05GSUdfU0NTSV8zV185WFhYPW0KQ09ORklHX1NDU0lfM1dfU0FTPW0KIyBDT05GSUdfU0NT SV9BQ0FSRCBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX0FBQ1JBSUQ9bQojIENPTkZJR19TQ1NJX0FJ QzdYWFggaXMgbm90IHNldApDT05GSUdfU0NTSV9BSUM3OVhYPW0KQ09ORklHX0FJQzc5WFhfQ01E U19QRVJfREVWSUNFPTQKQ09ORklHX0FJQzc5WFhfUkVTRVRfREVMQVlfTVM9MTUwMDAKIyBDT05G SUdfQUlDNzlYWF9ERUJVR19FTkFCTEUgaXMgbm90IHNldApDT05GSUdfQUlDNzlYWF9ERUJVR19N QVNLPTAKIyBDT05GSUdfQUlDNzlYWF9SRUdfUFJFVFRZX1BSSU5UIGlzIG5vdCBzZXQKIyBDT05G SUdfU0NTSV9BSUM5NFhYIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfTVZTQVM9bQojIENPTkZJR19T Q1NJX01WU0FTX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfTVZTQVNfVEFTS0xFVD15CkNP TkZJR19TQ1NJX01WVU1JPW0KIyBDT05GSUdfU0NTSV9EUFRfSTJPIGlzIG5vdCBzZXQKIyBDT05G SUdfU0NTSV9BRFZBTlNZUyBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX0FSQ01TUj1tCiMgQ09ORklH X1NDU0lfRVNBUzJSIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVHQVJBSURfTkVXR0VOIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUVHQVJBSURfTEVHQUNZIGlzIG5vdCBzZXQKQ09ORklHX01FR0FSQUlEX1NB Uz1tCkNPTkZJR19TQ1NJX01QVDNTQVM9bQpDT05GSUdfU0NTSV9NUFQyU0FTX01BWF9TR0U9MTI4 CkNPTkZJR19TQ1NJX01QVDNTQVNfTUFYX1NHRT0xMjgKQ09ORklHX1NDU0lfTVBUMlNBUz1tCiMg Q09ORklHX1NDU0lfU01BUlRQUUkgaXMgbm90IHNldApDT05GSUdfU0NTSV9VRlNIQ0Q9bQpDT05G SUdfU0NTSV9VRlNIQ0RfUENJPW0KIyBDT05GSUdfU0NTSV9VRlNfRFdDX1RDX1BDSSBpcyBub3Qg c2V0CiMgQ09ORklHX1NDU0lfVUZTSENEX1BMQVRGT1JNIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NT SV9VRlNfQlNHIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSFBUSU9QPW0KIyBDT05GSUdfU0NTSV9C VVNMT0dJQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfTVlSQiBpcyBub3Qgc2V0CiMgQ09ORklH X1NDU0lfTVlSUyBpcyBub3Qgc2V0CkNPTkZJR19WTVdBUkVfUFZTQ1NJPW0KIyBDT05GSUdfWEVO X1NDU0lfRlJPTlRFTkQgaXMgbm90IHNldApDT05GSUdfSFlQRVJWX1NUT1JBR0U9bQpDT05GSUdf TElCRkM9bQpDT05GSUdfTElCRkNPRT1tCkNPTkZJR19GQ09FPW0KQ09ORklHX0ZDT0VfRk5JQz1t CiMgQ09ORklHX1NDU0lfU05JQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfRE1YMzE5MUQgaXMg bm90IHNldAojIENPTkZJR19TQ1NJX0ZET01BSU5fUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NT SV9HRFRIIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSVNDST1tCiMgQ09ORklHX1NDU0lfSVBTIGlz IG5vdCBzZXQKQ09ORklHX1NDU0lfSU5JVElPPW0KIyBDT05GSUdfU0NTSV9JTklBMTAwIGlzIG5v dCBzZXQKIyBDT05GSUdfU0NTSV9QUEEgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0lNTSBpcyBu b3Qgc2V0CkNPTkZJR19TQ1NJX1NURVg9bQojIENPTkZJR19TQ1NJX1NZTTUzQzhYWF8yIGlzIG5v dCBzZXQKIyBDT05GSUdfU0NTSV9JUFIgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX1FMT0dJQ18x MjgwIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfUUxBX0ZDPW0KQ09ORklHX1RDTV9RTEEyWFhYPW0K IyBDT05GSUdfVENNX1FMQTJYWFhfREVCVUcgaXMgbm90IHNldApDT05GSUdfU0NTSV9RTEFfSVND U0k9bQojIENPTkZJR19RRURJIGlzIG5vdCBzZXQKIyBDT05GSUdfUUVERiBpcyBub3Qgc2V0CiMg Q09ORklHX1NDU0lfTFBGQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfREMzOTV4IGlzIG5vdCBz ZXQKIyBDT05GSUdfU0NTSV9BTTUzQzk3NCBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfV0Q3MTlY IGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfREVCVUc9bQpDT05GSUdfU0NTSV9QTUNSQUlEPW0KQ09O RklHX1NDU0lfUE04MDAxPW0KIyBDT05GSUdfU0NTSV9CRkFfRkMgaXMgbm90IHNldApDT05GSUdf U0NTSV9WSVJUSU89bQojIENPTkZJR19TQ1NJX0NIRUxTSU9fRkNPRSBpcyBub3Qgc2V0CkNPTkZJ R19TQ1NJX0RIPXkKQ09ORklHX1NDU0lfREhfUkRBQz15CkNPTkZJR19TQ1NJX0RIX0hQX1NXPXkK Q09ORklHX1NDU0lfREhfRU1DPXkKQ09ORklHX1NDU0lfREhfQUxVQT15CiMgZW5kIG9mIFNDU0kg ZGV2aWNlIHN1cHBvcnQKCkNPTkZJR19BVEE9bQpDT05GSUdfU0FUQV9IT1NUPXkKQ09ORklHX1BB VEFfVElNSU5HUz15CkNPTkZJR19BVEFfVkVSQk9TRV9FUlJPUj15CkNPTkZJR19BVEFfRk9SQ0U9 eQpDT05GSUdfQVRBX0FDUEk9eQojIENPTkZJR19TQVRBX1pQT0REIGlzIG5vdCBzZXQKQ09ORklH X1NBVEFfUE1QPXkKCiMKIyBDb250cm9sbGVycyB3aXRoIG5vbi1TRkYgbmF0aXZlIGludGVyZmFj ZQojCkNPTkZJR19TQVRBX0FIQ0k9bQpDT05GSUdfU0FUQV9NT0JJTEVfTFBNX1BPTElDWT0wCkNP TkZJR19TQVRBX0FIQ0lfUExBVEZPUk09bQojIENPTkZJR19TQVRBX0lOSUMxNjJYIGlzIG5vdCBz ZXQKQ09ORklHX1NBVEFfQUNBUkRfQUhDST1tCkNPTkZJR19TQVRBX1NJTDI0PW0KQ09ORklHX0FU QV9TRkY9eQoKIwojIFNGRiBjb250cm9sbGVycyB3aXRoIGN1c3RvbSBETUEgaW50ZXJmYWNlCiMK Q09ORklHX1BEQ19BRE1BPW0KQ09ORklHX1NBVEFfUVNUT1I9bQpDT05GSUdfU0FUQV9TWDQ9bQpD T05GSUdfQVRBX0JNRE1BPXkKCiMKIyBTQVRBIFNGRiBjb250cm9sbGVycyB3aXRoIEJNRE1BCiMK Q09ORklHX0FUQV9QSUlYPW0KIyBDT05GSUdfU0FUQV9EV0MgaXMgbm90IHNldApDT05GSUdfU0FU QV9NVj1tCkNPTkZJR19TQVRBX05WPW0KQ09ORklHX1NBVEFfUFJPTUlTRT1tCkNPTkZJR19TQVRB X1NJTD1tCkNPTkZJR19TQVRBX1NJUz1tCkNPTkZJR19TQVRBX1NWVz1tCkNPTkZJR19TQVRBX1VM ST1tCkNPTkZJR19TQVRBX1ZJQT1tCkNPTkZJR19TQVRBX1ZJVEVTU0U9bQoKIwojIFBBVEEgU0ZG IGNvbnRyb2xsZXJzIHdpdGggQk1ETUEKIwpDT05GSUdfUEFUQV9BTEk9bQpDT05GSUdfUEFUQV9B TUQ9bQpDT05GSUdfUEFUQV9BUlRPUD1tCkNPTkZJR19QQVRBX0FUSUlYUD1tCkNPTkZJR19QQVRB X0FUUDg2N1g9bQpDT05GSUdfUEFUQV9DTUQ2NFg9bQojIENPTkZJR19QQVRBX0NZUFJFU1MgaXMg bm90IHNldAojIENPTkZJR19QQVRBX0VGQVIgaXMgbm90IHNldApDT05GSUdfUEFUQV9IUFQzNjY9 bQpDT05GSUdfUEFUQV9IUFQzN1g9bQpDT05GSUdfUEFUQV9IUFQzWDJOPW0KQ09ORklHX1BBVEFf SFBUM1gzPW0KIyBDT05GSUdfUEFUQV9IUFQzWDNfRE1BIGlzIG5vdCBzZXQKQ09ORklHX1BBVEFf SVQ4MjEzPW0KQ09ORklHX1BBVEFfSVQ4MjFYPW0KQ09ORklHX1BBVEFfSk1JQ1JPTj1tCkNPTkZJ R19QQVRBX01BUlZFTEw9bQpDT05GSUdfUEFUQV9ORVRDRUxMPW0KQ09ORklHX1BBVEFfTklOSkEz Mj1tCiMgQ09ORklHX1BBVEFfTlM4NzQxNSBpcyBub3Qgc2V0CkNPTkZJR19QQVRBX09MRFBJSVg9 bQojIENPTkZJR19QQVRBX09QVElETUEgaXMgbm90IHNldApDT05GSUdfUEFUQV9QREMyMDI3WD1t CkNPTkZJR19QQVRBX1BEQ19PTEQ9bQojIENPTkZJR19QQVRBX1JBRElTWVMgaXMgbm90IHNldApD T05GSUdfUEFUQV9SREM9bQpDT05GSUdfUEFUQV9TQ0g9bQpDT05GSUdfUEFUQV9TRVJWRVJXT1JL Uz1tCkNPTkZJR19QQVRBX1NJTDY4MD1tCkNPTkZJR19QQVRBX1NJUz1tCkNPTkZJR19QQVRBX1RP U0hJQkE9bQojIENPTkZJR19QQVRBX1RSSUZMRVggaXMgbm90IHNldApDT05GSUdfUEFUQV9WSUE9 bQojIENPTkZJR19QQVRBX1dJTkJPTkQgaXMgbm90IHNldAoKIwojIFBJTy1vbmx5IFNGRiBjb250 cm9sbGVycwojCiMgQ09ORklHX1BBVEFfQ01ENjQwX1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX1BB VEFfTVBJSVggaXMgbm90IHNldAojIENPTkZJR19QQVRBX05TODc0MTAgaXMgbm90IHNldAojIENP TkZJR19QQVRBX09QVEkgaXMgbm90IHNldAojIENPTkZJR19QQVRBX1BMQVRGT1JNIGlzIG5vdCBz ZXQKIyBDT05GSUdfUEFUQV9SWjEwMDAgaXMgbm90IHNldAoKIwojIEdlbmVyaWMgZmFsbGJhY2sg LyBsZWdhY3kgZHJpdmVycwojCkNPTkZJR19QQVRBX0FDUEk9bQpDT05GSUdfQVRBX0dFTkVSSUM9 bQojIENPTkZJR19QQVRBX0xFR0FDWSBpcyBub3Qgc2V0CkNPTkZJR19NRD15CkNPTkZJR19CTEtf REVWX01EPXkKQ09ORklHX01EX0FVVE9ERVRFQ1Q9eQpDT05GSUdfTURfTElORUFSPW0KQ09ORklH X01EX1JBSUQwPW0KQ09ORklHX01EX1JBSUQxPW0KQ09ORklHX01EX1JBSUQxMD1tCkNPTkZJR19N RF9SQUlENDU2PW0KQ09ORklHX01EX01VTFRJUEFUSD1tCkNPTkZJR19NRF9GQVVMVFk9bQojIENP TkZJR19NRF9DTFVTVEVSIGlzIG5vdCBzZXQKIyBDT05GSUdfQkNBQ0hFIGlzIG5vdCBzZXQKQ09O RklHX0JMS19ERVZfRE1fQlVJTFRJTj15CkNPTkZJR19CTEtfREVWX0RNPW0KQ09ORklHX0RNX0RF QlVHPXkKQ09ORklHX0RNX0JVRklPPW0KIyBDT05GSUdfRE1fREVCVUdfQkxPQ0tfTUFOQUdFUl9M T0NLSU5HIGlzIG5vdCBzZXQKQ09ORklHX0RNX0JJT19QUklTT049bQpDT05GSUdfRE1fUEVSU0lT VEVOVF9EQVRBPW0KIyBDT05GSUdfRE1fVU5TVFJJUEVEIGlzIG5vdCBzZXQKQ09ORklHX0RNX0NS WVBUPW0KQ09ORklHX0RNX1NOQVBTSE9UPW0KQ09ORklHX0RNX1RISU5fUFJPVklTSU9OSU5HPW0K Q09ORklHX0RNX0NBQ0hFPW0KQ09ORklHX0RNX0NBQ0hFX1NNUT1tCiMgQ09ORklHX0RNX1dSSVRF Q0FDSEUgaXMgbm90IHNldApDT05GSUdfRE1fRVJBPW0KIyBDT05GSUdfRE1fQ0xPTkUgaXMgbm90 IHNldApDT05GSUdfRE1fTUlSUk9SPW0KQ09ORklHX0RNX0xPR19VU0VSU1BBQ0U9bQpDT05GSUdf RE1fUkFJRD1tCkNPTkZJR19ETV9aRVJPPW0KQ09ORklHX0RNX01VTFRJUEFUSD1tCkNPTkZJR19E TV9NVUxUSVBBVEhfUUw9bQpDT05GSUdfRE1fTVVMVElQQVRIX1NUPW0KQ09ORklHX0RNX0RFTEFZ PW0KIyBDT05GSUdfRE1fRFVTVCBpcyBub3Qgc2V0CkNPTkZJR19ETV9VRVZFTlQ9eQpDT05GSUdf RE1fRkxBS0VZPW0KQ09ORklHX0RNX1ZFUklUWT1tCiMgQ09ORklHX0RNX1ZFUklUWV9WRVJJRllf Uk9PVEhBU0hfU0lHIGlzIG5vdCBzZXQKIyBDT05GSUdfRE1fVkVSSVRZX0ZFQyBpcyBub3Qgc2V0 CkNPTkZJR19ETV9TV0lUQ0g9bQpDT05GSUdfRE1fTE9HX1dSSVRFUz1tCiMgQ09ORklHX0RNX0lO VEVHUklUWSBpcyBub3Qgc2V0CiMgQ09ORklHX0RNX1pPTkVEIGlzIG5vdCBzZXQKQ09ORklHX1RB UkdFVF9DT1JFPW0KQ09ORklHX1RDTV9JQkxPQ0s9bQpDT05GSUdfVENNX0ZJTEVJTz1tCkNPTkZJ R19UQ01fUFNDU0k9bQpDT05GSUdfVENNX1VTRVIyPW0KQ09ORklHX0xPT1BCQUNLX1RBUkdFVD1t CkNPTkZJR19UQ01fRkM9bQpDT05GSUdfSVNDU0lfVEFSR0VUPW0KQ09ORklHX0lTQ1NJX1RBUkdF VF9DWEdCND1tCiMgQ09ORklHX1NCUF9UQVJHRVQgaXMgbm90IHNldApDT05GSUdfRlVTSU9OPXkK Q09ORklHX0ZVU0lPTl9TUEk9bQojIENPTkZJR19GVVNJT05fRkMgaXMgbm90IHNldApDT05GSUdf RlVTSU9OX1NBUz1tCkNPTkZJR19GVVNJT05fTUFYX1NHRT0xMjgKQ09ORklHX0ZVU0lPTl9DVEw9 bQpDT05GSUdfRlVTSU9OX0xPR0dJTkc9eQoKIwojIElFRUUgMTM5NCAoRmlyZVdpcmUpIHN1cHBv cnQKIwpDT05GSUdfRklSRVdJUkU9bQpDT05GSUdfRklSRVdJUkVfT0hDST1tCkNPTkZJR19GSVJF V0lSRV9TQlAyPW0KQ09ORklHX0ZJUkVXSVJFX05FVD1tCiMgQ09ORklHX0ZJUkVXSVJFX05PU1kg aXMgbm90IHNldAojIGVuZCBvZiBJRUVFIDEzOTQgKEZpcmVXaXJlKSBzdXBwb3J0CgpDT05GSUdf TUFDSU5UT1NIX0RSSVZFUlM9eQpDT05GSUdfTUFDX0VNVU1PVVNFQlROPXkKQ09ORklHX05FVERF VklDRVM9eQpDT05GSUdfTUlJPXkKQ09ORklHX05FVF9DT1JFPXkKQ09ORklHX0JPTkRJTkc9bQpD T05GSUdfRFVNTVk9bQojIENPTkZJR19XSVJFR1VBUkQgaXMgbm90IHNldAojIENPTkZJR19FUVVB TElaRVIgaXMgbm90IHNldApDT05GSUdfTkVUX0ZDPXkKQ09ORklHX0lGQj1tCkNPTkZJR19ORVRf VEVBTT1tCkNPTkZJR19ORVRfVEVBTV9NT0RFX0JST0FEQ0FTVD1tCkNPTkZJR19ORVRfVEVBTV9N T0RFX1JPVU5EUk9CSU49bQpDT05GSUdfTkVUX1RFQU1fTU9ERV9SQU5ET009bQpDT05GSUdfTkVU X1RFQU1fTU9ERV9BQ1RJVkVCQUNLVVA9bQpDT05GSUdfTkVUX1RFQU1fTU9ERV9MT0FEQkFMQU5D RT1tCkNPTkZJR19NQUNWTEFOPW0KQ09ORklHX01BQ1ZUQVA9bQojIENPTkZJR19JUFZMQU4gaXMg bm90IHNldApDT05GSUdfVlhMQU49bQpDT05GSUdfR0VORVZFPW0KIyBDT05GSUdfQkFSRVVEUCBp cyBub3Qgc2V0CiMgQ09ORklHX0dUUCBpcyBub3Qgc2V0CkNPTkZJR19NQUNTRUM9eQpDT05GSUdf TkVUQ09OU09MRT1tCkNPTkZJR19ORVRDT05TT0xFX0RZTkFNSUM9eQpDT05GSUdfTkVUUE9MTD15 CkNPTkZJR19ORVRfUE9MTF9DT05UUk9MTEVSPXkKQ09ORklHX05UQl9ORVRERVY9bQpDT05GSUdf VFVOPW0KQ09ORklHX1RBUD1tCiMgQ09ORklHX1RVTl9WTkVUX0NST1NTX0xFIGlzIG5vdCBzZXQK Q09ORklHX1ZFVEg9bQpDT05GSUdfVklSVElPX05FVD1tCkNPTkZJR19OTE1PTj1tCkNPTkZJR19O RVRfVlJGPXkKQ09ORklHX1ZTT0NLTU9OPW0KIyBDT05GSUdfQVJDTkVUIGlzIG5vdCBzZXQKIyBD T05GSUdfQVRNX0RSSVZFUlMgaXMgbm90IHNldAoKIwojIERpc3RyaWJ1dGVkIFN3aXRjaCBBcmNo aXRlY3R1cmUgZHJpdmVycwojCiMgZW5kIG9mIERpc3RyaWJ1dGVkIFN3aXRjaCBBcmNoaXRlY3R1 cmUgZHJpdmVycwoKQ09ORklHX0VUSEVSTkVUPXkKQ09ORklHX01ESU89eQojIENPTkZJR19ORVRf VkVORE9SXzNDT00gaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX0FEQVBURUMgaXMgbm90 IHNldApDT05GSUdfTkVUX1ZFTkRPUl9BR0VSRT15CiMgQ09ORklHX0VUMTMxWCBpcyBub3Qgc2V0 CkNPTkZJR19ORVRfVkVORE9SX0FMQUNSSVRFQ0g9eQojIENPTkZJR19TTElDT1NTIGlzIG5vdCBz ZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9BTFRFT04gaXMgbm90IHNldAojIENPTkZJR19BTFRFUkFf VFNFIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfQU1BWk9OPXkKQ09ORklHX0VOQV9FVEhF Uk5FVD1tCkNPTkZJR19ORVRfVkVORE9SX0FNRD15CkNPTkZJR19BTUQ4MTExX0VUSD1tCkNPTkZJ R19QQ05FVDMyPW0KQ09ORklHX0FNRF9YR0JFPW0KIyBDT05GSUdfQU1EX1hHQkVfRENCIGlzIG5v dCBzZXQKQ09ORklHX0FNRF9YR0JFX0hBVkVfRUNDPXkKQ09ORklHX05FVF9WRU5ET1JfQVFVQU5U SUE9eQpDT05GSUdfQVFUSU9OPW0KQ09ORklHX05FVF9WRU5ET1JfQVJDPXkKQ09ORklHX05FVF9W RU5ET1JfQVRIRVJPUz15CkNPTkZJR19BVEwyPW0KQ09ORklHX0FUTDE9bQpDT05GSUdfQVRMMUU9 bQpDT05GSUdfQVRMMUM9bQpDT05GSUdfQUxYPW0KQ09ORklHX05FVF9WRU5ET1JfQVVST1JBPXkK IyBDT05GSUdfQVVST1JBX05CODgwMCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX0JST0FE Q09NPXkKQ09ORklHX0I0ND1tCkNPTkZJR19CNDRfUENJX0FVVE9TRUxFQ1Q9eQpDT05GSUdfQjQ0 X1BDSUNPUkVfQVVUT1NFTEVDVD15CkNPTkZJR19CNDRfUENJPXkKIyBDT05GSUdfQkNNR0VORVQg aXMgbm90IHNldApDT05GSUdfQk5YMj1tCkNPTkZJR19DTklDPW0KQ09ORklHX1RJR09OMz15CkNP TkZJR19USUdPTjNfSFdNT049eQpDT05GSUdfQk5YMlg9bQpDT05GSUdfQk5YMlhfU1JJT1Y9eQoj IENPTkZJR19TWVNURU1QT1JUIGlzIG5vdCBzZXQKQ09ORklHX0JOWFQ9bQpDT05GSUdfQk5YVF9T UklPVj15CkNPTkZJR19CTlhUX0ZMT1dFUl9PRkZMT0FEPXkKQ09ORklHX0JOWFRfRENCPXkKQ09O RklHX0JOWFRfSFdNT049eQpDT05GSUdfTkVUX1ZFTkRPUl9CUk9DQURFPXkKQ09ORklHX0JOQT1t CkNPTkZJR19ORVRfVkVORE9SX0NBREVOQ0U9eQpDT05GSUdfTUFDQj1tCkNPTkZJR19NQUNCX1VT RV9IV1NUQU1QPXkKIyBDT05GSUdfTUFDQl9QQ0kgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRP Ul9DQVZJVU09eQojIENPTkZJR19USFVOREVSX05JQ19QRiBpcyBub3Qgc2V0CiMgQ09ORklHX1RI VU5ERVJfTklDX1ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfVEhVTkRFUl9OSUNfQkdYIGlzIG5vdCBz ZXQKIyBDT05GSUdfVEhVTkRFUl9OSUNfUkdYIGlzIG5vdCBzZXQKQ09ORklHX0NBVklVTV9QVFA9 eQpDT05GSUdfTElRVUlESU89bQpDT05GSUdfTElRVUlESU9fVkY9bQpDT05GSUdfTkVUX1ZFTkRP Ul9DSEVMU0lPPXkKIyBDT05GSUdfQ0hFTFNJT19UMSBpcyBub3Qgc2V0CkNPTkZJR19DSEVMU0lP X1QzPW0KQ09ORklHX0NIRUxTSU9fVDQ9bQojIENPTkZJR19DSEVMU0lPX1Q0X0RDQiBpcyBub3Qg c2V0CkNPTkZJR19DSEVMU0lPX1Q0VkY9bQpDT05GSUdfQ0hFTFNJT19MSUI9bQpDT05GSUdfTkVU X1ZFTkRPUl9DSVNDTz15CkNPTkZJR19FTklDPW0KQ09ORklHX05FVF9WRU5ET1JfQ09SVElOQT15 CiMgQ09ORklHX0NYX0VDQVQgaXMgbm90IHNldApDT05GSUdfRE5FVD1tCkNPTkZJR19ORVRfVkVO RE9SX0RFQz15CkNPTkZJR19ORVRfVFVMSVA9eQpDT05GSUdfREUyMTA0WD1tCkNPTkZJR19ERTIx MDRYX0RTTD0wCkNPTkZJR19UVUxJUD15CiMgQ09ORklHX1RVTElQX01XSSBpcyBub3Qgc2V0CkNP TkZJR19UVUxJUF9NTUlPPXkKIyBDT05GSUdfVFVMSVBfTkFQSSBpcyBub3Qgc2V0CkNPTkZJR19E RTRYNT1tCkNPTkZJR19XSU5CT05EXzg0MD1tCkNPTkZJR19ETTkxMDI9bQpDT05GSUdfVUxJNTI2 WD1tCkNPTkZJR19QQ01DSUFfWElSQ09NPW0KIyBDT05GSUdfTkVUX1ZFTkRPUl9ETElOSyBpcyBu b3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX0VNVUxFWD15CkNPTkZJR19CRTJORVQ9bQpDT05GSUdf QkUyTkVUX0hXTU9OPXkKQ09ORklHX0JFMk5FVF9CRTI9eQpDT05GSUdfQkUyTkVUX0JFMz15CkNP TkZJR19CRTJORVRfTEFOQ0VSPXkKQ09ORklHX0JFMk5FVF9TS1lIQVdLPXkKQ09ORklHX05FVF9W RU5ET1JfRVpDSElQPXkKQ09ORklHX05FVF9WRU5ET1JfR09PR0xFPXkKIyBDT05GSUdfR1ZFIGlz IG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfSFVBV0VJPXkKIyBDT05GSUdfSElOSUMgaXMgbm90 IHNldAojIENPTkZJR19ORVRfVkVORE9SX0k4MjVYWCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVO RE9SX0lOVEVMPXkKIyBDT05GSUdfRTEwMCBpcyBub3Qgc2V0CkNPTkZJR19FMTAwMD15CkNPTkZJ R19FMTAwMEU9eQpDT05GSUdfRTEwMDBFX0hXVFM9eQpDT05GSUdfSUdCPXkKQ09ORklHX0lHQl9I V01PTj15CkNPTkZJR19JR0JWRj1tCiMgQ09ORklHX0lYR0IgaXMgbm90IHNldApDT05GSUdfSVhH QkU9eQpDT05GSUdfSVhHQkVfSFdNT049eQpDT05GSUdfSVhHQkVfRENCPXkKQ09ORklHX0lYR0JF VkY9bQpDT05GSUdfSTQwRT15CkNPTkZJR19JNDBFX0RDQj15CkNPTkZJR19JQVZGPW0KQ09ORklH X0k0MEVWRj1tCiMgQ09ORklHX0lDRSBpcyBub3Qgc2V0CkNPTkZJR19GTTEwSz1tCiMgQ09ORklH X0lHQyBpcyBub3Qgc2V0CkNPTkZJR19KTUU9bQpDT05GSUdfTkVUX1ZFTkRPUl9NQVJWRUxMPXkK Q09ORklHX01WTURJTz1tCkNPTkZJR19TS0dFPXkKIyBDT05GSUdfU0tHRV9ERUJVRyBpcyBub3Qg c2V0CkNPTkZJR19TS0dFX0dFTkVTSVM9eQpDT05GSUdfU0tZMj1tCiMgQ09ORklHX1NLWTJfREVC VUcgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9NRUxMQU5PWD15CkNPTkZJR19NTFg0X0VO PW0KQ09ORklHX01MWDRfRU5fRENCPXkKQ09ORklHX01MWDRfQ09SRT1tCkNPTkZJR19NTFg0X0RF QlVHPXkKQ09ORklHX01MWDRfQ09SRV9HRU4yPXkKIyBDT05GSUdfTUxYNV9DT1JFIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUxYU1dfQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklHX01MWEZXIGlzIG5vdCBz ZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9NSUNSRUwgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVO RE9SX01JQ1JPQ0hJUCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX01JQ1JPU0VNST15CiMg Q09ORklHX01TQ0NfT0NFTE9UX1NXSVRDSCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX01Z Ukk9eQpDT05GSUdfTVlSSTEwR0U9bQpDT05GSUdfTVlSSTEwR0VfRENBPXkKIyBDT05GSUdfRkVB TE5YIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9OQVRTRU1JIGlzIG5vdCBzZXQKQ09O RklHX05FVF9WRU5ET1JfTkVURVJJT049eQojIENPTkZJR19TMklPIGlzIG5vdCBzZXQKIyBDT05G SUdfVlhHRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX05FVFJPTk9NRT15CkNPTkZJR19O RlA9bQpDT05GSUdfTkZQX0FQUF9GTE9XRVI9eQpDT05GSUdfTkZQX0FQUF9BQk1fTklDPXkKIyBD T05GSUdfTkZQX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfTkk9eQojIENPTkZJ R19OSV9YR0VfTUFOQUdFTUVOVF9FTkVUIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9O VklESUEgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9PS0k9eQpDT05GSUdfRVRIT0M9bQpD T05GSUdfTkVUX1ZFTkRPUl9QQUNLRVRfRU5HSU5FUz15CiMgQ09ORklHX0hBTUFDSEkgaXMgbm90 IHNldApDT05GSUdfWUVMTE9XRklOPW0KQ09ORklHX05FVF9WRU5ET1JfUEVOU0FORE89eQojIENP TkZJR19JT05JQyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX1FMT0dJQz15CkNPTkZJR19R TEEzWFhYPW0KQ09ORklHX1FMQ05JQz1tCkNPTkZJR19RTENOSUNfU1JJT1Y9eQpDT05GSUdfUUxD TklDX0RDQj15CkNPTkZJR19RTENOSUNfSFdNT049eQpDT05GSUdfTkVUWEVOX05JQz1tCkNPTkZJ R19RRUQ9bQpDT05GSUdfUUVEX1NSSU9WPXkKQ09ORklHX1FFREU9bQpDT05GSUdfTkVUX1ZFTkRP Ul9RVUFMQ09NTT15CiMgQ09ORklHX1FDT01fRU1BQyBpcyBub3Qgc2V0CiMgQ09ORklHX1JNTkVU IGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9SREMgaXMgbm90IHNldApDT05GSUdfTkVU X1ZFTkRPUl9SRUFMVEVLPXkKIyBDT05GSUdfQVRQIGlzIG5vdCBzZXQKQ09ORklHXzgxMzlDUD15 CkNPTkZJR184MTM5VE9PPXkKIyBDT05GSUdfODEzOVRPT19QSU8gaXMgbm90IHNldAojIENPTkZJ R184MTM5VE9PX1RVTkVfVFdJU1RFUiBpcyBub3Qgc2V0CkNPTkZJR184MTM5VE9PXzgxMjk9eQoj IENPTkZJR184MTM5X09MRF9SWF9SRVNFVCBpcyBub3Qgc2V0CkNPTkZJR19SODE2OT15CkNPTkZJ R19ORVRfVkVORE9SX1JFTkVTQVM9eQpDT05GSUdfTkVUX1ZFTkRPUl9ST0NLRVI9eQpDT05GSUdf Uk9DS0VSPW0KQ09ORklHX05FVF9WRU5ET1JfU0FNU1VORz15CiMgQ09ORklHX1NYR0JFX0VUSCBp cyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfU0VFUSBpcyBub3Qgc2V0CkNPTkZJR19ORVRf VkVORE9SX1NPTEFSRkxBUkU9eQpDT05GSUdfU0ZDPW0KQ09ORklHX1NGQ19NVEQ9eQpDT05GSUdf U0ZDX01DRElfTU9OPXkKQ09ORklHX1NGQ19TUklPVj15CkNPTkZJR19TRkNfTUNESV9MT0dHSU5H PXkKQ09ORklHX1NGQ19GQUxDT049bQpDT05GSUdfU0ZDX0ZBTENPTl9NVEQ9eQojIENPTkZJR19O RVRfVkVORE9SX1NJTEFOIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9TSVMgaXMgbm90 IHNldApDT05GSUdfTkVUX1ZFTkRPUl9TTVNDPXkKQ09ORklHX0VQSUMxMDA9bQojIENPTkZJR19T TVNDOTExWCBpcyBub3Qgc2V0CkNPTkZJR19TTVNDOTQyMD1tCkNPTkZJR19ORVRfVkVORE9SX1NP Q0lPTkVYVD15CiMgQ09ORklHX05FVF9WRU5ET1JfU1RNSUNSTyBpcyBub3Qgc2V0CiMgQ09ORklH X05FVF9WRU5ET1JfU1VOIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfU1lOT1BTWVM9eQoj IENPTkZJR19EV0NfWExHTUFDIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9URUhVVEkg aXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9UST15CiMgQ09ORklHX1RJX0NQU1dfUEhZX1NF TCBpcyBub3Qgc2V0CkNPTkZJR19UTEFOPW0KIyBDT05GSUdfTkVUX1ZFTkRPUl9WSUEgaXMgbm90 IHNldAojIENPTkZJR19ORVRfVkVORE9SX1dJWk5FVCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVO RE9SX1hJTElOWD15CiMgQ09ORklHX1hJTElOWF9BWElfRU1BQyBpcyBub3Qgc2V0CiMgQ09ORklH X1hJTElOWF9MTF9URU1BQyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZEREkgaXMgbm90IHNldAojIENP TkZJR19ISVBQSSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9TQjEwMDAgaXMgbm90IHNldApDT05G SUdfTURJT19ERVZJQ0U9eQpDT05GSUdfTURJT19CVVM9eQojIENPTkZJR19NRElPX0JDTV9VTklN QUMgaXMgbm90IHNldApDT05GSUdfTURJT19CSVRCQU5HPW0KIyBDT05GSUdfTURJT19HUElPIGlz IG5vdCBzZXQKIyBDT05GSUdfTURJT19NU0NDX01JSU0gaXMgbm90IHNldAojIENPTkZJR19NRElP X01WVVNCIGlzIG5vdCBzZXQKIyBDT05GSUdfTURJT19USFVOREVSIGlzIG5vdCBzZXQKIyBDT05G SUdfTURJT19YUENTIGlzIG5vdCBzZXQKQ09ORklHX1BIWUxJTks9bQpDT05GSUdfUEhZTElCPXkK Q09ORklHX1NXUEhZPXkKIyBDT05GSUdfTEVEX1RSSUdHRVJfUEhZIGlzIG5vdCBzZXQKCiMKIyBN SUkgUEhZIGRldmljZSBkcml2ZXJzCiMKIyBDT05GSUdfU0ZQIGlzIG5vdCBzZXQKIyBDT05GSUdf QURJTl9QSFkgaXMgbm90IHNldApDT05GSUdfQU1EX1BIWT1tCiMgQ09ORklHX0FRVUFOVElBX1BI WSBpcyBub3Qgc2V0CiMgQ09ORklHX0FYODg3OTZCX1BIWSBpcyBub3Qgc2V0CiMgQ09ORklHX0JD TTdYWFhfUEhZIGlzIG5vdCBzZXQKQ09ORklHX0JDTTg3WFhfUEhZPW0KQ09ORklHX0JDTV9ORVRf UEhZTElCPW0KQ09ORklHX0JST0FEQ09NX1BIWT1tCiMgQ09ORklHX0JDTTg0ODgxX1BIWSBpcyBu b3Qgc2V0CkNPTkZJR19DSUNBREFfUEhZPW0KIyBDT05GSUdfQ09SVElOQV9QSFkgaXMgbm90IHNl dApDT05GSUdfREFWSUNPTV9QSFk9bQojIENPTkZJR19EUDgzODIyX1BIWSBpcyBub3Qgc2V0CiMg Q09ORklHX0RQODNUQzgxMV9QSFkgaXMgbm90IHNldAojIENPTkZJR19EUDgzODQ4X1BIWSBpcyBu b3Qgc2V0CiMgQ09ORklHX0RQODM4NjdfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfRFA4Mzg2OV9Q SFkgaXMgbm90IHNldApDT05GSUdfRklYRURfUEhZPXkKQ09ORklHX0lDUExVU19QSFk9bQojIENP TkZJR19JTlRFTF9YV0FZX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19MU0lfRVQxMDExQ19QSFk9bQpD T05GSUdfTFhUX1BIWT1tCkNPTkZJR19NQVJWRUxMX1BIWT1tCiMgQ09ORklHX01BUlZFTExfMTBH X1BIWSBpcyBub3Qgc2V0CkNPTkZJR19NSUNSRUxfUEhZPW0KIyBDT05GSUdfTUlDUk9DSElQX1BI WSBpcyBub3Qgc2V0CiMgQ09ORklHX01JQ1JPQ0hJUF9UMV9QSFkgaXMgbm90IHNldAojIENPTkZJ R19NSUNST1NFTUlfUEhZIGlzIG5vdCBzZXQKQ09ORklHX05BVElPTkFMX1BIWT1tCiMgQ09ORklH X05YUF9USkExMVhYX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19RU0VNSV9QSFk9bQpDT05GSUdfUkVB TFRFS19QSFk9eQojIENPTkZJR19SRU5FU0FTX1BIWSBpcyBub3Qgc2V0CiMgQ09ORklHX1JPQ0tD SElQX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19TTVNDX1BIWT1tCkNPTkZJR19TVEUxMFhQPW0KIyBD T05GSUdfVEVSQU5FVElDU19QSFkgaXMgbm90IHNldApDT05GSUdfVklURVNTRV9QSFk9bQojIENP TkZJR19YSUxJTlhfR01JSTJSR01JSSBpcyBub3Qgc2V0CiMgQ09ORklHX01JQ1JFTF9LUzg5OTVN QSBpcyBub3Qgc2V0CiMgQ09ORklHX1BMSVAgaXMgbm90IHNldApDT05GSUdfUFBQPW0KQ09ORklH X1BQUF9CU0RDT01QPW0KQ09ORklHX1BQUF9ERUZMQVRFPW0KQ09ORklHX1BQUF9GSUxURVI9eQpD T05GSUdfUFBQX01QUEU9bQpDT05GSUdfUFBQX01VTFRJTElOSz15CkNPTkZJR19QUFBPQVRNPW0K Q09ORklHX1BQUE9FPW0KQ09ORklHX1BQVFA9bQpDT05GSUdfUFBQT0wyVFA9bQpDT05GSUdfUFBQ X0FTWU5DPW0KQ09ORklHX1BQUF9TWU5DX1RUWT1tCkNPTkZJR19TTElQPW0KQ09ORklHX1NMSEM9 bQpDT05GSUdfU0xJUF9DT01QUkVTU0VEPXkKQ09ORklHX1NMSVBfU01BUlQ9eQojIENPTkZJR19T TElQX01PREVfU0xJUDYgaXMgbm90IHNldApDT05GSUdfVVNCX05FVF9EUklWRVJTPXkKQ09ORklH X1VTQl9DQVRDPXkKQ09ORklHX1VTQl9LQVdFVEg9eQpDT05GSUdfVVNCX1BFR0FTVVM9eQpDT05G SUdfVVNCX1JUTDgxNTA9eQpDT05GSUdfVVNCX1JUTDgxNTI9bQojIENPTkZJR19VU0JfTEFONzhY WCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfVVNCTkVUPXkKQ09ORklHX1VTQl9ORVRfQVg4ODE3WD15 CkNPTkZJR19VU0JfTkVUX0FYODgxNzlfMTc4QT1tCkNPTkZJR19VU0JfTkVUX0NEQ0VUSEVSPXkK Q09ORklHX1VTQl9ORVRfQ0RDX0VFTT15CkNPTkZJR19VU0JfTkVUX0NEQ19OQ009bQpDT05GSUdf VVNCX05FVF9IVUFXRUlfQ0RDX05DTT1tCkNPTkZJR19VU0JfTkVUX0NEQ19NQklNPW0KQ09ORklH X1VTQl9ORVRfRE05NjAxPXkKIyBDT05GSUdfVVNCX05FVF9TUjk3MDAgaXMgbm90IHNldAojIENP TkZJR19VU0JfTkVUX1NSOTgwMCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfTkVUX1NNU0M3NVhYPXkK Q09ORklHX1VTQl9ORVRfU01TQzk1WFg9eQpDT05GSUdfVVNCX05FVF9HTDYyMEE9eQpDT05GSUdf VVNCX05FVF9ORVQxMDgwPXkKQ09ORklHX1VTQl9ORVRfUExVU0I9eQpDT05GSUdfVVNCX05FVF9N Q1M3ODMwPXkKQ09ORklHX1VTQl9ORVRfUk5ESVNfSE9TVD15CkNPTkZJR19VU0JfTkVUX0NEQ19T VUJTRVRfRU5BQkxFPXkKQ09ORklHX1VTQl9ORVRfQ0RDX1NVQlNFVD15CkNPTkZJR19VU0JfQUxJ X001NjMyPXkKQ09ORklHX1VTQl9BTjI3MjA9eQpDT05GSUdfVVNCX0JFTEtJTj15CkNPTkZJR19V U0JfQVJNTElOVVg9eQpDT05GSUdfVVNCX0VQU09OMjg4OD15CkNPTkZJR19VU0JfS0MyMTkwPXkK Q09ORklHX1VTQl9ORVRfWkFVUlVTPXkKQ09ORklHX1VTQl9ORVRfQ1g4MjMxMF9FVEg9bQpDT05G SUdfVVNCX05FVF9LQUxNSUE9bQpDT05GSUdfVVNCX05FVF9RTUlfV1dBTj1tCkNPTkZJR19VU0Jf SFNPPW0KQ09ORklHX1VTQl9ORVRfSU5UNTFYMT15CkNPTkZJR19VU0JfSVBIRVRIPXkKQ09ORklH X1VTQl9TSUVSUkFfTkVUPXkKQ09ORklHX1VTQl9WTDYwMD1tCiMgQ09ORklHX1VTQl9ORVRfQ0g5 MjAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX05FVF9BUUMxMTEgaXMgbm90IHNldApDT05GSUdf V0xBTj15CiMgQ09ORklHX1dJUkVMRVNTX1dEUyBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRP Ul9BRE1URUs9eQojIENPTkZJR19BRE04MjExIGlzIG5vdCBzZXQKQ09ORklHX0FUSF9DT01NT049 bQpDT05GSUdfV0xBTl9WRU5ET1JfQVRIPXkKIyBDT05GSUdfQVRIX0RFQlVHIGlzIG5vdCBzZXQK IyBDT05GSUdfQVRINUsgaXMgbm90IHNldAojIENPTkZJR19BVEg1S19QQ0kgaXMgbm90IHNldApD T05GSUdfQVRIOUtfSFc9bQpDT05GSUdfQVRIOUtfQ09NTU9OPW0KQ09ORklHX0FUSDlLX0JUQ09F WF9TVVBQT1JUPXkKIyBDT05GSUdfQVRIOUsgaXMgbm90IHNldApDT05GSUdfQVRIOUtfSFRDPW0K IyBDT05GSUdfQVRIOUtfSFRDX0RFQlVHRlMgaXMgbm90IHNldAojIENPTkZJR19DQVJMOTE3MCBp cyBub3Qgc2V0CiMgQ09ORklHX0FUSDZLTCBpcyBub3Qgc2V0CiMgQ09ORklHX0FSNTUyMyBpcyBu b3Qgc2V0CiMgQ09ORklHX1dJTDYyMTAgaXMgbm90IHNldAojIENPTkZJR19BVEgxMEsgaXMgbm90 IHNldAojIENPTkZJR19XQ04zNlhYIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX0FUTUVM PXkKIyBDT05GSUdfQVRNRUwgaXMgbm90IHNldAojIENPTkZJR19BVDc2QzUwWF9VU0IgaXMgbm90 IHNldApDT05GSUdfV0xBTl9WRU5ET1JfQlJPQURDT009eQojIENPTkZJR19CNDMgaXMgbm90IHNl dAojIENPTkZJR19CNDNMRUdBQ1kgaXMgbm90IHNldAojIENPTkZJR19CUkNNU01BQyBpcyBub3Qg c2V0CiMgQ09ORklHX0JSQ01GTUFDIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX0NJU0NP PXkKIyBDT05GSUdfQUlSTyBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9JTlRFTD15CiMg Q09ORklHX0lQVzIxMDAgaXMgbm90IHNldAojIENPTkZJR19JUFcyMjAwIGlzIG5vdCBzZXQKQ09O RklHX0lXTEVHQUNZPW0KQ09ORklHX0lXTDQ5NjU9bQpDT05GSUdfSVdMMzk0NT1tCgojCiMgaXds Mzk0NSAvIGl3bDQ5NjUgRGVidWdnaW5nIE9wdGlvbnMKIwpDT05GSUdfSVdMRUdBQ1lfREVCVUc9 eQpDT05GSUdfSVdMRUdBQ1lfREVCVUdGUz15CiMgZW5kIG9mIGl3bDM5NDUgLyBpd2w0OTY1IERl YnVnZ2luZyBPcHRpb25zCgpDT05GSUdfSVdMV0lGST1tCkNPTkZJR19JV0xXSUZJX0xFRFM9eQpD T05GSUdfSVdMRFZNPW0KQ09ORklHX0lXTE1WTT1tCkNPTkZJR19JV0xXSUZJX09QTU9ERV9NT0RV TEFSPXkKIyBDT05GSUdfSVdMV0lGSV9CQ0FTVF9GSUxURVJJTkcgaXMgbm90IHNldAoKIwojIERl YnVnZ2luZyBPcHRpb25zCiMKIyBDT05GSUdfSVdMV0lGSV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJ R19JV0xXSUZJX0RFQlVHRlM9eQojIENPTkZJR19JV0xXSUZJX0RFVklDRV9UUkFDSU5HIGlzIG5v dCBzZXQKIyBlbmQgb2YgRGVidWdnaW5nIE9wdGlvbnMKCkNPTkZJR19XTEFOX1ZFTkRPUl9JTlRF UlNJTD15CiMgQ09ORklHX0hPU1RBUCBpcyBub3Qgc2V0CiMgQ09ORklHX0hFUk1FUyBpcyBub3Qg c2V0CiMgQ09ORklHX1A1NF9DT01NT04gaXMgbm90IHNldAojIENPTkZJR19QUklTTTU0IGlzIG5v dCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX01BUlZFTEw9eQojIENPTkZJR19MSUJFUlRBUyBpcyBu b3Qgc2V0CiMgQ09ORklHX0xJQkVSVEFTX1RISU5GSVJNIGlzIG5vdCBzZXQKIyBDT05GSUdfTVdJ RklFWCBpcyBub3Qgc2V0CiMgQ09ORklHX01XTDhLIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVO RE9SX01FRElBVEVLPXkKIyBDT05GSUdfTVQ3NjAxVSBpcyBub3Qgc2V0CiMgQ09ORklHX01UNzZ4 MFUgaXMgbm90IHNldAojIENPTkZJR19NVDc2eDBFIGlzIG5vdCBzZXQKIyBDT05GSUdfTVQ3Nngy RSBpcyBub3Qgc2V0CiMgQ09ORklHX01UNzZ4MlUgaXMgbm90IHNldAojIENPTkZJR19NVDc2MDNF IGlzIG5vdCBzZXQKIyBDT05GSUdfTVQ3NjE1RSBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRP Ul9SQUxJTks9eQojIENPTkZJR19SVDJYMDAgaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1Jf UkVBTFRFSz15CiMgQ09ORklHX1JUTDgxODAgaXMgbm90IHNldAojIENPTkZJR19SVEw4MTg3IGlz IG5vdCBzZXQKIyBDT05GSUdfUlRMX0NBUkRTIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRMOFhYWFUg aXMgbm90IHNldAojIENPTkZJR19SVFc4OCBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9S U0k9eQojIENPTkZJR19SU0lfOTFYIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1NUPXkK IyBDT05GSUdfQ1cxMjAwIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1RJPXkKIyBDT05G SUdfV0wxMjUxIGlzIG5vdCBzZXQKIyBDT05GSUdfV0wxMlhYIGlzIG5vdCBzZXQKIyBDT05GSUdf V0wxOFhYIGlzIG5vdCBzZXQKIyBDT05GSUdfV0xDT1JFIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5f VkVORE9SX1pZREFTPXkKIyBDT05GSUdfVVNCX1pEMTIwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1pE MTIxMVJXIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1FVQU5URU5OQT15CiMgQ09ORklH X1FUTkZNQUNfUENJRSBpcyBub3Qgc2V0CkNPTkZJR19NQUM4MDIxMV9IV1NJTT1tCiMgQ09ORklH X1VTQl9ORVRfUk5ESVNfV0xBTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJUlRfV0lGSSBpcyBub3Qg c2V0CgojCiMgRW5hYmxlIFdpTUFYIChOZXR3b3JraW5nIG9wdGlvbnMpIHRvIHNlZSB0aGUgV2lN QVggZHJpdmVycwojCkNPTkZJR19XQU49eQojIENPTkZJR19MQU5NRURJQSBpcyBub3Qgc2V0CkNP TkZJR19IRExDPW0KQ09ORklHX0hETENfUkFXPW0KIyBDT05GSUdfSERMQ19SQVdfRVRIIGlzIG5v dCBzZXQKQ09ORklHX0hETENfQ0lTQ089bQpDT05GSUdfSERMQ19GUj1tCkNPTkZJR19IRExDX1BQ UD1tCgojCiMgWC4yNS9MQVBCIHN1cHBvcnQgaXMgZGlzYWJsZWQKIwojIENPTkZJR19QQ0kyMDBT WU4gaXMgbm90IHNldAojIENPTkZJR19XQU5YTCBpcyBub3Qgc2V0CiMgQ09ORklHX1BDMzAwVE9P IGlzIG5vdCBzZXQKIyBDT05GSUdfRkFSU1lOQyBpcyBub3Qgc2V0CkNPTkZJR19ETENJPW0KQ09O RklHX0RMQ0lfTUFYPTgKIyBDT05GSUdfU0JOSSBpcyBub3Qgc2V0CkNPTkZJR19JRUVFODAyMTU0 X0RSSVZFUlM9bQpDT05GSUdfSUVFRTgwMjE1NF9GQUtFTEI9bQojIENPTkZJR19JRUVFODAyMTU0 X0FUODZSRjIzMCBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfTVJGMjRKNDAgaXMgbm90 IHNldAojIENPTkZJR19JRUVFODAyMTU0X0NDMjUyMCBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4 MDIxNTRfQVRVU0IgaXMgbm90IHNldAojIENPTkZJR19JRUVFODAyMTU0X0FERjcyNDIgaXMgbm90 IHNldAojIENPTkZJR19JRUVFODAyMTU0X0NBODIxMCBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4 MDIxNTRfTUNSMjBBIGlzIG5vdCBzZXQKIyBDT05GSUdfSUVFRTgwMjE1NF9IV1NJTSBpcyBub3Qg c2V0CkNPTkZJR19YRU5fTkVUREVWX0ZST05URU5EPW0KQ09ORklHX1ZNWE5FVDM9bQpDT05GSUdf RlVKSVRTVV9FUz1tCkNPTkZJR19IWVBFUlZfTkVUPW0KQ09ORklHX05FVERFVlNJTT1tCkNPTkZJ R19ORVRfRkFJTE9WRVI9bQpDT05GSUdfSVNETj15CkNPTkZJR19JU0ROX0NBUEk9eQpDT05GSUdf Q0FQSV9UUkFDRT15CkNPTkZJR19JU0ROX0NBUElfTUlERExFV0FSRT15CkNPTkZJR19NSVNETj1t CkNPTkZJR19NSVNETl9EU1A9bQpDT05GSUdfTUlTRE5fTDFPSVA9bQoKIwojIG1JU0ROIGhhcmR3 YXJlIGRyaXZlcnMKIwpDT05GSUdfTUlTRE5fSEZDUENJPW0KQ09ORklHX01JU0ROX0hGQ01VTFRJ PW0KQ09ORklHX01JU0ROX0hGQ1VTQj1tCkNPTkZJR19NSVNETl9BVk1GUklUWj1tCkNPTkZJR19N SVNETl9TUEVFREZBWD1tCkNPTkZJR19NSVNETl9JTkZJTkVPTj1tCkNPTkZJR19NSVNETl9XNjY5 Mj1tCkNPTkZJR19NSVNETl9ORVRKRVQ9bQpDT05GSUdfTUlTRE5fSERMQz1tCkNPTkZJR19NSVNE Tl9JUEFDPW0KQ09ORklHX01JU0ROX0lTQVI9bQpDT05GSUdfTlZNPXkKIyBDT05GSUdfTlZNX1BC TEsgaXMgbm90IHNldAoKIwojIElucHV0IGRldmljZSBzdXBwb3J0CiMKQ09ORklHX0lOUFVUPXkK Q09ORklHX0lOUFVUX0xFRFM9eQpDT05GSUdfSU5QVVRfRkZfTUVNTEVTUz15CkNPTkZJR19JTlBV VF9QT0xMREVWPW0KQ09ORklHX0lOUFVUX1NQQVJTRUtNQVA9bQojIENPTkZJR19JTlBVVF9NQVRS SVhLTUFQIGlzIG5vdCBzZXQKCiMKIyBVc2VybGFuZCBpbnRlcmZhY2VzCiMKQ09ORklHX0lOUFVU X01PVVNFREVWPXkKIyBDT05GSUdfSU5QVVRfTU9VU0VERVZfUFNBVVggaXMgbm90IHNldApDT05G SUdfSU5QVVRfTU9VU0VERVZfU0NSRUVOX1g9MTAyNApDT05GSUdfSU5QVVRfTU9VU0VERVZfU0NS RUVOX1k9NzY4CkNPTkZJR19JTlBVVF9KT1lERVY9bQpDT05GSUdfSU5QVVRfRVZERVY9eQojIENP TkZJR19JTlBVVF9FVkJVRyBpcyBub3Qgc2V0CgojCiMgSW5wdXQgRGV2aWNlIERyaXZlcnMKIwpD T05GSUdfSU5QVVRfS0VZQk9BUkQ9eQojIENPTkZJR19LRVlCT0FSRF9BREMgaXMgbm90IHNldAoj IENPTkZJR19LRVlCT0FSRF9BRFA1NTg4IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfQURQ NTU4OSBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX0FQUExFU1BJIGlzIG5vdCBzZXQKQ09O RklHX0tFWUJPQVJEX0FUS0JEPXkKIyBDT05GSUdfS0VZQk9BUkRfUVQxMDUwIGlzIG5vdCBzZXQK IyBDT05GSUdfS0VZQk9BUkRfUVQxMDcwIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfUVQy MTYwIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfRExJTktfRElSNjg1IGlzIG5vdCBzZXQK IyBDT05GSUdfS0VZQk9BUkRfTEtLQkQgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9HUElP IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfR1BJT19QT0xMRUQgaXMgbm90IHNldAojIENP TkZJR19LRVlCT0FSRF9UQ0E2NDE2IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfVENBODQx OCBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX01BVFJJWCBpcyBub3Qgc2V0CiMgQ09ORklH X0tFWUJPQVJEX0xNODMyMyBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX0xNODMzMyBpcyBu b3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX01BWDczNTkgaXMgbm90IHNldAojIENPTkZJR19LRVlC T0FSRF9NQ1MgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9NUFIxMjEgaXMgbm90IHNldAoj IENPTkZJR19LRVlCT0FSRF9ORVdUT04gaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9PUEVO Q09SRVMgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9TQU1TVU5HIGlzIG5vdCBzZXQKIyBD T05GSUdfS0VZQk9BUkRfU1RPV0FXQVkgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9TVU5L QkQgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9UTTJfVE9VQ0hLRVkgaXMgbm90IHNldAoj IENPTkZJR19LRVlCT0FSRF9YVEtCRCBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9NT1VTRT15CkNP TkZJR19NT1VTRV9QUzI9eQpDT05GSUdfTU9VU0VfUFMyX0FMUFM9eQpDT05GSUdfTU9VU0VfUFMy X0JZRD15CkNPTkZJR19NT1VTRV9QUzJfTE9HSVBTMlBQPXkKQ09ORklHX01PVVNFX1BTMl9TWU5B UFRJQ1M9eQpDT05GSUdfTU9VU0VfUFMyX1NZTkFQVElDU19TTUJVUz15CkNPTkZJR19NT1VTRV9Q UzJfQ1lQUkVTUz15CkNPTkZJR19NT1VTRV9QUzJfTElGRUJPT0s9eQpDT05GSUdfTU9VU0VfUFMy X1RSQUNLUE9JTlQ9eQpDT05GSUdfTU9VU0VfUFMyX0VMQU5URUNIPXkKQ09ORklHX01PVVNFX1BT Ml9FTEFOVEVDSF9TTUJVUz15CkNPTkZJR19NT1VTRV9QUzJfU0VOVEVMSUM9eQojIENPTkZJR19N T1VTRV9QUzJfVE9VQ0hLSVQgaXMgbm90IHNldApDT05GSUdfTU9VU0VfUFMyX0ZPQ0FMVEVDSD15 CkNPTkZJR19NT1VTRV9QUzJfVk1NT1VTRT15CkNPTkZJR19NT1VTRV9QUzJfU01CVVM9eQpDT05G SUdfTU9VU0VfU0VSSUFMPW0KQ09ORklHX01PVVNFX0FQUExFVE9VQ0g9bQpDT05GSUdfTU9VU0Vf QkNNNTk3ND1tCkNPTkZJR19NT1VTRV9DWUFQQT1tCiMgQ09ORklHX01PVVNFX0VMQU5fSTJDIGlz IG5vdCBzZXQKQ09ORklHX01PVVNFX1ZTWFhYQUE9bQojIENPTkZJR19NT1VTRV9HUElPIGlzIG5v dCBzZXQKQ09ORklHX01PVVNFX1NZTkFQVElDU19JMkM9bQpDT05GSUdfTU9VU0VfU1lOQVBUSUNT X1VTQj1tCiMgQ09ORklHX0lOUFVUX0pPWVNUSUNLIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX1RB QkxFVD15CkNPTkZJR19UQUJMRVRfVVNCX0FDRUNBRD1tCkNPTkZJR19UQUJMRVRfVVNCX0FJUFRF Sz1tCkNPTkZJR19UQUJMRVRfVVNCX0dUQ089bQojIENPTkZJR19UQUJMRVRfVVNCX0hBTldBTkcg aXMgbm90IHNldApDT05GSUdfVEFCTEVUX1VTQl9LQlRBQj1tCiMgQ09ORklHX1RBQkxFVF9VU0Jf UEVHQVNVUyBpcyBub3Qgc2V0CiMgQ09ORklHX1RBQkxFVF9TRVJJQUxfV0FDT000IGlzIG5vdCBz ZXQKQ09ORklHX0lOUFVUX1RPVUNIU0NSRUVOPXkKQ09ORklHX1RPVUNIU0NSRUVOX1BST1BFUlRJ RVM9eQojIENPTkZJR19UT1VDSFNDUkVFTl9BRFM3ODQ2IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9V Q0hTQ1JFRU5fQUQ3ODc3IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQUQ3ODc5IGlz IG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQURDIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9V Q0hTQ1JFRU5fQVRNRUxfTVhUIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQVVPX1BJ WENJUiBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0JVMjEwMTMgaXMgbm90IHNldAoj IENPTkZJR19UT1VDSFNDUkVFTl9CVTIxMDI5IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JF RU5fQ0hJUE9ORV9JQ044NTA1IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQ1k4Q1RN RzExMCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0NZVFRTUF9DT1JFIGlzIG5vdCBz ZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQ1lUVFNQNF9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdf VE9VQ0hTQ1JFRU5fRFlOQVBSTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0hBTVBT SElSRSBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0VFVEkgaXMgbm90IHNldAojIENP TkZJR19UT1VDSFNDUkVFTl9FR0FMQVhfU0VSSUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hT Q1JFRU5fRVhDMzAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0ZVSklUU1UgaXMg bm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9HT09ESVggaXMgbm90IHNldAojIENPTkZJR19U T1VDSFNDUkVFTl9ISURFRVAgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9JTEkyMTBY IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUzZTWTc2MSBpcyBub3Qgc2V0CiMgQ09O RklHX1RPVUNIU0NSRUVOX0dVTlpFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRUtU RjIxMjcgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9FTEFOIGlzIG5vdCBzZXQKQ09O RklHX1RPVUNIU0NSRUVOX0VMTz1tCkNPTkZJR19UT1VDSFNDUkVFTl9XQUNPTV9XODAwMT1tCkNP TkZJR19UT1VDSFNDUkVFTl9XQUNPTV9JMkM9bQojIENPTkZJR19UT1VDSFNDUkVFTl9NQVgxMTgw MSBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX01DUzUwMDAgaXMgbm90IHNldAojIENP TkZJR19UT1VDSFNDUkVFTl9NTVMxMTQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9N RUxGQVNfTUlQNCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX01UT1VDSCBpcyBub3Qg c2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0lORVhJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNI U0NSRUVOX01LNzEyIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUEVOTU9VTlQgaXMg bm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9FRFRfRlQ1WDA2IGlzIG5vdCBzZXQKIyBDT05G SUdfVE9VQ0hTQ1JFRU5fVE9VQ0hSSUdIVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO X1RPVUNIV0lOIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUElYQ0lSIGlzIG5vdCBz ZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fV0RUODdYWF9JMkMgaXMgbm90IHNldAojIENPTkZJR19U T1VDSFNDUkVFTl9XTTk3WFggaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9VU0JfQ09N UE9TSVRFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVE9VQ0hJVDIxMyBpcyBub3Qg c2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1RTQ19TRVJJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RP VUNIU0NSRUVOX1RTQzIwMDQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9UU0MyMDA1 IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVFNDMjAwNyBpcyBub3Qgc2V0CiMgQ09O RklHX1RPVUNIU0NSRUVOX1JNX1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU0lM RUFEIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU0lTX0kyQyBpcyBub3Qgc2V0CiMg Q09ORklHX1RPVUNIU0NSRUVOX1NUMTIzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO X1NUTUZUUyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1NVUjQwIGlzIG5vdCBzZXQK IyBDT05GSUdfVE9VQ0hTQ1JFRU5fU1VSRkFDRTNfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9V Q0hTQ1JFRU5fU1g4NjU0IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVFBTNjUwN1gg aXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9aRVQ2MjIzIGlzIG5vdCBzZXQKIyBDT05G SUdfVE9VQ0hTQ1JFRU5fWkZPUkNFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUk9I TV9CVTIxMDIzIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fSVFTNVhYIGlzIG5vdCBz ZXQKQ09ORklHX0lOUFVUX01JU0M9eQojIENPTkZJR19JTlBVVF9BRDcxNFggaXMgbm90IHNldAoj IENPTkZJR19JTlBVVF9CTUExNTAgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9FM1gwX0JVVFRP TiBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX01TTV9WSUJSQVRPUiBpcyBub3Qgc2V0CkNPTkZJ R19JTlBVVF9QQ1NQS1I9bQojIENPTkZJR19JTlBVVF9NTUE4NDUwIGlzIG5vdCBzZXQKQ09ORklH X0lOUFVUX0FQQU5FTD1tCkNPTkZJR19JTlBVVF9HUDJBPW0KIyBDT05GSUdfSU5QVVRfR1BJT19C RUVQRVIgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9HUElPX0RFQ09ERVIgaXMgbm90IHNldAoj IENPTkZJR19JTlBVVF9HUElPX1ZJQlJBIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX0FUTEFTX0JU TlM9bQpDT05GSUdfSU5QVVRfQVRJX1JFTU9URTI9bQpDT05GSUdfSU5QVVRfS0VZU1BBTl9SRU1P VEU9bQojIENPTkZJR19JTlBVVF9LWFRKOSBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9QT1dFUk1B VEU9bQpDT05GSUdfSU5QVVRfWUVBTElOSz1tCkNPTkZJR19JTlBVVF9DTTEwOT1tCkNPTkZJR19J TlBVVF9VSU5QVVQ9bQojIENPTkZJR19JTlBVVF9QQ0Y4NTc0IGlzIG5vdCBzZXQKIyBDT05GSUdf SU5QVVRfUFdNX0JFRVBFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX1BXTV9WSUJSQSBpcyBu b3Qgc2V0CkNPTkZJR19JTlBVVF9HUElPX1JPVEFSWV9FTkNPREVSPW0KIyBDT05GSUdfSU5QVVRf QURYTDM0WCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0lNU19QQ1UgaXMgbm90IHNldAojIENP TkZJR19JTlBVVF9DTUEzMDAwIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX1hFTl9LQkRERVZfRlJP TlRFTkQ9bQojIENPTkZJR19JTlBVVF9JREVBUEFEX1NMSURFQkFSIGlzIG5vdCBzZXQKIyBDT05G SUdfSU5QVVRfRFJWMjYwWF9IQVBUSUNTIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfRFJWMjY2 NV9IQVBUSUNTIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfRFJWMjY2N19IQVBUSUNTIGlzIG5v dCBzZXQKQ09ORklHX1JNSTRfQ09SRT1tCiMgQ09ORklHX1JNSTRfSTJDIGlzIG5vdCBzZXQKIyBD T05GSUdfUk1JNF9TUEkgaXMgbm90IHNldApDT05GSUdfUk1JNF9TTUI9bQpDT05GSUdfUk1JNF9G MDM9eQpDT05GSUdfUk1JNF9GMDNfU0VSSU89bQpDT05GSUdfUk1JNF8yRF9TRU5TT1I9eQpDT05G SUdfUk1JNF9GMTE9eQpDT05GSUdfUk1JNF9GMTI9eQpDT05GSUdfUk1JNF9GMzA9eQojIENPTkZJ R19STUk0X0YzNCBpcyBub3Qgc2V0CiMgQ09ORklHX1JNSTRfRjU0IGlzIG5vdCBzZXQKIyBDT05G SUdfUk1JNF9GNTUgaXMgbm90IHNldAoKIwojIEhhcmR3YXJlIEkvTyBwb3J0cwojCkNPTkZJR19T RVJJTz15CkNPTkZJR19BUkNIX01JR0hUX0hBVkVfUENfU0VSSU89eQpDT05GSUdfU0VSSU9fSTgw NDI9eQpDT05GSUdfU0VSSU9fU0VSUE9SVD15CiMgQ09ORklHX1NFUklPX0NUODJDNzEwIGlzIG5v dCBzZXQKIyBDT05GSUdfU0VSSU9fUEFSS0JEIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSU9fUENJ UFMyIGlzIG5vdCBzZXQKQ09ORklHX1NFUklPX0xJQlBTMj15CkNPTkZJR19TRVJJT19SQVc9bQpD T05GSUdfU0VSSU9fQUxURVJBX1BTMj1tCiMgQ09ORklHX1NFUklPX1BTMk1VTFQgaXMgbm90IHNl dApDT05GSUdfU0VSSU9fQVJDX1BTMj1tCkNPTkZJR19IWVBFUlZfS0VZQk9BUkQ9bQojIENPTkZJ R19TRVJJT19HUElPX1BTMiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTRVJJTyBpcyBub3Qgc2V0CiMg Q09ORklHX0dBTUVQT1JUIGlzIG5vdCBzZXQKIyBlbmQgb2YgSGFyZHdhcmUgSS9PIHBvcnRzCiMg ZW5kIG9mIElucHV0IGRldmljZSBzdXBwb3J0CgojCiMgQ2hhcmFjdGVyIGRldmljZXMKIwpDT05G SUdfVFRZPXkKQ09ORklHX1ZUPXkKQ09ORklHX0NPTlNPTEVfVFJBTlNMQVRJT05TPXkKQ09ORklH X1ZUX0NPTlNPTEU9eQpDT05GSUdfVlRfQ09OU09MRV9TTEVFUD15CkNPTkZJR19IV19DT05TT0xF PXkKQ09ORklHX1ZUX0hXX0NPTlNPTEVfQklORElORz15CkNPTkZJR19VTklYOThfUFRZUz15CiMg Q09ORklHX0xFR0FDWV9QVFlTIGlzIG5vdCBzZXQKQ09ORklHX1NFUklBTF9OT05TVEFOREFSRD15 CiMgQ09ORklHX1JPQ0tFVFBPUlQgaXMgbm90IHNldApDT05GSUdfQ1lDTEFERVM9bQojIENPTkZJ R19DWVpfSU5UUiBpcyBub3Qgc2V0CiMgQ09ORklHX01PWEFfSU5URUxMSU8gaXMgbm90IHNldAoj IENPTkZJR19NT1hBX1NNQVJUSU8gaXMgbm90IHNldApDT05GSUdfU1lOQ0xJTks9bQpDT05GSUdf U1lOQ0xJTktNUD1tCkNPTkZJR19TWU5DTElOS19HVD1tCkNPTkZJR19OT1pPTUk9bQojIENPTkZJ R19JU0kgaXMgbm90IHNldApDT05GSUdfTl9IRExDPW0KQ09ORklHX05fR1NNPW0KIyBDT05GSUdf VFJBQ0VfU0lOSyBpcyBub3Qgc2V0CiMgQ09ORklHX05VTExfVFRZIGlzIG5vdCBzZXQKQ09ORklH X0xESVNDX0FVVE9MT0FEPXkKQ09ORklHX0RFVk1FTT15CiMgQ09ORklHX0RFVktNRU0gaXMgbm90 IHNldAoKIwojIFNlcmlhbCBkcml2ZXJzCiMKQ09ORklHX1NFUklBTF9FQVJMWUNPTj15CkNPTkZJ R19TRVJJQUxfODI1MD15CiMgQ09ORklHX1NFUklBTF84MjUwX0RFUFJFQ0FURURfT1BUSU9OUyBp cyBub3Qgc2V0CkNPTkZJR19TRVJJQUxfODI1MF9QTlA9eQojIENPTkZJR19TRVJJQUxfODI1MF8x NjU1MEFfVkFSSUFOVFMgaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfODI1MF9GSU5URUsgaXMg bm90IHNldApDT05GSUdfU0VSSUFMXzgyNTBfQ09OU09MRT15CkNPTkZJR19TRVJJQUxfODI1MF9E TUE9eQpDT05GSUdfU0VSSUFMXzgyNTBfUENJPXkKQ09ORklHX1NFUklBTF84MjUwX0VYQVI9eQpD T05GSUdfU0VSSUFMXzgyNTBfTlJfVUFSVFM9MzIKQ09ORklHX1NFUklBTF84MjUwX1JVTlRJTUVf VUFSVFM9NApDT05GSUdfU0VSSUFMXzgyNTBfRVhURU5ERUQ9eQpDT05GSUdfU0VSSUFMXzgyNTBf TUFOWV9QT1JUUz15CkNPTkZJR19TRVJJQUxfODI1MF9TSEFSRV9JUlE9eQojIENPTkZJR19TRVJJ QUxfODI1MF9ERVRFQ1RfSVJRIGlzIG5vdCBzZXQKQ09ORklHX1NFUklBTF84MjUwX1JTQT15CkNP TkZJR19TRVJJQUxfODI1MF9EV0xJQj15CkNPTkZJR19TRVJJQUxfODI1MF9EVz15CiMgQ09ORklH X1NFUklBTF84MjUwX1JUMjg4WCBpcyBub3Qgc2V0CkNPTkZJR19TRVJJQUxfODI1MF9MUFNTPXkK Q09ORklHX1NFUklBTF84MjUwX01JRD15CgojCiMgTm9uLTgyNTAgc2VyaWFsIHBvcnQgc3VwcG9y dAojCiMgQ09ORklHX1NFUklBTF9NQVgzMTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX01B WDMxMFggaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfVUFSVExJVEUgaXMgbm90IHNldApDT05G SUdfU0VSSUFMX0NPUkU9eQpDT05GSUdfU0VSSUFMX0NPUkVfQ09OU09MRT15CkNPTkZJR19TRVJJ QUxfSlNNPW0KIyBDT05GSUdfU0VSSUFMX1NDQ05YUCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklB TF9TQzE2SVM3WFggaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfQUxURVJBX0pUQUdVQVJUIGlz IG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX0FMVEVSQV9VQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdf U0VSSUFMX0lGWDZYNjAgaXMgbm90IHNldApDT05GSUdfU0VSSUFMX0FSQz1tCkNPTkZJR19TRVJJ QUxfQVJDX05SX1BPUlRTPTEKIyBDT05GSUdfU0VSSUFMX1JQMiBpcyBub3Qgc2V0CiMgQ09ORklH X1NFUklBTF9GU0xfTFBVQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX0ZTTF9MSU5GTEVY VUFSVCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklBTF9TUFJEIGlzIG5vdCBzZXQKIyBlbmQgb2Yg U2VyaWFsIGRyaXZlcnMKCkNPTkZJR19TRVJJQUxfTUNUUkxfR1BJTz15CiMgQ09ORklHX1NFUklB TF9ERVZfQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfVFRZX1BSSU5USyBpcyBub3Qgc2V0CkNPTkZJ R19QUklOVEVSPW0KIyBDT05GSUdfTFBfQ09OU09MRSBpcyBub3Qgc2V0CkNPTkZJR19QUERFVj1t CkNPTkZJR19IVkNfRFJJVkVSPXkKQ09ORklHX0hWQ19JUlE9eQpDT05GSUdfSFZDX1hFTj15CkNP TkZJR19IVkNfWEVOX0ZST05URU5EPXkKQ09ORklHX1ZJUlRJT19DT05TT0xFPXkKQ09ORklHX0lQ TUlfSEFORExFUj1tCkNPTkZJR19JUE1JX0RNSV9ERUNPREU9eQpDT05GSUdfSVBNSV9QTEFUX0RB VEE9eQojIENPTkZJR19JUE1JX1BBTklDX0VWRU5UIGlzIG5vdCBzZXQKQ09ORklHX0lQTUlfREVW SUNFX0lOVEVSRkFDRT1tCkNPTkZJR19JUE1JX1NJPW0KQ09ORklHX0lQTUlfU1NJRj1tCkNPTkZJ R19JUE1JX1dBVENIRE9HPW0KQ09ORklHX0lQTUlfUE9XRVJPRkY9bQpDT05GSUdfSFdfUkFORE9N PXkKQ09ORklHX0hXX1JBTkRPTV9USU1FUklPTUVNPW0KQ09ORklHX0hXX1JBTkRPTV9JTlRFTD1t CkNPTkZJR19IV19SQU5ET01fQU1EPW0KQ09ORklHX0hXX1JBTkRPTV9WSUE9bQpDT05GSUdfSFdf UkFORE9NX1ZJUlRJTz15CkNPTkZJR19OVlJBTT15CiMgQ09ORklHX0FQUExJQ09NIGlzIG5vdCBz ZXQKIyBDT05GSUdfTVdBVkUgaXMgbm90IHNldApDT05GSUdfUkFXX0RSSVZFUj15CkNPTkZJR19N QVhfUkFXX0RFVlM9ODE5MgpDT05GSUdfSFBFVD15CkNPTkZJR19IUEVUX01NQVA9eQojIENPTkZJ R19IUEVUX01NQVBfREVGQVVMVCBpcyBub3Qgc2V0CkNPTkZJR19IQU5HQ0hFQ0tfVElNRVI9bQpD T05GSUdfVVZfTU1USU1FUj1tCkNPTkZJR19UQ0dfVFBNPXkKQ09ORklHX0hXX1JBTkRPTV9UUE09 eQpDT05GSUdfVENHX1RJU19DT1JFPXkKQ09ORklHX1RDR19USVM9eQojIENPTkZJR19UQ0dfVElT X1NQSSBpcyBub3Qgc2V0CkNPTkZJR19UQ0dfVElTX0kyQ19BVE1FTD1tCkNPTkZJR19UQ0dfVElT X0kyQ19JTkZJTkVPTj1tCkNPTkZJR19UQ0dfVElTX0kyQ19OVVZPVE9OPW0KQ09ORklHX1RDR19O U0M9bQpDT05GSUdfVENHX0FUTUVMPW0KQ09ORklHX1RDR19JTkZJTkVPTj1tCiMgQ09ORklHX1RD R19YRU4gaXMgbm90IHNldApDT05GSUdfVENHX0NSQj15CiMgQ09ORklHX1RDR19WVFBNX1BST1hZ IGlzIG5vdCBzZXQKQ09ORklHX1RDR19USVNfU1QzM1pQMjQ9bQpDT05GSUdfVENHX1RJU19TVDMz WlAyNF9JMkM9bQojIENPTkZJR19UQ0dfVElTX1NUMzNaUDI0X1NQSSBpcyBub3Qgc2V0CkNPTkZJ R19URUxDTE9DSz1tCkNPTkZJR19ERVZQT1JUPXkKIyBDT05GSUdfWElMTFlCVVMgaXMgbm90IHNl dAojIGVuZCBvZiBDaGFyYWN0ZXIgZGV2aWNlcwoKIyBDT05GSUdfUkFORE9NX1RSVVNUX0NQVSBp cyBub3Qgc2V0CiMgQ09ORklHX1JBTkRPTV9UUlVTVF9CT09UTE9BREVSIGlzIG5vdCBzZXQKCiMK IyBJMkMgc3VwcG9ydAojCkNPTkZJR19JMkM9eQpDT05GSUdfQUNQSV9JMkNfT1BSRUdJT049eQpD T05GSUdfSTJDX0JPQVJESU5GTz15CkNPTkZJR19JMkNfQ09NUEFUPXkKQ09ORklHX0kyQ19DSEFS REVWPW0KQ09ORklHX0kyQ19NVVg9bQoKIwojIE11bHRpcGxleGVyIEkyQyBDaGlwIHN1cHBvcnQK IwojIENPTkZJR19JMkNfTVVYX0dQSU8gaXMgbm90IHNldAojIENPTkZJR19JMkNfTVVYX0xUQzQz MDYgaXMgbm90IHNldAojIENPTkZJR19JMkNfTVVYX1BDQTk1NDEgaXMgbm90IHNldAojIENPTkZJ R19JMkNfTVVYX1BDQTk1NHggaXMgbm90IHNldAojIENPTkZJR19JMkNfTVVYX1JFRyBpcyBub3Qg c2V0CiMgQ09ORklHX0kyQ19NVVhfTUxYQ1BMRCBpcyBub3Qgc2V0CiMgZW5kIG9mIE11bHRpcGxl eGVyIEkyQyBDaGlwIHN1cHBvcnQKCkNPTkZJR19JMkNfSEVMUEVSX0FVVE89eQpDT05GSUdfSTJD X1NNQlVTPW0KQ09ORklHX0kyQ19BTEdPQklUPXkKQ09ORklHX0kyQ19BTEdPUENBPW0KCiMKIyBJ MkMgSGFyZHdhcmUgQnVzIHN1cHBvcnQKIwoKIwojIFBDIFNNQnVzIGhvc3QgY29udHJvbGxlciBk cml2ZXJzCiMKIyBDT05GSUdfSTJDX0FMSTE1MzUgaXMgbm90IHNldAojIENPTkZJR19JMkNfQUxJ MTU2MyBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19BTEkxNVgzIGlzIG5vdCBzZXQKQ09ORklHX0ky Q19BTUQ3NTY9bQpDT05GSUdfSTJDX0FNRDc1Nl9TNDg4Mj1tCkNPTkZJR19JMkNfQU1EODExMT1t CiMgQ09ORklHX0kyQ19BTURfTVAyIGlzIG5vdCBzZXQKQ09ORklHX0kyQ19JODAxPW0KQ09ORklH X0kyQ19JU0NIPW0KQ09ORklHX0kyQ19JU01UPW0KQ09ORklHX0kyQ19QSUlYND1tCkNPTkZJR19J MkNfTkZPUkNFMj1tCkNPTkZJR19JMkNfTkZPUkNFMl9TNDk4NT1tCiMgQ09ORklHX0kyQ19OVklE SUFfR1BVIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1NJUzU1OTUgaXMgbm90IHNldAojIENPTkZJ R19JMkNfU0lTNjMwIGlzIG5vdCBzZXQKQ09ORklHX0kyQ19TSVM5Nlg9bQpDT05GSUdfSTJDX1ZJ QT1tCkNPTkZJR19JMkNfVklBUFJPPW0KCiMKIyBBQ1BJIGRyaXZlcnMKIwpDT05GSUdfSTJDX1ND TUk9bQoKIwojIEkyQyBzeXN0ZW0gYnVzIGRyaXZlcnMgKG1vc3RseSBlbWJlZGRlZCAvIHN5c3Rl bS1vbi1jaGlwKQojCiMgQ09ORklHX0kyQ19DQlVTX0dQSU8gaXMgbm90IHNldApDT05GSUdfSTJD X0RFU0lHTldBUkVfQ09SRT1tCkNPTkZJR19JMkNfREVTSUdOV0FSRV9QTEFURk9STT1tCiMgQ09O RklHX0kyQ19ERVNJR05XQVJFX1NMQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0RFU0lHTldB UkVfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0RFU0lHTldBUkVfQkFZVFJBSUwgaXMgbm90 IHNldAojIENPTkZJR19JMkNfRU1FVjIgaXMgbm90IHNldAojIENPTkZJR19JMkNfR1BJTyBpcyBu b3Qgc2V0CiMgQ09ORklHX0kyQ19PQ09SRVMgaXMgbm90IHNldApDT05GSUdfSTJDX1BDQV9QTEFU Rk9STT1tCkNPTkZJR19JMkNfU0lNVEVDPW0KIyBDT05GSUdfSTJDX1hJTElOWCBpcyBub3Qgc2V0 CgojCiMgRXh0ZXJuYWwgSTJDL1NNQnVzIGFkYXB0ZXIgZHJpdmVycwojCkNPTkZJR19JMkNfRElP TEFOX1UyQz1tCkNPTkZJR19JMkNfUEFSUE9SVD1tCiMgQ09ORklHX0kyQ19ST0JPVEZVWlpfT1NJ RiBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19UQU9TX0VWTSBpcyBub3Qgc2V0CkNPTkZJR19JMkNf VElOWV9VU0I9bQpDT05GSUdfSTJDX1ZJUEVSQk9BUkQ9bQoKIwojIE90aGVyIEkyQy9TTUJ1cyBi dXMgZHJpdmVycwojCiMgQ09ORklHX0kyQ19NTFhDUExEIGlzIG5vdCBzZXQKIyBlbmQgb2YgSTJD IEhhcmR3YXJlIEJ1cyBzdXBwb3J0CgpDT05GSUdfSTJDX1NUVUI9bQojIENPTkZJR19JMkNfU0xB VkUgaXMgbm90IHNldAojIENPTkZJR19JMkNfREVCVUdfQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklH X0kyQ19ERUJVR19BTEdPIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0RFQlVHX0JVUyBpcyBub3Qg c2V0CiMgZW5kIG9mIEkyQyBzdXBwb3J0CgojIENPTkZJR19JM0MgaXMgbm90IHNldApDT05GSUdf U1BJPXkKIyBDT05GSUdfU1BJX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NQSV9NQVNURVI9eQoj IENPTkZJR19TUElfTUVNIGlzIG5vdCBzZXQKCiMKIyBTUEkgTWFzdGVyIENvbnRyb2xsZXIgRHJp dmVycwojCiMgQ09ORklHX1NQSV9BTFRFUkEgaXMgbm90IHNldAojIENPTkZJR19TUElfQVhJX1NQ SV9FTkdJTkUgaXMgbm90IHNldAojIENPTkZJR19TUElfQklUQkFORyBpcyBub3Qgc2V0CiMgQ09O RklHX1NQSV9CVVRURVJGTFkgaXMgbm90IHNldAojIENPTkZJR19TUElfQ0FERU5DRSBpcyBub3Qg c2V0CiMgQ09ORklHX1NQSV9ERVNJR05XQVJFIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX05YUF9G TEVYU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX0dQSU8gaXMgbm90IHNldAojIENPTkZJR19T UElfTE03MF9MTFAgaXMgbm90IHNldAojIENPTkZJR19TUElfT0NfVElOWSBpcyBub3Qgc2V0CkNP TkZJR19TUElfUFhBMlhYPW0KQ09ORklHX1NQSV9QWEEyWFhfUENJPW0KIyBDT05GSUdfU1BJX1JP Q0tDSElQIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX1NDMThJUzYwMiBpcyBub3Qgc2V0CiMgQ09O RklHX1NQSV9TSUZJVkUgaXMgbm90IHNldAojIENPTkZJR19TUElfTVhJQyBpcyBub3Qgc2V0CiMg Q09ORklHX1NQSV9YQ09NTSBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9YSUxJTlggaXMgbm90IHNl dAojIENPTkZJR19TUElfWllOUU1QX0dRU1BJIGlzIG5vdCBzZXQKCiMKIyBTUEkgTXVsdGlwbGV4 ZXIgc3VwcG9ydAojCiMgQ09ORklHX1NQSV9NVVggaXMgbm90IHNldAoKIwojIFNQSSBQcm90b2Nv bCBNYXN0ZXJzCiMKIyBDT05GSUdfU1BJX1NQSURFViBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9M T09QQkFDS19URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX1RMRTYyWDAgaXMgbm90IHNldAoj IENPTkZJR19TUElfU0xBVkUgaXMgbm90IHNldAojIENPTkZJR19TUE1JIGlzIG5vdCBzZXQKIyBD T05GSUdfSFNJIGlzIG5vdCBzZXQKQ09ORklHX1BQUz15CiMgQ09ORklHX1BQU19ERUJVRyBpcyBu b3Qgc2V0CgojCiMgUFBTIGNsaWVudHMgc3VwcG9ydAojCiMgQ09ORklHX1BQU19DTElFTlRfS1RJ TUVSIGlzIG5vdCBzZXQKQ09ORklHX1BQU19DTElFTlRfTERJU0M9bQpDT05GSUdfUFBTX0NMSUVO VF9QQVJQT1JUPW0KQ09ORklHX1BQU19DTElFTlRfR1BJTz1tCgojCiMgUFBTIGdlbmVyYXRvcnMg c3VwcG9ydAojCgojCiMgUFRQIGNsb2NrIHN1cHBvcnQKIwpDT05GSUdfUFRQXzE1ODhfQ0xPQ0s9 eQpDT05GSUdfRFA4MzY0MF9QSFk9bQojIENPTkZJR19QVFBfMTU4OF9DTE9DS19JTkVTIGlzIG5v dCBzZXQKQ09ORklHX1BUUF8xNTg4X0NMT0NLX0tWTT1tCiMgQ09ORklHX1BUUF8xNTg4X0NMT0NL X0lEVDgyUDMzIGlzIG5vdCBzZXQKIyBDT05GSUdfUFRQXzE1ODhfQ0xPQ0tfSURUQ00gaXMgbm90 IHNldAojIENPTkZJR19QVFBfMTU4OF9DTE9DS19WTVcgaXMgbm90IHNldAojIGVuZCBvZiBQVFAg Y2xvY2sgc3VwcG9ydAoKQ09ORklHX1BJTkNUUkw9eQpDT05GSUdfUElOTVVYPXkKQ09ORklHX1BJ TkNPTkY9eQpDT05GSUdfR0VORVJJQ19QSU5DT05GPXkKIyBDT05GSUdfREVCVUdfUElOQ1RSTCBp cyBub3Qgc2V0CkNPTkZJR19QSU5DVFJMX0FNRD1tCiMgQ09ORklHX1BJTkNUUkxfTUNQMjNTMDgg aXMgbm90IHNldAojIENPTkZJR19QSU5DVFJMX1NYMTUwWCBpcyBub3Qgc2V0CkNPTkZJR19QSU5D VFJMX0JBWVRSQUlMPXkKIyBDT05GSUdfUElOQ1RSTF9DSEVSUllWSUVXIGlzIG5vdCBzZXQKIyBD T05GSUdfUElOQ1RSTF9MWU5YUE9JTlQgaXMgbm90IHNldApDT05GSUdfUElOQ1RSTF9JTlRFTD1t CiMgQ09ORklHX1BJTkNUUkxfQlJPWFRPTiBpcyBub3Qgc2V0CkNPTkZJR19QSU5DVFJMX0NBTk5P TkxBS0U9bQojIENPTkZJR19QSU5DVFJMX0NFREFSRk9SSyBpcyBub3Qgc2V0CkNPTkZJR19QSU5D VFJMX0RFTlZFUlRPTj1tCkNPTkZJR19QSU5DVFJMX0dFTUlOSUxBS0U9bQojIENPTkZJR19QSU5D VFJMX0lDRUxBS0UgaXMgbm90IHNldApDT05GSUdfUElOQ1RSTF9MRVdJU0JVUkc9bQpDT05GSUdf UElOQ1RSTF9TVU5SSVNFUE9JTlQ9bQojIENPTkZJR19QSU5DVFJMX1RJR0VSTEFLRSBpcyBub3Qg c2V0CkNPTkZJR19HUElPTElCPXkKQ09ORklHX0dQSU9MSUJfRkFTVFBBVEhfTElNSVQ9NTEyCkNP TkZJR19HUElPX0FDUEk9eQpDT05GSUdfR1BJT0xJQl9JUlFDSElQPXkKIyBDT05GSUdfREVCVUdf R1BJTyBpcyBub3Qgc2V0CkNPTkZJR19HUElPX1NZU0ZTPXkKQ09ORklHX0dQSU9fR0VORVJJQz1t CgojCiMgTWVtb3J5IG1hcHBlZCBHUElPIGRyaXZlcnMKIwpDT05GSUdfR1BJT19BTURQVD1tCiMg Q09ORklHX0dQSU9fRFdBUEIgaXMgbm90IHNldAojIENPTkZJR19HUElPX0VYQVIgaXMgbm90IHNl dAojIENPTkZJR19HUElPX0dFTkVSSUNfUExBVEZPUk0gaXMgbm90IHNldApDT05GSUdfR1BJT19J Q0g9bQojIENPTkZJR19HUElPX01CODZTN1ggaXMgbm90IHNldAojIENPTkZJR19HUElPX1ZYODU1 IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19YSUxJTlggaXMgbm90IHNldAojIENPTkZJR19HUElP X0FNRF9GQ0ggaXMgbm90IHNldAojIGVuZCBvZiBNZW1vcnkgbWFwcGVkIEdQSU8gZHJpdmVycwoK IwojIFBvcnQtbWFwcGVkIEkvTyBHUElPIGRyaXZlcnMKIwojIENPTkZJR19HUElPX0Y3MTg4WCBp cyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fSVQ4NyBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fU0NI IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19TQ0gzMTFYIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJ T19XSU5CT05EIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19XUzE2QzQ4IGlzIG5vdCBzZXQKIyBl bmQgb2YgUG9ydC1tYXBwZWQgSS9PIEdQSU8gZHJpdmVycwoKIwojIEkyQyBHUElPIGV4cGFuZGVy cwojCiMgQ09ORklHX0dQSU9fQURQNTU4OCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fTUFYNzMw MCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fTUFYNzMyWCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQ SU9fUENBOTUzWCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fUENGODU3WCBpcyBub3Qgc2V0CiMg Q09ORklHX0dQSU9fVFBJQzI4MTAgaXMgbm90IHNldAojIGVuZCBvZiBJMkMgR1BJTyBleHBhbmRl cnMKCiMKIyBNRkQgR1BJTyBleHBhbmRlcnMKIwojIGVuZCBvZiBNRkQgR1BJTyBleHBhbmRlcnMK CiMKIyBQQ0kgR1BJTyBleHBhbmRlcnMKIwojIENPTkZJR19HUElPX0FNRDgxMTEgaXMgbm90IHNl dAojIENPTkZJR19HUElPX01MX0lPSCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fUENJX0lESU9f MTYgaXMgbm90IHNldAojIENPTkZJR19HUElPX1BDSUVfSURJT18yNCBpcyBub3Qgc2V0CiMgQ09O RklHX0dQSU9fUkRDMzIxWCBpcyBub3Qgc2V0CiMgZW5kIG9mIFBDSSBHUElPIGV4cGFuZGVycwoK IwojIFNQSSBHUElPIGV4cGFuZGVycwojCiMgQ09ORklHX0dQSU9fTUFYMzE5MVggaXMgbm90IHNl dAojIENPTkZJR19HUElPX01BWDczMDEgaXMgbm90IHNldAojIENPTkZJR19HUElPX01DMzM4ODAg aXMgbm90IHNldAojIENPTkZJR19HUElPX1BJU09TUiBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9f WFJBMTQwMyBpcyBub3Qgc2V0CiMgZW5kIG9mIFNQSSBHUElPIGV4cGFuZGVycwoKIwojIFVTQiBH UElPIGV4cGFuZGVycwojCkNPTkZJR19HUElPX1ZJUEVSQk9BUkQ9bQojIGVuZCBvZiBVU0IgR1BJ TyBleHBhbmRlcnMKCkNPTkZJR19HUElPX01PQ0tVUD15CiMgQ09ORklHX1cxIGlzIG5vdCBzZXQK IyBDT05GSUdfUE9XRVJfQVZTIGlzIG5vdCBzZXQKQ09ORklHX1BPV0VSX1JFU0VUPXkKIyBDT05G SUdfUE9XRVJfUkVTRVRfUkVTVEFSVCBpcyBub3Qgc2V0CkNPTkZJR19QT1dFUl9TVVBQTFk9eQoj IENPTkZJR19QT1dFUl9TVVBQTFlfREVCVUcgaXMgbm90IHNldApDT05GSUdfUE9XRVJfU1VQUExZ X0hXTU9OPXkKIyBDT05GSUdfUERBX1BPV0VSIGlzIG5vdCBzZXQKIyBDT05GSUdfR0VORVJJQ19B RENfQkFUVEVSWSBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfUE9XRVIgaXMgbm90IHNldAojIENP TkZJR19DSEFSR0VSX0FEUDUwNjEgaXMgbm90IHNldAojIENPTkZJR19CQVRURVJZX0RTMjc4MCBp cyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllfRFMyNzgxIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFU VEVSWV9EUzI3ODIgaXMgbm90IHNldAojIENPTkZJR19CQVRURVJZX1NCUyBpcyBub3Qgc2V0CiMg Q09ORklHX0NIQVJHRVJfU0JTIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFOQUdFUl9TQlMgaXMgbm90 IHNldAojIENPTkZJR19CQVRURVJZX0JRMjdYWFggaXMgbm90IHNldAojIENPTkZJR19CQVRURVJZ X01BWDE3MDQwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFUVEVSWV9NQVgxNzA0MiBpcyBub3Qgc2V0 CiMgQ09ORklHX0NIQVJHRVJfTUFYODkwMyBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfTFA4 NzI3IGlzIG5vdCBzZXQKIyBDT05GSUdfQ0hBUkdFUl9HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdf Q0hBUkdFUl9MVDM2NTEgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX0JRMjQxNVggaXMgbm90 IHNldAojIENPTkZJR19DSEFSR0VSX0JRMjQyNTcgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VS X0JRMjQ3MzUgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX0JRMjU4OTAgaXMgbm90IHNldApD T05GSUdfQ0hBUkdFUl9TTUIzNDc9bQojIENPTkZJR19CQVRURVJZX0dBVUdFX0xUQzI5NDEgaXMg bm90IHNldAojIENPTkZJR19DSEFSR0VSX1JUOTQ1NSBpcyBub3Qgc2V0CkNPTkZJR19IV01PTj15 CkNPTkZJR19IV01PTl9WSUQ9bQojIENPTkZJR19IV01PTl9ERUJVR19DSElQIGlzIG5vdCBzZXQK CiMKIyBOYXRpdmUgZHJpdmVycwojCkNPTkZJR19TRU5TT1JTX0FCSVRVR1VSVT1tCkNPTkZJR19T RU5TT1JTX0FCSVRVR1VSVTM9bQojIENPTkZJR19TRU5TT1JTX0FENzMxNCBpcyBub3Qgc2V0CkNP TkZJR19TRU5TT1JTX0FENzQxND1tCkNPTkZJR19TRU5TT1JTX0FENzQxOD1tCkNPTkZJR19TRU5T T1JTX0FETTEwMjE9bQpDT05GSUdfU0VOU09SU19BRE0xMDI1PW0KQ09ORklHX1NFTlNPUlNfQURN MTAyNj1tCkNPTkZJR19TRU5TT1JTX0FETTEwMjk9bQpDT05GSUdfU0VOU09SU19BRE0xMDMxPW0K IyBDT05GSUdfU0VOU09SU19BRE0xMTc3IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQURNOTI0 MD1tCkNPTkZJR19TRU5TT1JTX0FEVDdYMTA9bQojIENPTkZJR19TRU5TT1JTX0FEVDczMTAgaXMg bm90IHNldApDT05GSUdfU0VOU09SU19BRFQ3NDEwPW0KQ09ORklHX1NFTlNPUlNfQURUNzQxMT1t CkNPTkZJR19TRU5TT1JTX0FEVDc0NjI9bQpDT05GSUdfU0VOU09SU19BRFQ3NDcwPW0KQ09ORklH X1NFTlNPUlNfQURUNzQ3NT1tCiMgQ09ORklHX1NFTlNPUlNfQVMzNzAgaXMgbm90IHNldApDT05G SUdfU0VOU09SU19BU0M3NjIxPW0KIyBDT05GSUdfU0VOU09SU19BWElfRkFOX0NPTlRST0wgaXMg bm90IHNldApDT05GSUdfU0VOU09SU19LOFRFTVA9bQpDT05GSUdfU0VOU09SU19LMTBURU1QPW0K Q09ORklHX1NFTlNPUlNfRkFNMTVIX1BPV0VSPW0KQ09ORklHX1NFTlNPUlNfQVBQTEVTTUM9bQpD T05GSUdfU0VOU09SU19BU0IxMDA9bQojIENPTkZJR19TRU5TT1JTX0FTUEVFRCBpcyBub3Qgc2V0 CkNPTkZJR19TRU5TT1JTX0FUWFAxPW0KIyBDT05GSUdfU0VOU09SU19EUklWRVRFTVAgaXMgbm90 IHNldApDT05GSUdfU0VOU09SU19EUzYyMD1tCkNPTkZJR19TRU5TT1JTX0RTMTYyMT1tCkNPTkZJ R19TRU5TT1JTX0RFTExfU01NPW0KQ09ORklHX1NFTlNPUlNfSTVLX0FNQj1tCkNPTkZJR19TRU5T T1JTX0Y3MTgwNUY9bQpDT05GSUdfU0VOU09SU19GNzE4ODJGRz1tCkNPTkZJR19TRU5TT1JTX0Y3 NTM3NVM9bQpDT05GSUdfU0VOU09SU19GU0NITUQ9bQojIENPTkZJR19TRU5TT1JTX0ZUU1RFVVRB VEVTIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfR0w1MThTTT1tCkNPTkZJR19TRU5TT1JTX0dM NTIwU009bQpDT05GSUdfU0VOU09SU19HNzYwQT1tCiMgQ09ORklHX1NFTlNPUlNfRzc2MiBpcyBu b3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSElINjEzMCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JT X0lCTUFFTT1tCkNPTkZJR19TRU5TT1JTX0lCTVBFWD1tCiMgQ09ORklHX1NFTlNPUlNfSUlPX0hX TU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19JNTUwMCBpcyBub3Qgc2V0CkNPTkZJR19T RU5TT1JTX0NPUkVURU1QPW0KQ09ORklHX1NFTlNPUlNfSVQ4Nz1tCkNPTkZJR19TRU5TT1JTX0pD NDI9bQojIENPTkZJR19TRU5TT1JTX1BPV1IxMjIwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNf TElORUFHRT1tCiMgQ09ORklHX1NFTlNPUlNfTFRDMjk0NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NF TlNPUlNfTFRDMjk0N19JMkMgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0xUQzI5NDdfU1BJ IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MVEMyOTkwIGlzIG5vdCBzZXQKQ09ORklHX1NF TlNPUlNfTFRDNDE1MT1tCkNPTkZJR19TRU5TT1JTX0xUQzQyMTU9bQojIENPTkZJR19TRU5TT1JT X0xUQzQyMjIgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19MVEM0MjQ1PW0KIyBDT05GSUdfU0VO U09SU19MVEM0MjYwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTFRDNDI2MT1tCiMgQ09ORklH X1NFTlNPUlNfTUFYMTExMSBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDE2MDY1PW0KQ09O RklHX1NFTlNPUlNfTUFYMTYxOT1tCkNPTkZJR19TRU5TT1JTX01BWDE2Njg9bQpDT05GSUdfU0VO U09SU19NQVgxOTc9bQojIENPTkZJR19TRU5TT1JTX01BWDMxNzIyIGlzIG5vdCBzZXQKIyBDT05G SUdfU0VOU09SU19NQVgzMTczMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfTUFYNjYyMSBp cyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDY2Mzk9bQpDT05GSUdfU0VOU09SU19NQVg2NjQy PW0KQ09ORklHX1NFTlNPUlNfTUFYNjY1MD1tCkNPTkZJR19TRU5TT1JTX01BWDY2OTc9bQojIENP TkZJR19TRU5TT1JTX01BWDMxNzkwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTUNQMzAyMT1t CiMgQ09ORklHX1NFTlNPUlNfVEM2NTQgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0FEQ1hY IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTE02Mz1tCiMgQ09ORklHX1NFTlNPUlNfTE03MCBp cyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0xNNzM9bQpDT05GSUdfU0VOU09SU19MTTc1PW0KQ09O RklHX1NFTlNPUlNfTE03Nz1tCkNPTkZJR19TRU5TT1JTX0xNNzg9bQpDT05GSUdfU0VOU09SU19M TTgwPW0KQ09ORklHX1NFTlNPUlNfTE04Mz1tCkNPTkZJR19TRU5TT1JTX0xNODU9bQpDT05GSUdf U0VOU09SU19MTTg3PW0KQ09ORklHX1NFTlNPUlNfTE05MD1tCkNPTkZJR19TRU5TT1JTX0xNOTI9 bQpDT05GSUdfU0VOU09SU19MTTkzPW0KQ09ORklHX1NFTlNPUlNfTE05NTIzND1tCkNPTkZJR19T RU5TT1JTX0xNOTUyNDE9bQpDT05GSUdfU0VOU09SU19MTTk1MjQ1PW0KQ09ORklHX1NFTlNPUlNf UEM4NzM2MD1tCkNPTkZJR19TRU5TT1JTX1BDODc0Mjc9bQpDT05GSUdfU0VOU09SU19OVENfVEhF Uk1JU1RPUj1tCiMgQ09ORklHX1NFTlNPUlNfTkNUNjY4MyBpcyBub3Qgc2V0CkNPTkZJR19TRU5T T1JTX05DVDY3NzU9bQojIENPTkZJR19TRU5TT1JTX05DVDc4MDIgaXMgbm90IHNldAojIENPTkZJ R19TRU5TT1JTX05DVDc5MDQgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX05QQ003WFggaXMg bm90IHNldApDT05GSUdfU0VOU09SU19QQ0Y4NTkxPW0KQ09ORklHX1BNQlVTPW0KQ09ORklHX1NF TlNPUlNfUE1CVVM9bQpDT05GSUdfU0VOU09SU19BRE0xMjc1PW0KIyBDT05GSUdfU0VOU09SU19C RUxfUEZFIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19JQk1fQ0ZGUFMgaXMgbm90IHNldAoj IENPTkZJR19TRU5TT1JTX0lOU1BVUl9JUFNQUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNf SVIzNTIyMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSVIzODA2NCBpcyBub3Qgc2V0CiMg Q09ORklHX1NFTlNPUlNfSVJQUzU0MDEgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0lTTDY4 MTM3IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTE0yNTA2Nj1tCkNPTkZJR19TRU5TT1JTX0xU QzI5Nzg9bQojIENPTkZJR19TRU5TT1JTX0xUQzM4MTUgaXMgbm90IHNldApDT05GSUdfU0VOU09S U19NQVgxNjA2ND1tCiMgQ09ORklHX1NFTlNPUlNfTUFYMjA3MzAgaXMgbm90IHNldAojIENPTkZJ R19TRU5TT1JTX01BWDIwNzUxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19NQVgzMTc4NSBp cyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDM0NDQwPW0KQ09ORklHX1NFTlNPUlNfTUFYODY4 OD1tCiMgQ09ORklHX1NFTlNPUlNfUFhFMTYxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNf VFBTNDA0MjIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1RQUzUzNjc5IGlzIG5vdCBzZXQK Q09ORklHX1NFTlNPUlNfVUNEOTAwMD1tCkNPTkZJR19TRU5TT1JTX1VDRDkyMDA9bQojIENPTkZJ R19TRU5TT1JTX1hEUEUxMjIgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19aTDYxMDA9bQpDT05G SUdfU0VOU09SU19TSFQxNT1tCkNPTkZJR19TRU5TT1JTX1NIVDIxPW0KIyBDT05GSUdfU0VOU09S U19TSFQzeCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfU0hUQzEgaXMgbm90IHNldApDT05G SUdfU0VOU09SU19TSVM1NTk1PW0KQ09ORklHX1NFTlNPUlNfRE1FMTczNz1tCkNPTkZJR19TRU5T T1JTX0VNQzE0MDM9bQojIENPTkZJR19TRU5TT1JTX0VNQzIxMDMgaXMgbm90IHNldApDT05GSUdf U0VOU09SU19FTUM2VzIwMT1tCkNPTkZJR19TRU5TT1JTX1NNU0M0N00xPW0KQ09ORklHX1NFTlNP UlNfU01TQzQ3TTE5Mj1tCkNPTkZJR19TRU5TT1JTX1NNU0M0N0IzOTc9bQpDT05GSUdfU0VOU09S U19TQ0g1NlhYX0NPTU1PTj1tCkNPTkZJR19TRU5TT1JTX1NDSDU2Mjc9bQpDT05GSUdfU0VOU09S U19TQ0g1NjM2PW0KIyBDT05GSUdfU0VOU09SU19TVFRTNzUxIGlzIG5vdCBzZXQKIyBDT05GSUdf U0VOU09SU19TTU02NjUgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0FEQzEyOEQ4MTggaXMg bm90IHNldApDT05GSUdfU0VOU09SU19BRFM3ODI4PW0KIyBDT05GSUdfU0VOU09SU19BRFM3ODcx IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQU1DNjgyMT1tCkNPTkZJR19TRU5TT1JTX0lOQTIw OT1tCkNPTkZJR19TRU5TT1JTX0lOQTJYWD1tCiMgQ09ORklHX1NFTlNPUlNfSU5BMzIyMSBpcyBu b3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVEM3NCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX1RI TUM1MD1tCkNPTkZJR19TRU5TT1JTX1RNUDEwMj1tCiMgQ09ORklHX1NFTlNPUlNfVE1QMTAzIGlz IG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19UTVAxMDggaXMgbm90IHNldApDT05GSUdfU0VOU09S U19UTVA0MDE9bQpDT05GSUdfU0VOU09SU19UTVA0MjE9bQojIENPTkZJR19TRU5TT1JTX1RNUDUx MyBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX1ZJQV9DUFVURU1QPW0KQ09ORklHX1NFTlNPUlNf VklBNjg2QT1tCkNPTkZJR19TRU5TT1JTX1ZUMTIxMT1tCkNPTkZJR19TRU5TT1JTX1ZUODIzMT1t CiMgQ09ORklHX1NFTlNPUlNfVzgzNzczRyBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX1c4Mzc4 MUQ9bQpDT05GSUdfU0VOU09SU19XODM3OTFEPW0KQ09ORklHX1NFTlNPUlNfVzgzNzkyRD1tCkNP TkZJR19TRU5TT1JTX1c4Mzc5Mz1tCkNPTkZJR19TRU5TT1JTX1c4Mzc5NT1tCiMgQ09ORklHX1NF TlNPUlNfVzgzNzk1X0ZBTkNUUkwgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19XODNMNzg1VFM9 bQpDT05GSUdfU0VOU09SU19XODNMNzg2Tkc9bQpDT05GSUdfU0VOU09SU19XODM2MjdIRj1tCkNP TkZJR19TRU5TT1JTX1c4MzYyN0VIRj1tCiMgQ09ORklHX1NFTlNPUlNfWEdFTkUgaXMgbm90IHNl dAoKIwojIEFDUEkgZHJpdmVycwojCkNPTkZJR19TRU5TT1JTX0FDUElfUE9XRVI9bQpDT05GSUdf U0VOU09SU19BVEswMTEwPW0KQ09ORklHX1RIRVJNQUw9eQojIENPTkZJR19USEVSTUFMX1NUQVRJ U1RJQ1MgaXMgbm90IHNldApDT05GSUdfVEhFUk1BTF9FTUVSR0VOQ1lfUE9XRVJPRkZfREVMQVlf TVM9MApDT05GSUdfVEhFUk1BTF9IV01PTj15CkNPTkZJR19USEVSTUFMX1dSSVRBQkxFX1RSSVBT PXkKQ09ORklHX1RIRVJNQUxfREVGQVVMVF9HT1ZfU1RFUF9XSVNFPXkKIyBDT05GSUdfVEhFUk1B TF9ERUZBVUxUX0dPVl9GQUlSX1NIQVJFIGlzIG5vdCBzZXQKIyBDT05GSUdfVEhFUk1BTF9ERUZB VUxUX0dPVl9VU0VSX1NQQUNFIGlzIG5vdCBzZXQKQ09ORklHX1RIRVJNQUxfR09WX0ZBSVJfU0hB UkU9eQpDT05GSUdfVEhFUk1BTF9HT1ZfU1RFUF9XSVNFPXkKQ09ORklHX1RIRVJNQUxfR09WX0JB TkdfQkFORz15CkNPTkZJR19USEVSTUFMX0dPVl9VU0VSX1NQQUNFPXkKIyBDT05GSUdfQ0xPQ0tf VEhFUk1BTCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFVkZSRVFfVEhFUk1BTCBpcyBub3Qgc2V0CiMg Q09ORklHX1RIRVJNQUxfRU1VTEFUSU9OIGlzIG5vdCBzZXQKCiMKIyBJbnRlbCB0aGVybWFsIGRy aXZlcnMKIwpDT05GSUdfSU5URUxfUE9XRVJDTEFNUD1tCkNPTkZJR19YODZfUEtHX1RFTVBfVEhF Uk1BTD1tCkNPTkZJR19JTlRFTF9TT0NfRFRTX0lPU0ZfQ09SRT1tCiMgQ09ORklHX0lOVEVMX1NP Q19EVFNfVEhFUk1BTCBpcyBub3Qgc2V0CgojCiMgQUNQSSBJTlQzNDBYIHRoZXJtYWwgZHJpdmVy cwojCkNPTkZJR19JTlQzNDBYX1RIRVJNQUw9bQpDT05GSUdfQUNQSV9USEVSTUFMX1JFTD1tCiMg Q09ORklHX0lOVDM0MDZfVEhFUk1BTCBpcyBub3Qgc2V0CkNPTkZJR19QUk9DX1RIRVJNQUxfTU1J T19SQVBMPXkKIyBlbmQgb2YgQUNQSSBJTlQzNDBYIHRoZXJtYWwgZHJpdmVycwoKIyBDT05GSUdf SU5URUxfUENIX1RIRVJNQUwgaXMgbm90IHNldAojIGVuZCBvZiBJbnRlbCB0aGVybWFsIGRyaXZl cnMKCiMgQ09ORklHX0dFTkVSSUNfQURDX1RIRVJNQUwgaXMgbm90IHNldApDT05GSUdfV0FUQ0hE T0c9eQpDT05GSUdfV0FUQ0hET0dfQ09SRT15CiMgQ09ORklHX1dBVENIRE9HX05PV0FZT1VUIGlz IG5vdCBzZXQKQ09ORklHX1dBVENIRE9HX0hBTkRMRV9CT09UX0VOQUJMRUQ9eQpDT05GSUdfV0FU Q0hET0dfT1BFTl9USU1FT1VUPTAKQ09ORklHX1dBVENIRE9HX1NZU0ZTPXkKCiMKIyBXYXRjaGRv ZyBQcmV0aW1lb3V0IEdvdmVybm9ycwojCiMgQ09ORklHX1dBVENIRE9HX1BSRVRJTUVPVVRfR09W IGlzIG5vdCBzZXQKCiMKIyBXYXRjaGRvZyBEZXZpY2UgRHJpdmVycwojCkNPTkZJR19TT0ZUX1dB VENIRE9HPW0KQ09ORklHX1dEQVRfV0RUPW0KIyBDT05GSUdfWElMSU5YX1dBVENIRE9HIGlzIG5v dCBzZXQKIyBDT05GSUdfWklJUkFWRV9XQVRDSERPRyBpcyBub3Qgc2V0CiMgQ09ORklHX0NBREVO Q0VfV0FUQ0hET0cgaXMgbm90IHNldAojIENPTkZJR19EV19XQVRDSERPRyBpcyBub3Qgc2V0CiMg Q09ORklHX01BWDYzWFhfV0FUQ0hET0cgaXMgbm90IHNldAojIENPTkZJR19BQ1FVSVJFX1dEVCBp cyBub3Qgc2V0CiMgQ09ORklHX0FEVkFOVEVDSF9XRFQgaXMgbm90IHNldApDT05GSUdfQUxJTTE1 MzVfV0RUPW0KQ09ORklHX0FMSU03MTAxX1dEVD1tCiMgQ09ORklHX0VCQ19DMzg0X1dEVCBpcyBu b3Qgc2V0CkNPTkZJR19GNzE4MDhFX1dEVD1tCkNPTkZJR19TUDUxMDBfVENPPW0KQ09ORklHX1NC Q19GSVRQQzJfV0FUQ0hET0c9bQojIENPTkZJR19FVVJPVEVDSF9XRFQgaXMgbm90IHNldApDT05G SUdfSUI3MDBfV0RUPW0KQ09ORklHX0lCTUFTUj1tCiMgQ09ORklHX1dBRkVSX1dEVCBpcyBub3Qg c2V0CkNPTkZJR19JNjMwMEVTQl9XRFQ9eQpDT05GSUdfSUU2WFhfV0RUPW0KQ09ORklHX0lUQ09f V0RUPXkKQ09ORklHX0lUQ09fVkVORE9SX1NVUFBPUlQ9eQpDT05GSUdfSVQ4NzEyRl9XRFQ9bQpD T05GSUdfSVQ4N19XRFQ9bQpDT05GSUdfSFBfV0FUQ0hET0c9bQpDT05GSUdfSFBXRFRfTk1JX0RF Q09ESU5HPXkKIyBDT05GSUdfU0MxMjAwX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX1BDODc0MTNf V0RUIGlzIG5vdCBzZXQKQ09ORklHX05WX1RDTz1tCiMgQ09ORklHXzYwWFhfV0RUIGlzIG5vdCBz ZXQKIyBDT05GSUdfQ1BVNV9XRFQgaXMgbm90IHNldApDT05GSUdfU01TQ19TQ0gzMTFYX1dEVD1t CiMgQ09ORklHX1NNU0MzN0I3ODdfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfVFFNWDg2X1dEVCBp cyBub3Qgc2V0CkNPTkZJR19WSUFfV0RUPW0KQ09ORklHX1c4MzYyN0hGX1dEVD1tCkNPTkZJR19X ODM4NzdGX1dEVD1tCkNPTkZJR19XODM5NzdGX1dEVD1tCkNPTkZJR19NQUNIWl9XRFQ9bQojIENP TkZJR19TQkNfRVBYX0MzX1dBVENIRE9HIGlzIG5vdCBzZXQKQ09ORklHX0lOVEVMX01FSV9XRFQ9 bQojIENPTkZJR19OSTkwM1hfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfTklDNzAxOF9XRFQgaXMg bm90IHNldAojIENPTkZJR19NRU5fQTIxX1dEVCBpcyBub3Qgc2V0CkNPTkZJR19YRU5fV0RUPW0K CiMKIyBQQ0ktYmFzZWQgV2F0Y2hkb2cgQ2FyZHMKIwpDT05GSUdfUENJUENXQVRDSERPRz1tCkNP TkZJR19XRFRQQ0k9bQoKIwojIFVTQi1iYXNlZCBXYXRjaGRvZyBDYXJkcwojCkNPTkZJR19VU0JQ Q1dBVENIRE9HPW0KQ09ORklHX1NTQl9QT1NTSUJMRT15CkNPTkZJR19TU0I9bQpDT05GSUdfU1NC X1NQUk9NPXkKQ09ORklHX1NTQl9QQ0lIT1NUX1BPU1NJQkxFPXkKQ09ORklHX1NTQl9QQ0lIT1NU PXkKQ09ORklHX1NTQl9TRElPSE9TVF9QT1NTSUJMRT15CkNPTkZJR19TU0JfU0RJT0hPU1Q9eQpD T05GSUdfU1NCX0RSSVZFUl9QQ0lDT1JFX1BPU1NJQkxFPXkKQ09ORklHX1NTQl9EUklWRVJfUENJ Q09SRT15CkNPTkZJR19TU0JfRFJJVkVSX0dQSU89eQpDT05GSUdfQkNNQV9QT1NTSUJMRT15CkNP TkZJR19CQ01BPW0KQ09ORklHX0JDTUFfSE9TVF9QQ0lfUE9TU0lCTEU9eQpDT05GSUdfQkNNQV9I T1NUX1BDST15CiMgQ09ORklHX0JDTUFfSE9TVF9TT0MgaXMgbm90IHNldApDT05GSUdfQkNNQV9E UklWRVJfUENJPXkKQ09ORklHX0JDTUFfRFJJVkVSX0dNQUNfQ01OPXkKQ09ORklHX0JDTUFfRFJJ VkVSX0dQSU89eQojIENPTkZJR19CQ01BX0RFQlVHIGlzIG5vdCBzZXQKCiMKIyBNdWx0aWZ1bmN0 aW9uIGRldmljZSBkcml2ZXJzCiMKQ09ORklHX01GRF9DT1JFPXkKIyBDT05GSUdfTUZEX0FTMzcx MSBpcyBub3Qgc2V0CiMgQ09ORklHX1BNSUNfQURQNTUyMCBpcyBub3Qgc2V0CiMgQ09ORklHX01G RF9BQVQyODcwX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19NRkRfQkNNNTkwWFggaXMgbm90IHNl dAojIENPTkZJR19NRkRfQkQ5NTcxTVdWIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0FYUDIwWF9J MkMgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFERVJBIGlzIG5vdCBzZXQKIyBDT05GSUdfUE1J Q19EQTkwM1ggaXMgbm90IHNldAojIENPTkZJR19NRkRfREE5MDUyX1NQSSBpcyBub3Qgc2V0CiMg Q09ORklHX01GRF9EQTkwNTJfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RBOTA1NSBpcyBu b3Qgc2V0CiMgQ09ORklHX01GRF9EQTkwNjIgaXMgbm90IHNldAojIENPTkZJR19NRkRfREE5MDYz IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RBOTE1MCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9E TE4yIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01DMTNYWFhfU1BJIGlzIG5vdCBzZXQKIyBDT05G SUdfTUZEX01DMTNYWFhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfSFRDX1BBU0lDMyBpcyBub3Qg c2V0CiMgQ09ORklHX0hUQ19JMkNQTEQgaXMgbm90IHNldAojIENPTkZJR19NRkRfSU5URUxfUVVB UktfSTJDX0dQSU8gaXMgbm90IHNldApDT05GSUdfTFBDX0lDSD1tCkNPTkZJR19MUENfU0NIPW0K IyBDT05GSUdfSU5URUxfU09DX1BNSUNfQ0hURENfVEkgaXMgbm90IHNldApDT05GSUdfTUZEX0lO VEVMX0xQU1M9eQpDT05GSUdfTUZEX0lOVEVMX0xQU1NfQUNQST15CkNPTkZJR19NRkRfSU5URUxf TFBTU19QQ0k9eQojIENPTkZJR19NRkRfSkFOWl9DTU9ESU8gaXMgbm90IHNldAojIENPTkZJR19N RkRfS0VNUExEIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEXzg4UE04MDAgaXMgbm90IHNldAojIENP TkZJR19NRkRfODhQTTgwNSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF84OFBNODYwWCBpcyBub3Qg c2V0CiMgQ09ORklHX01GRF9NQVgxNDU3NyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg3NzY5 MyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg3Nzg0MyBpcyBub3Qgc2V0CiMgQ09ORklHX01G RF9NQVg4OTA3IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01BWDg5MjUgaXMgbm90IHNldAojIENP TkZJR19NRkRfTUFYODk5NyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg4OTk4IGlzIG5vdCBz ZXQKIyBDT05GSUdfTUZEX01UNjM5NyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NRU5GMjFCTUMg aXMgbm90IHNldAojIENPTkZJR19FWlhfUENBUCBpcyBub3Qgc2V0CkNPTkZJR19NRkRfVklQRVJC T0FSRD1tCiMgQ09ORklHX01GRF9SRVRVIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1BDRjUwNjMz IGlzIG5vdCBzZXQKIyBDT05GSUdfVUNCMTQwMF9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE X1JEQzMyMVggaXMgbm90IHNldAojIENPTkZJR19NRkRfUlQ1MDMzIGlzIG5vdCBzZXQKIyBDT05G SUdfTUZEX1JDNVQ1ODMgaXMgbm90IHNldAojIENPTkZJR19NRkRfU0VDX0NPUkUgaXMgbm90IHNl dAojIENPTkZJR19NRkRfU0k0NzZYX0NPUkUgaXMgbm90IHNldApDT05GSUdfTUZEX1NNNTAxPW0K Q09ORklHX01GRF9TTTUwMV9HUElPPXkKIyBDT05GSUdfTUZEX1NLWTgxNDUyIGlzIG5vdCBzZXQK IyBDT05GSUdfTUZEX1NNU0MgaXMgbm90IHNldAojIENPTkZJR19BQlg1MDBfQ09SRSBpcyBub3Qg c2V0CiMgQ09ORklHX01GRF9TWVNDT04gaXMgbm90IHNldAojIENPTkZJR19NRkRfVElfQU0zMzVY X1RTQ0FEQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9MUDM5NDMgaXMgbm90IHNldAojIENPTkZJ R19NRkRfTFA4Nzg4IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RJX0xNVSBpcyBub3Qgc2V0CiMg Q09ORklHX01GRF9QQUxNQVMgaXMgbm90IHNldAojIENPTkZJR19UUFM2MTA1WCBpcyBub3Qgc2V0 CiMgQ09ORklHX1RQUzY1MDEwIGlzIG5vdCBzZXQKIyBDT05GSUdfVFBTNjUwN1ggaXMgbm90IHNl dAojIENPTkZJR19NRkRfVFBTNjUwODYgaXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTNjUwOTAg aXMgbm90IHNldAojIENPTkZJR19NRkRfVElfTFA4NzNYIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE X1RQUzY1ODZYIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RQUzY1OTEwIGlzIG5vdCBzZXQKIyBD T05GSUdfTUZEX1RQUzY1OTEyX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9UUFM2NTkxMl9T UEkgaXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTODAwMzEgaXMgbm90IHNldAojIENPTkZJR19U V0w0MDMwX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19UV0w2MDQwX0NPUkUgaXMgbm90IHNldAoj IENPTkZJR19NRkRfV0wxMjczX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19NRkRfTE0zNTMzIGlz IG5vdCBzZXQKIyBDT05GSUdfTUZEX1RRTVg4NiBpcyBub3Qgc2V0CkNPTkZJR19NRkRfVlg4NTU9 bQojIENPTkZJR19NRkRfQVJJWk9OQV9JMkMgaXMgbm90IHNldAojIENPTkZJR19NRkRfQVJJWk9O QV9TUEkgaXMgbm90IHNldAojIENPTkZJR19NRkRfV004NDAwIGlzIG5vdCBzZXQKIyBDT05GSUdf TUZEX1dNODMxWF9JMkMgaXMgbm90IHNldAojIENPTkZJR19NRkRfV004MzFYX1NQSSBpcyBub3Qg c2V0CiMgQ09ORklHX01GRF9XTTgzNTBfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1dNODk5 NCBpcyBub3Qgc2V0CiMgZW5kIG9mIE11bHRpZnVuY3Rpb24gZGV2aWNlIGRyaXZlcnMKCiMgQ09O RklHX1JFR1VMQVRPUiBpcyBub3Qgc2V0CkNPTkZJR19SQ19DT1JFPW0KQ09ORklHX1JDX01BUD1t CkNPTkZJR19MSVJDPXkKQ09ORklHX1JDX0RFQ09ERVJTPXkKQ09ORklHX0lSX05FQ19ERUNPREVS PW0KQ09ORklHX0lSX1JDNV9ERUNPREVSPW0KQ09ORklHX0lSX1JDNl9ERUNPREVSPW0KQ09ORklH X0lSX0pWQ19ERUNPREVSPW0KQ09ORklHX0lSX1NPTllfREVDT0RFUj1tCkNPTkZJR19JUl9TQU5Z T19ERUNPREVSPW0KQ09ORklHX0lSX1NIQVJQX0RFQ09ERVI9bQpDT05GSUdfSVJfTUNFX0tCRF9E RUNPREVSPW0KIyBDT05GSUdfSVJfWE1QX0RFQ09ERVIgaXMgbm90IHNldApDT05GSUdfSVJfSU1P Tl9ERUNPREVSPW0KIyBDT05GSUdfSVJfUkNNTV9ERUNPREVSIGlzIG5vdCBzZXQKQ09ORklHX1JD X0RFVklDRVM9eQpDT05GSUdfUkNfQVRJX1JFTU9URT1tCkNPTkZJR19JUl9FTkU9bQpDT05GSUdf SVJfSU1PTj1tCiMgQ09ORklHX0lSX0lNT05fUkFXIGlzIG5vdCBzZXQKQ09ORklHX0lSX01DRVVT Qj1tCkNPTkZJR19JUl9JVEVfQ0lSPW0KQ09ORklHX0lSX0ZJTlRFSz1tCkNPTkZJR19JUl9OVVZP VE9OPW0KQ09ORklHX0lSX1JFRFJBVDM9bQpDT05GSUdfSVJfU1RSRUFNWkFQPW0KQ09ORklHX0lS X1dJTkJPTkRfQ0lSPW0KIyBDT05GSUdfSVJfSUdPUlBMVUdVU0IgaXMgbm90IHNldApDT05GSUdf SVJfSUdVQU5BPW0KQ09ORklHX0lSX1RUVVNCSVI9bQpDT05GSUdfUkNfTE9PUEJBQ0s9bQojIENP TkZJR19JUl9TRVJJQUwgaXMgbm90IHNldAojIENPTkZJR19JUl9TSVIgaXMgbm90IHNldAojIENP TkZJR19SQ19YQk9YX0RWRCBpcyBub3Qgc2V0CkNPTkZJR19NRURJQV9TVVBQT1JUPW0KCiMKIyBN dWx0aW1lZGlhIGNvcmUgc3VwcG9ydAojCkNPTkZJR19NRURJQV9DQU1FUkFfU1VQUE9SVD15CkNP TkZJR19NRURJQV9BTkFMT0dfVFZfU1VQUE9SVD15CkNPTkZJR19NRURJQV9ESUdJVEFMX1RWX1NV UFBPUlQ9eQpDT05GSUdfTUVESUFfUkFESU9fU1VQUE9SVD15CiMgQ09ORklHX01FRElBX1NEUl9T VVBQT1JUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVESUFfQ0VDX1NVUFBPUlQgaXMgbm90IHNldApD T05GSUdfTUVESUFfQ09OVFJPTExFUj15CkNPTkZJR19NRURJQV9DT05UUk9MTEVSX0RWQj15CkNP TkZJR19WSURFT19ERVY9bQojIENPTkZJR19WSURFT19WNEwyX1NVQkRFVl9BUEkgaXMgbm90IHNl dApDT05GSUdfVklERU9fVjRMMj1tCkNPTkZJR19WSURFT19WNEwyX0kyQz15CiMgQ09ORklHX1ZJ REVPX0FEVl9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0ZJWEVEX01JTk9SX1JBTkdF UyBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19UVU5FUj1tCkNPTkZJR19WSURFT0JVRl9HRU49bQpD T05GSUdfVklERU9CVUZfRE1BX1NHPW0KQ09ORklHX1ZJREVPQlVGX1ZNQUxMT0M9bQpDT05GSUdf RFZCX0NPUkU9bQojIENPTkZJR19EVkJfTU1BUCBpcyBub3Qgc2V0CkNPTkZJR19EVkJfTkVUPXkK Q09ORklHX1RUUENJX0VFUFJPTT1tCkNPTkZJR19EVkJfTUFYX0FEQVBURVJTPTgKQ09ORklHX0RW Ql9EWU5BTUlDX01JTk9SUz15CiMgQ09ORklHX0RWQl9ERU1VWF9TRUNUSU9OX0xPU1NfTE9HIGlz IG5vdCBzZXQKIyBDT05GSUdfRFZCX1VMRV9ERUJVRyBpcyBub3Qgc2V0CgojCiMgTWVkaWEgZHJp dmVycwojCkNPTkZJR19NRURJQV9VU0JfU1VQUE9SVD15CgojCiMgV2ViY2FtIGRldmljZXMKIwpD T05GSUdfVVNCX1ZJREVPX0NMQVNTPW0KQ09ORklHX1VTQl9WSURFT19DTEFTU19JTlBVVF9FVkRF Vj15CkNPTkZJR19VU0JfR1NQQ0E9bQpDT05GSUdfVVNCX001NjAyPW0KQ09ORklHX1VTQl9TVFYw NlhYPW0KQ09ORklHX1VTQl9HTDg2MD1tCkNPTkZJR19VU0JfR1NQQ0FfQkVOUT1tCkNPTkZJR19V U0JfR1NQQ0FfQ09ORVg9bQpDT05GSUdfVVNCX0dTUENBX0NQSUExPW0KIyBDT05GSUdfVVNCX0dT UENBX0RUQ1MwMzMgaXMgbm90IHNldApDT05GSUdfVVNCX0dTUENBX0VUT01TPW0KQ09ORklHX1VT Ql9HU1BDQV9GSU5FUElYPW0KQ09ORklHX1VTQl9HU1BDQV9KRUlMSU5KPW0KQ09ORklHX1VTQl9H U1BDQV9KTDIwMDVCQ0Q9bQojIENPTkZJR19VU0JfR1NQQ0FfS0lORUNUIGlzIG5vdCBzZXQKQ09O RklHX1VTQl9HU1BDQV9LT05JQ0E9bQpDT05GSUdfVVNCX0dTUENBX01BUlM9bQpDT05GSUdfVVNC X0dTUENBX01SOTczMTBBPW0KQ09ORklHX1VTQl9HU1BDQV9OVzgwWD1tCkNPTkZJR19VU0JfR1NQ Q0FfT1Y1MTk9bQpDT05GSUdfVVNCX0dTUENBX09WNTM0PW0KQ09ORklHX1VTQl9HU1BDQV9PVjUz NF85PW0KQ09ORklHX1VTQl9HU1BDQV9QQUMyMDc9bQpDT05GSUdfVVNCX0dTUENBX1BBQzczMDI9 bQpDT05GSUdfVVNCX0dTUENBX1BBQzczMTE9bQpDT05GSUdfVVNCX0dTUENBX1NFNDAxPW0KQ09O RklHX1VTQl9HU1BDQV9TTjlDMjAyOD1tCkNPTkZJR19VU0JfR1NQQ0FfU045QzIwWD1tCkNPTkZJ R19VU0JfR1NQQ0FfU09OSVhCPW0KQ09ORklHX1VTQl9HU1BDQV9TT05JWEo9bQpDT05GSUdfVVNC X0dTUENBX1NQQ0E1MDA9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1MDE9bQpDT05GSUdfVVNCX0dT UENBX1NQQ0E1MDU9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1MDY9bQpDT05GSUdfVVNCX0dTUENB X1NQQ0E1MDg9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1NjE9bQpDT05GSUdfVVNCX0dTUENBX1NQ Q0ExNTI4PW0KQ09ORklHX1VTQl9HU1BDQV9TUTkwNT1tCkNPTkZJR19VU0JfR1NQQ0FfU1E5MDVD PW0KQ09ORklHX1VTQl9HU1BDQV9TUTkzMFg9bQpDT05GSUdfVVNCX0dTUENBX1NUSzAxND1tCiMg Q09ORklHX1VTQl9HU1BDQV9TVEsxMTM1IGlzIG5vdCBzZXQKQ09ORklHX1VTQl9HU1BDQV9TVFYw NjgwPW0KQ09ORklHX1VTQl9HU1BDQV9TVU5QTFVTPW0KQ09ORklHX1VTQl9HU1BDQV9UNjEzPW0K Q09ORklHX1VTQl9HU1BDQV9UT1BSTz1tCiMgQ09ORklHX1VTQl9HU1BDQV9UT1VQVEVLIGlzIG5v dCBzZXQKQ09ORklHX1VTQl9HU1BDQV9UVjg1MzI9bQpDT05GSUdfVVNCX0dTUENBX1ZDMDMyWD1t CkNPTkZJR19VU0JfR1NQQ0FfVklDQU09bQpDT05GSUdfVVNCX0dTUENBX1hJUkxJTktfQ0lUPW0K Q09ORklHX1VTQl9HU1BDQV9aQzNYWD1tCkNPTkZJR19VU0JfUFdDPW0KIyBDT05GSUdfVVNCX1BX Q19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19VU0JfUFdDX0lOUFVUX0VWREVWPXkKIyBDT05GSUdf VklERU9fQ1BJQTIgaXMgbm90IHNldApDT05GSUdfVVNCX1pSMzY0WFg9bQpDT05GSUdfVVNCX1NU S1dFQkNBTT1tCkNPTkZJR19VU0JfUzIyNTU9bQojIENPTkZJR19WSURFT19VU0JUViBpcyBub3Qg c2V0CgojCiMgQW5hbG9nIFRWIFVTQiBkZXZpY2VzCiMKQ09ORklHX1ZJREVPX1BWUlVTQjI9bQpD T05GSUdfVklERU9fUFZSVVNCMl9TWVNGUz15CkNPTkZJR19WSURFT19QVlJVU0IyX0RWQj15CiMg Q09ORklHX1ZJREVPX1BWUlVTQjJfREVCVUdJRkMgaXMgbm90IHNldApDT05GSUdfVklERU9fSERQ VlI9bQojIENPTkZJR19WSURFT19TVEsxMTYwX0NPTU1PTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJ REVPX0dPNzAwNyBpcyBub3Qgc2V0CgojCiMgQW5hbG9nL2RpZ2l0YWwgVFYgVVNCIGRldmljZXMK IwpDT05GSUdfVklERU9fQVUwODI4PW0KQ09ORklHX1ZJREVPX0FVMDgyOF9WNEwyPXkKIyBDT05G SUdfVklERU9fQVUwODI4X1JDIGlzIG5vdCBzZXQKQ09ORklHX1ZJREVPX0NYMjMxWFg9bQpDT05G SUdfVklERU9fQ1gyMzFYWF9SQz15CkNPTkZJR19WSURFT19DWDIzMVhYX0FMU0E9bQpDT05GSUdf VklERU9fQ1gyMzFYWF9EVkI9bQpDT05GSUdfVklERU9fVE02MDAwPW0KQ09ORklHX1ZJREVPX1RN NjAwMF9BTFNBPW0KQ09ORklHX1ZJREVPX1RNNjAwMF9EVkI9bQoKIwojIERpZ2l0YWwgVFYgVVNC IGRldmljZXMKIwpDT05GSUdfRFZCX1VTQj1tCiMgQ09ORklHX0RWQl9VU0JfREVCVUcgaXMgbm90 IHNldApDT05GSUdfRFZCX1VTQl9ESUIzMDAwTUM9bQpDT05GSUdfRFZCX1VTQl9BODAwPW0KQ09O RklHX0RWQl9VU0JfRElCVVNCX01CPW0KIyBDT05GSUdfRFZCX1VTQl9ESUJVU0JfTUJfRkFVTFRZ IGlzIG5vdCBzZXQKQ09ORklHX0RWQl9VU0JfRElCVVNCX01DPW0KQ09ORklHX0RWQl9VU0JfRElC MDcwMD1tCkNPTkZJR19EVkJfVVNCX1VNVF8wMTA9bQpDT05GSUdfRFZCX1VTQl9DWFVTQj1tCiMg Q09ORklHX0RWQl9VU0JfQ1hVU0JfQU5BTE9HIGlzIG5vdCBzZXQKQ09ORklHX0RWQl9VU0JfTTky MFg9bQpDT05GSUdfRFZCX1VTQl9ESUdJVFY9bQpDT05GSUdfRFZCX1VTQl9WUDcwNDU9bQpDT05G SUdfRFZCX1VTQl9WUDcwMlg9bQpDT05GSUdfRFZCX1VTQl9HUDhQU0s9bQpDT05GSUdfRFZCX1VT Ql9OT1ZBX1RfVVNCMj1tCkNPTkZJR19EVkJfVVNCX1RUVVNCMj1tCkNPTkZJR19EVkJfVVNCX0RU VDIwMFU9bQpDT05GSUdfRFZCX1VTQl9PUEVSQTE9bQpDT05GSUdfRFZCX1VTQl9BRjkwMDU9bQpD T05GSUdfRFZCX1VTQl9BRjkwMDVfUkVNT1RFPW0KQ09ORklHX0RWQl9VU0JfUENUVjQ1MkU9bQpD T05GSUdfRFZCX1VTQl9EVzIxMDI9bQpDT05GSUdfRFZCX1VTQl9DSU5FUkdZX1QyPW0KQ09ORklH X0RWQl9VU0JfRFRWNTEwMD1tCkNPTkZJR19EVkJfVVNCX0FaNjAyNz1tCkNPTkZJR19EVkJfVVNC X1RFQ0hOSVNBVF9VU0IyPW0KQ09ORklHX0RWQl9VU0JfVjI9bQpDT05GSUdfRFZCX1VTQl9BRjkw MTU9bQpDT05GSUdfRFZCX1VTQl9BRjkwMzU9bQpDT05GSUdfRFZCX1VTQl9BTllTRUU9bQpDT05G SUdfRFZCX1VTQl9BVTY2MTA9bQpDT05GSUdfRFZCX1VTQl9BWjYwMDc9bQpDT05GSUdfRFZCX1VT Ql9DRTYyMzA9bQpDT05GSUdfRFZCX1VTQl9FQzE2OD1tCkNPTkZJR19EVkJfVVNCX0dMODYxPW0K Q09ORklHX0RWQl9VU0JfTE1FMjUxMD1tCkNPTkZJR19EVkJfVVNCX01YTDExMVNGPW0KQ09ORklH X0RWQl9VU0JfUlRMMjhYWFU9bQojIENPTkZJR19EVkJfVVNCX0RWQlNLWSBpcyBub3Qgc2V0CiMg Q09ORklHX0RWQl9VU0JfWkQxMzAxIGlzIG5vdCBzZXQKQ09ORklHX0RWQl9UVFVTQl9CVURHRVQ9 bQpDT05GSUdfRFZCX1RUVVNCX0RFQz1tCkNPTkZJR19TTVNfVVNCX0RSVj1tCkNPTkZJR19EVkJf QjJDMl9GTEVYQ09QX1VTQj1tCiMgQ09ORklHX0RWQl9CMkMyX0ZMRVhDT1BfVVNCX0RFQlVHIGlz IG5vdCBzZXQKIyBDT05GSUdfRFZCX0FTMTAyIGlzIG5vdCBzZXQKCiMKIyBXZWJjYW0sIFRWIChh bmFsb2cvZGlnaXRhbCkgVVNCIGRldmljZXMKIwpDT05GSUdfVklERU9fRU0yOFhYPW0KIyBDT05G SUdfVklERU9fRU0yOFhYX1Y0TDIgaXMgbm90IHNldApDT05GSUdfVklERU9fRU0yOFhYX0FMU0E9 bQpDT05GSUdfVklERU9fRU0yOFhYX0RWQj1tCkNPTkZJR19WSURFT19FTTI4WFhfUkM9bQpDT05G SUdfTUVESUFfUENJX1NVUFBPUlQ9eQoKIwojIE1lZGlhIGNhcHR1cmUgc3VwcG9ydAojCiMgQ09O RklHX1ZJREVPX01FWUUgaXMgbm90IHNldAojIENPTkZJR19WSURFT19TT0xPNlgxMCBpcyBub3Qg c2V0CiMgQ09ORklHX1ZJREVPX1RXNTg2NCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RXNjgg aXMgbm90IHNldAojIENPTkZJR19WSURFT19UVzY4NlggaXMgbm90IHNldAoKIwojIE1lZGlhIGNh cHR1cmUvYW5hbG9nIFRWIHN1cHBvcnQKIwpDT05GSUdfVklERU9fSVZUVj1tCiMgQ09ORklHX1ZJ REVPX0lWVFZfREVQUkVDQVRFRF9JT0NUTFMgaXMgbm90IHNldAojIENPTkZJR19WSURFT19JVlRW X0FMU0EgaXMgbm90IHNldApDT05GSUdfVklERU9fRkJfSVZUVj1tCiMgQ09ORklHX1ZJREVPX0ZC X0lWVFZfRk9SQ0VfUEFUIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fSEVYSVVNX0dFTUlOSSBp cyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0hFWElVTV9PUklPTiBpcyBub3Qgc2V0CiMgQ09ORklH X1ZJREVPX01YQiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0RUMzE1NSBpcyBub3Qgc2V0Cgoj CiMgTWVkaWEgY2FwdHVyZS9hbmFsb2cvaHlicmlkIFRWIHN1cHBvcnQKIwpDT05GSUdfVklERU9f Q1gxOD1tCkNPTkZJR19WSURFT19DWDE4X0FMU0E9bQpDT05GSUdfVklERU9fQ1gyMzg4NT1tCkNP TkZJR19NRURJQV9BTFRFUkFfQ0k9bQojIENPTkZJR19WSURFT19DWDI1ODIxIGlzIG5vdCBzZXQK Q09ORklHX1ZJREVPX0NYODg9bQpDT05GSUdfVklERU9fQ1g4OF9BTFNBPW0KQ09ORklHX1ZJREVP X0NYODhfQkxBQ0tCSVJEPW0KQ09ORklHX1ZJREVPX0NYODhfRFZCPW0KQ09ORklHX1ZJREVPX0NY ODhfRU5BQkxFX1ZQMzA1ND15CkNPTkZJR19WSURFT19DWDg4X1ZQMzA1ND1tCkNPTkZJR19WSURF T19DWDg4X01QRUc9bQpDT05GSUdfVklERU9fQlQ4NDg9bQpDT05GSUdfRFZCX0JUOFhYPW0KQ09O RklHX1ZJREVPX1NBQTcxMzQ9bQpDT05GSUdfVklERU9fU0FBNzEzNF9BTFNBPW0KQ09ORklHX1ZJ REVPX1NBQTcxMzRfUkM9eQpDT05GSUdfVklERU9fU0FBNzEzNF9EVkI9bQpDT05GSUdfVklERU9f U0FBNzE2ND1tCgojCiMgTWVkaWEgZGlnaXRhbCBUViBQQ0kgQWRhcHRlcnMKIwpDT05GSUdfRFZC X0FWNzExMF9JUj15CkNPTkZJR19EVkJfQVY3MTEwPW0KQ09ORklHX0RWQl9BVjcxMTBfT1NEPXkK Q09ORklHX0RWQl9CVURHRVRfQ09SRT1tCkNPTkZJR19EVkJfQlVER0VUPW0KQ09ORklHX0RWQl9C VURHRVRfQ0k9bQpDT05GSUdfRFZCX0JVREdFVF9BVj1tCkNPTkZJR19EVkJfQlVER0VUX1BBVENI PW0KQ09ORklHX0RWQl9CMkMyX0ZMRVhDT1BfUENJPW0KIyBDT05GSUdfRFZCX0IyQzJfRkxFWENP UF9QQ0lfREVCVUcgaXMgbm90IHNldApDT05GSUdfRFZCX1BMVVRPMj1tCkNPTkZJR19EVkJfRE0x MTA1PW0KQ09ORklHX0RWQl9QVDE9bQojIENPTkZJR19EVkJfUFQzIGlzIG5vdCBzZXQKQ09ORklH X01BTlRJU19DT1JFPW0KQ09ORklHX0RWQl9NQU5USVM9bQpDT05GSUdfRFZCX0hPUFBFUj1tCkNP TkZJR19EVkJfTkdFTkU9bQpDT05GSUdfRFZCX0REQlJJREdFPW0KIyBDT05GSUdfRFZCX0REQlJJ REdFX01TSUVOQUJMRSBpcyBub3Qgc2V0CiMgQ09ORklHX0RWQl9TTUlQQ0lFIGlzIG5vdCBzZXQK IyBDT05GSUdfRFZCX05FVFVQX1VOSURWQiBpcyBub3Qgc2V0CiMgQ09ORklHX1Y0TF9QTEFURk9S TV9EUklWRVJTIGlzIG5vdCBzZXQKIyBDT05GSUdfVjRMX01FTTJNRU1fRFJJVkVSUyBpcyBub3Qg c2V0CiMgQ09ORklHX1Y0TF9URVNUX0RSSVZFUlMgaXMgbm90IHNldAojIENPTkZJR19EVkJfUExB VEZPUk1fRFJJVkVSUyBpcyBub3Qgc2V0CgojCiMgU3VwcG9ydGVkIE1NQy9TRElPIGFkYXB0ZXJz CiMKQ09ORklHX1NNU19TRElPX0RSVj1tCkNPTkZJR19SQURJT19BREFQVEVSUz15CkNPTkZJR19S QURJT19URUE1NzVYPW0KIyBDT05GSUdfUkFESU9fU0k0NzBYIGlzIG5vdCBzZXQKIyBDT05GSUdf UkFESU9fU0k0NzEzIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX01SODAwIGlzIG5vdCBzZXQKIyBD T05GSUdfVVNCX0RTQlIgaXMgbm90IHNldAojIENPTkZJR19SQURJT19NQVhJUkFESU8gaXMgbm90 IHNldAojIENPTkZJR19SQURJT19TSEFSSyBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX1NIQVJL MiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9LRUVORSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9S QVJFTU9OTyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9NQTkwMSBpcyBub3Qgc2V0CiMgQ09ORklH X1JBRElPX1RFQTU3NjQgaXMgbm90IHNldAojIENPTkZJR19SQURJT19TQUE3NzA2SCBpcyBub3Qg c2V0CiMgQ09ORklHX1JBRElPX1RFRjY4NjIgaXMgbm90IHNldAojIENPTkZJR19SQURJT19XTDEy NzMgaXMgbm90IHNldAoKIwojIFRleGFzIEluc3RydW1lbnRzIFdMMTI4eCBGTSBkcml2ZXIgKFNU IGJhc2VkKQojCiMgZW5kIG9mIFRleGFzIEluc3RydW1lbnRzIFdMMTI4eCBGTSBkcml2ZXIgKFNU IGJhc2VkKQoKIwojIFN1cHBvcnRlZCBGaXJlV2lyZSAoSUVFRSAxMzk0KSBBZGFwdGVycwojCkNP TkZJR19EVkJfRklSRURUVj1tCkNPTkZJR19EVkJfRklSRURUVl9JTlBVVD15CkNPTkZJR19NRURJ QV9DT01NT05fT1BUSU9OUz15CgojCiMgY29tbW9uIGRyaXZlciBvcHRpb25zCiMKQ09ORklHX1ZJ REVPX0NYMjM0MVg9bQpDT05GSUdfVklERU9fVFZFRVBST009bQpDT05GSUdfQ1lQUkVTU19GSVJN V0FSRT1tCkNPTkZJR19WSURFT0JVRjJfQ09SRT1tCkNPTkZJR19WSURFT0JVRjJfVjRMMj1tCkNP TkZJR19WSURFT0JVRjJfTUVNT1BTPW0KQ09ORklHX1ZJREVPQlVGMl9WTUFMTE9DPW0KQ09ORklH X1ZJREVPQlVGMl9ETUFfU0c9bQpDT05GSUdfVklERU9CVUYyX0RWQj1tCkNPTkZJR19EVkJfQjJD Ml9GTEVYQ09QPW0KQ09ORklHX1ZJREVPX1NBQTcxNDY9bQpDT05GSUdfVklERU9fU0FBNzE0Nl9W Vj1tCkNPTkZJR19TTVNfU0lBTk9fTURUVj1tCkNPTkZJR19TTVNfU0lBTk9fUkM9eQojIENPTkZJ R19TTVNfU0lBTk9fREVCVUdGUyBpcyBub3Qgc2V0CgojCiMgTWVkaWEgYW5jaWxsYXJ5IGRyaXZl cnMgKHR1bmVycywgc2Vuc29ycywgaTJjLCBzcGksIGZyb250ZW5kcykKIwpDT05GSUdfTUVESUFf U1VCRFJWX0FVVE9TRUxFQ1Q9eQpDT05GSUdfTUVESUFfQVRUQUNIPXkKQ09ORklHX1ZJREVPX0lS X0kyQz1tCgojCiMgSTJDIEVuY29kZXJzLCBkZWNvZGVycywgc2Vuc29ycyBhbmQgb3RoZXIgaGVs cGVyIGNoaXBzCiMKCiMKIyBBdWRpbyBkZWNvZGVycywgcHJvY2Vzc29ycyBhbmQgbWl4ZXJzCiMK Q09ORklHX1ZJREVPX1RWQVVESU89bQpDT05GSUdfVklERU9fVERBNzQzMj1tCiMgQ09ORklHX1ZJ REVPX1REQTk4NDAgaXMgbm90IHNldAojIENPTkZJR19WSURFT19URUE2NDE1QyBpcyBub3Qgc2V0 CiMgQ09ORklHX1ZJREVPX1RFQTY0MjAgaXMgbm90IHNldApDT05GSUdfVklERU9fTVNQMzQwMD1t CkNPTkZJR19WSURFT19DUzMzMDg9bQpDT05GSUdfVklERU9fQ1M1MzQ1PW0KQ09ORklHX1ZJREVP X0NTNTNMMzJBPW0KIyBDT05GSUdfVklERU9fVExWMzIwQUlDMjNCIGlzIG5vdCBzZXQKIyBDT05G SUdfVklERU9fVURBMTM0MiBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19XTTg3NzU9bQpDT05GSUdf VklERU9fV004NzM5PW0KQ09ORklHX1ZJREVPX1ZQMjdTTVBYPW0KIyBDT05GSUdfVklERU9fU09O WV9CVEZfTVBYIGlzIG5vdCBzZXQKCiMKIyBSRFMgZGVjb2RlcnMKIwpDT05GSUdfVklERU9fU0FB NjU4OD1tCgojCiMgVmlkZW8gZGVjb2RlcnMKIwojIENPTkZJR19WSURFT19BRFY3MTgzIGlzIG5v dCBzZXQKIyBDT05GSUdfVklERU9fQlQ4MTkgaXMgbm90IHNldAojIENPTkZJR19WSURFT19CVDg1 NiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0JUODY2IGlzIG5vdCBzZXQKIyBDT05GSUdfVklE RU9fS1MwMTI3IGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fTUw4NlY3NjY3IGlzIG5vdCBzZXQK IyBDT05GSUdfVklERU9fU0FBNzExMCBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19TQUE3MTFYPW0K IyBDT05GSUdfVklERU9fVFZQNTE0WCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RWUDUxNTAg aXMgbm90IHNldAojIENPTkZJR19WSURFT19UVlA3MDAyIGlzIG5vdCBzZXQKIyBDT05GSUdfVklE RU9fVFcyODA0IGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVFc5OTAzIGlzIG5vdCBzZXQKIyBD T05GSUdfVklERU9fVFc5OTA2IGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVFc5OTEwIGlzIG5v dCBzZXQKIyBDT05GSUdfVklERU9fVlBYMzIyMCBpcyBub3Qgc2V0CgojCiMgVmlkZW8gYW5kIGF1 ZGlvIGRlY29kZXJzCiMKQ09ORklHX1ZJREVPX1NBQTcxN1g9bQpDT05GSUdfVklERU9fQ1gyNTg0 MD1tCgojCiMgVmlkZW8gZW5jb2RlcnMKIwpDT05GSUdfVklERU9fU0FBNzEyNz1tCiMgQ09ORklH X1ZJREVPX1NBQTcxODUgaXMgbm90IHNldAojIENPTkZJR19WSURFT19BRFY3MTcwIGlzIG5vdCBz ZXQKIyBDT05GSUdfVklERU9fQURWNzE3NSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0FEVjcz NDMgaXMgbm90IHNldAojIENPTkZJR19WSURFT19BRFY3MzkzIGlzIG5vdCBzZXQKIyBDT05GSUdf VklERU9fQUs4ODFYIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVEhTODIwMCBpcyBub3Qgc2V0 CgojCiMgQ2FtZXJhIHNlbnNvciBkZXZpY2VzCiMKIyBDT05GSUdfVklERU9fT1YyNjQwIGlzIG5v dCBzZXQKIyBDT05GSUdfVklERU9fT1YyNjU5IGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fT1Yy NjgwIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fT1YyNjg1IGlzIG5vdCBzZXQKIyBDT05GSUdf VklERU9fT1Y2NjUwIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fT1Y1Njk1IGlzIG5vdCBzZXQK IyBDT05GSUdfVklERU9fT1Y3NzJYIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fT1Y3NjQwIGlz IG5vdCBzZXQKIyBDT05GSUdfVklERU9fT1Y3NjcwIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9f T1Y3NzQwIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fT1Y5NjQwIGlzIG5vdCBzZXQKIyBDT05G SUdfVklERU9fVlM2NjI0IGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fTVQ5TTExMSBpcyBub3Qg c2V0CiMgQ09ORklHX1ZJREVPX01UOVQxMTIgaXMgbm90IHNldAojIENPTkZJR19WSURFT19NVDlW MDExIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fTVQ5VjExMSBpcyBub3Qgc2V0CiMgQ09ORklH X1ZJREVPX1NSMDMwUEMzMCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1JKNTROMSBpcyBub3Qg c2V0CgojCiMgTGVucyBkcml2ZXJzCiMKIyBDT05GSUdfVklERU9fQUQ1ODIwIGlzIG5vdCBzZXQK CiMKIyBGbGFzaCBkZXZpY2VzCiMKIyBDT05GSUdfVklERU9fQURQMTY1MyBpcyBub3Qgc2V0CiMg Q09ORklHX1ZJREVPX0xNMzU2MCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0xNMzY0NiBpcyBu b3Qgc2V0CgojCiMgVmlkZW8gaW1wcm92ZW1lbnQgY2hpcHMKIwpDT05GSUdfVklERU9fVVBENjQw MzFBPW0KQ09ORklHX1ZJREVPX1VQRDY0MDgzPW0KCiMKIyBBdWRpby9WaWRlbyBjb21wcmVzc2lv biBjaGlwcwojCkNPTkZJR19WSURFT19TQUE2NzUySFM9bQoKIwojIFNEUiB0dW5lciBjaGlwcwoj CgojCiMgTWlzY2VsbGFuZW91cyBoZWxwZXIgY2hpcHMKIwojIENPTkZJR19WSURFT19USFM3MzAz IGlzIG5vdCBzZXQKQ09ORklHX1ZJREVPX001Mjc5MD1tCiMgQ09ORklHX1ZJREVPX0kyQyBpcyBu b3Qgc2V0CiMgZW5kIG9mIEkyQyBFbmNvZGVycywgZGVjb2RlcnMsIHNlbnNvcnMgYW5kIG90aGVy IGhlbHBlciBjaGlwcwoKIwojIFNQSSBoZWxwZXIgY2hpcHMKIwojIGVuZCBvZiBTUEkgaGVscGVy IGNoaXBzCgojCiMgTWVkaWEgU1BJIEFkYXB0ZXJzCiMKIyBDT05GSUdfQ1hEMjg4MF9TUElfRFJW IGlzIG5vdCBzZXQKIyBlbmQgb2YgTWVkaWEgU1BJIEFkYXB0ZXJzCgpDT05GSUdfTUVESUFfVFVO RVI9bQoKIwojIEN1c3RvbWl6ZSBUViB0dW5lcnMKIwpDT05GSUdfTUVESUFfVFVORVJfU0lNUExF PW0KQ09ORklHX01FRElBX1RVTkVSX1REQTE4MjUwPW0KQ09ORklHX01FRElBX1RVTkVSX1REQTgy OTA9bQpDT05GSUdfTUVESUFfVFVORVJfVERBODI3WD1tCkNPTkZJR19NRURJQV9UVU5FUl9UREEx ODI3MT1tCkNPTkZJR19NRURJQV9UVU5FUl9UREE5ODg3PW0KQ09ORklHX01FRElBX1RVTkVSX1RF QTU3NjE9bQpDT05GSUdfTUVESUFfVFVORVJfVEVBNTc2Nz1tCiMgQ09ORklHX01FRElBX1RVTkVS X01TSTAwMSBpcyBub3Qgc2V0CkNPTkZJR19NRURJQV9UVU5FUl9NVDIwWFg9bQpDT05GSUdfTUVE SUFfVFVORVJfTVQyMDYwPW0KQ09ORklHX01FRElBX1RVTkVSX01UMjA2Mz1tCkNPTkZJR19NRURJ QV9UVU5FUl9NVDIyNjY9bQpDT05GSUdfTUVESUFfVFVORVJfTVQyMTMxPW0KQ09ORklHX01FRElB X1RVTkVSX1FUMTAxMD1tCkNPTkZJR19NRURJQV9UVU5FUl9YQzIwMjg9bQpDT05GSUdfTUVESUFf VFVORVJfWEM1MDAwPW0KQ09ORklHX01FRElBX1RVTkVSX1hDNDAwMD1tCkNPTkZJR19NRURJQV9U VU5FUl9NWEw1MDA1Uz1tCkNPTkZJR19NRURJQV9UVU5FUl9NWEw1MDA3VD1tCkNPTkZJR19NRURJ QV9UVU5FUl9NQzQ0UzgwMz1tCkNPTkZJR19NRURJQV9UVU5FUl9NQVgyMTY1PW0KQ09ORklHX01F RElBX1RVTkVSX1REQTE4MjE4PW0KQ09ORklHX01FRElBX1RVTkVSX0ZDMDAxMT1tCkNPTkZJR19N RURJQV9UVU5FUl9GQzAwMTI9bQpDT05GSUdfTUVESUFfVFVORVJfRkMwMDEzPW0KQ09ORklHX01F RElBX1RVTkVSX1REQTE4MjEyPW0KQ09ORklHX01FRElBX1RVTkVSX0U0MDAwPW0KQ09ORklHX01F RElBX1RVTkVSX0ZDMjU4MD1tCkNPTkZJR19NRURJQV9UVU5FUl9NODhSUzYwMDBUPW0KQ09ORklH X01FRElBX1RVTkVSX1RVQTkwMDE9bQpDT05GSUdfTUVESUFfVFVORVJfU0kyMTU3PW0KQ09ORklH X01FRElBX1RVTkVSX0lUOTEzWD1tCkNPTkZJR19NRURJQV9UVU5FUl9SODIwVD1tCiMgQ09ORklH X01FRElBX1RVTkVSX01YTDMwMVJGIGlzIG5vdCBzZXQKQ09ORklHX01FRElBX1RVTkVSX1FNMUQx QzAwNDI9bQpDT05GSUdfTUVESUFfVFVORVJfUU0xRDFCMDAwND1tCiMgZW5kIG9mIEN1c3RvbWl6 ZSBUViB0dW5lcnMKCiMKIyBDdXN0b21pc2UgRFZCIEZyb250ZW5kcwojCgojCiMgTXVsdGlzdGFu ZGFyZCAoc2F0ZWxsaXRlKSBmcm9udGVuZHMKIwpDT05GSUdfRFZCX1NUQjA4OTk9bQpDT05GSUdf RFZCX1NUQjYxMDA9bQpDT05GSUdfRFZCX1NUVjA5MHg9bQpDT05GSUdfRFZCX1NUVjA5MTA9bQpD T05GSUdfRFZCX1NUVjYxMTB4PW0KQ09ORklHX0RWQl9TVFY2MTExPW0KQ09ORklHX0RWQl9NWEw1 WFg9bQpDT05GSUdfRFZCX004OERTMzEwMz1tCgojCiMgTXVsdGlzdGFuZGFyZCAoY2FibGUgKyB0 ZXJyZXN0cmlhbCkgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9EUlhLPW0KQ09ORklHX0RWQl9UREEx ODI3MUMyREQ9bQpDT05GSUdfRFZCX1NJMjE2NT1tCkNPTkZJR19EVkJfTU44ODQ3Mj1tCkNPTkZJ R19EVkJfTU44ODQ3Mz1tCgojCiMgRFZCLVMgKHNhdGVsbGl0ZSkgZnJvbnRlbmRzCiMKQ09ORklH X0RWQl9DWDI0MTEwPW0KQ09ORklHX0RWQl9DWDI0MTIzPW0KQ09ORklHX0RWQl9NVDMxMj1tCkNP TkZJR19EVkJfWkwxMDAzNj1tCkNPTkZJR19EVkJfWkwxMDAzOT1tCkNPTkZJR19EVkJfUzVIMTQy MD1tCkNPTkZJR19EVkJfU1RWMDI4OD1tCkNPTkZJR19EVkJfU1RCNjAwMD1tCkNPTkZJR19EVkJf U1RWMDI5OT1tCkNPTkZJR19EVkJfU1RWNjExMD1tCkNPTkZJR19EVkJfU1RWMDkwMD1tCkNPTkZJ R19EVkJfVERBODA4Mz1tCkNPTkZJR19EVkJfVERBMTAwODY9bQpDT05GSUdfRFZCX1REQTgyNjE9 bQpDT05GSUdfRFZCX1ZFUzFYOTM9bQpDT05GSUdfRFZCX1RVTkVSX0lURDEwMDA9bQpDT05GSUdf RFZCX1RVTkVSX0NYMjQxMTM9bQpDT05GSUdfRFZCX1REQTgyNlg9bQpDT05GSUdfRFZCX1RVQTYx MDA9bQpDT05GSUdfRFZCX0NYMjQxMTY9bQpDT05GSUdfRFZCX0NYMjQxMTc9bQpDT05GSUdfRFZC X0NYMjQxMjA9bQpDT05GSUdfRFZCX1NJMjFYWD1tCkNPTkZJR19EVkJfVFMyMDIwPW0KQ09ORklH X0RWQl9EUzMwMDA9bQpDT05GSUdfRFZCX01CODZBMTY9bQpDT05GSUdfRFZCX1REQTEwMDcxPW0K CiMKIyBEVkItVCAodGVycmVzdHJpYWwpIGZyb250ZW5kcwojCkNPTkZJR19EVkJfU1A4ODcwPW0K Q09ORklHX0RWQl9TUDg4N1g9bQpDT05GSUdfRFZCX0NYMjI3MDA9bQpDT05GSUdfRFZCX0NYMjI3 MDI9bQojIENPTkZJR19EVkJfUzVIMTQzMiBpcyBub3Qgc2V0CkNPTkZJR19EVkJfRFJYRD1tCkNP TkZJR19EVkJfTDY0NzgxPW0KQ09ORklHX0RWQl9UREExMDA0WD1tCkNPTkZJR19EVkJfTlhUNjAw MD1tCkNPTkZJR19EVkJfTVQzNTI9bQpDT05GSUdfRFZCX1pMMTAzNTM9bQpDT05GSUdfRFZCX0RJ QjMwMDBNQj1tCkNPTkZJR19EVkJfRElCMzAwME1DPW0KQ09ORklHX0RWQl9ESUI3MDAwTT1tCkNP TkZJR19EVkJfRElCNzAwMFA9bQojIENPTkZJR19EVkJfRElCOTAwMCBpcyBub3Qgc2V0CkNPTkZJ R19EVkJfVERBMTAwNDg9bQpDT05GSUdfRFZCX0FGOTAxMz1tCkNPTkZJR19EVkJfRUMxMDA9bQpD T05GSUdfRFZCX1NUVjAzNjc9bQpDT05GSUdfRFZCX0NYRDI4MjBSPW0KQ09ORklHX0RWQl9DWEQy ODQxRVI9bQpDT05GSUdfRFZCX1JUTDI4MzA9bQpDT05GSUdfRFZCX1JUTDI4MzI9bQpDT05GSUdf RFZCX1NJMjE2OD1tCiMgQ09ORklHX0RWQl9aRDEzMDFfREVNT0QgaXMgbm90IHNldApDT05GSUdf RFZCX0dQOFBTS19GRT1tCiMgQ09ORklHX0RWQl9DWEQyODgwIGlzIG5vdCBzZXQKCiMKIyBEVkIt QyAoY2FibGUpIGZyb250ZW5kcwojCkNPTkZJR19EVkJfVkVTMTgyMD1tCkNPTkZJR19EVkJfVERB MTAwMjE9bQpDT05GSUdfRFZCX1REQTEwMDIzPW0KQ09ORklHX0RWQl9TVFYwMjk3PW0KCiMKIyBB VFNDIChOb3J0aCBBbWVyaWNhbi9Lb3JlYW4gVGVycmVzdHJpYWwvQ2FibGUgRFRWKSBmcm9udGVu ZHMKIwpDT05GSUdfRFZCX05YVDIwMFg9bQpDT05GSUdfRFZCX09SNTEyMTE9bQpDT05GSUdfRFZC X09SNTExMzI9bQpDT05GSUdfRFZCX0JDTTM1MTA9bQpDT05GSUdfRFZCX0xHRFQzMzBYPW0KQ09O RklHX0RWQl9MR0RUMzMwNT1tCkNPTkZJR19EVkJfTEdEVDMzMDZBPW0KQ09ORklHX0RWQl9MRzIx NjA9bQpDT05GSUdfRFZCX1M1SDE0MDk9bQpDT05GSUdfRFZCX0FVODUyMj1tCkNPTkZJR19EVkJf QVU4NTIyX0RUVj1tCkNPTkZJR19EVkJfQVU4NTIyX1Y0TD1tCkNPTkZJR19EVkJfUzVIMTQxMT1t CgojCiMgSVNEQi1UICh0ZXJyZXN0cmlhbCkgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9TOTIxPW0K Q09ORklHX0RWQl9ESUI4MDAwPW0KQ09ORklHX0RWQl9NQjg2QTIwUz1tCgojCiMgSVNEQi1TIChz YXRlbGxpdGUpICYgSVNEQi1UICh0ZXJyZXN0cmlhbCkgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9U QzkwNTIyPW0KIyBDT05GSUdfRFZCX01OODg0NDNYIGlzIG5vdCBzZXQKCiMKIyBEaWdpdGFsIHRl cnJlc3RyaWFsIG9ubHkgdHVuZXJzL1BMTAojCkNPTkZJR19EVkJfUExMPW0KQ09ORklHX0RWQl9U VU5FUl9ESUIwMDcwPW0KQ09ORklHX0RWQl9UVU5FUl9ESUIwMDkwPW0KCiMKIyBTRUMgY29udHJv bCBkZXZpY2VzIGZvciBEVkItUwojCkNPTkZJR19EVkJfRFJYMzlYWUo9bQpDT05GSUdfRFZCX0xO QkgyNT1tCiMgQ09ORklHX0RWQl9MTkJIMjkgaXMgbm90IHNldApDT05GSUdfRFZCX0xOQlAyMT1t CkNPTkZJR19EVkJfTE5CUDIyPW0KQ09ORklHX0RWQl9JU0w2NDA1PW0KQ09ORklHX0RWQl9JU0w2 NDIxPW0KQ09ORklHX0RWQl9JU0w2NDIzPW0KQ09ORklHX0RWQl9BODI5Mz1tCiMgQ09ORklHX0RW Ql9MR1M4R0w1IGlzIG5vdCBzZXQKQ09ORklHX0RWQl9MR1M4R1hYPW0KQ09ORklHX0RWQl9BVEJN ODgzMD1tCkNPTkZJR19EVkJfVERBNjY1eD1tCkNPTkZJR19EVkJfSVgyNTA1Vj1tCkNPTkZJR19E VkJfTTg4UlMyMDAwPW0KQ09ORklHX0RWQl9BRjkwMzM9bQojIENPTkZJR19EVkJfSE9SVVMzQSBp cyBub3Qgc2V0CiMgQ09ORklHX0RWQl9BU0NPVDJFIGlzIG5vdCBzZXQKIyBDT05GSUdfRFZCX0hF TEVORSBpcyBub3Qgc2V0CgojCiMgQ29tbW9uIEludGVyZmFjZSAoRU41MDIyMSkgY29udHJvbGxl ciBkcml2ZXJzCiMKQ09ORklHX0RWQl9DWEQyMDk5PW0KIyBDT05GSUdfRFZCX1NQMiBpcyBub3Qg c2V0CgojCiMgVG9vbHMgdG8gZGV2ZWxvcCBuZXcgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9EVU1N WV9GRT1tCiMgZW5kIG9mIEN1c3RvbWlzZSBEVkIgRnJvbnRlbmRzCgojCiMgR3JhcGhpY3Mgc3Vw cG9ydAojCkNPTkZJR19BR1A9eQpDT05GSUdfQUdQX0FNRDY0PXkKQ09ORklHX0FHUF9JTlRFTD15 CkNPTkZJR19BR1BfU0lTPXkKQ09ORklHX0FHUF9WSUE9eQpDT05GSUdfSU5URUxfR1RUPXkKQ09O RklHX1ZHQV9BUkI9eQpDT05GSUdfVkdBX0FSQl9NQVhfR1BVUz02NApDT05GSUdfVkdBX1NXSVRD SEVST089eQpDT05GSUdfRFJNPW0KQ09ORklHX0RSTV9NSVBJX0RTST15CkNPTkZJR19EUk1fRFBf QVVYX0NIQVJERVY9eQpDT05GSUdfRFJNX0VYUE9SVF9GT1JfVEVTVFM9eQpDT05GSUdfRFJNX0RF QlVHX1NFTEZURVNUPW0KQ09ORklHX0RSTV9LTVNfSEVMUEVSPW0KQ09ORklHX0RSTV9LTVNfRkJf SEVMUEVSPXkKIyBDT05GSUdfRFJNX0RFQlVHX0RQX01TVF9UT1BPTE9HWV9SRUZTIGlzIG5vdCBz ZXQKQ09ORklHX0RSTV9GQkRFVl9FTVVMQVRJT049eQpDT05GSUdfRFJNX0ZCREVWX09WRVJBTExP Qz0xMDAKIyBDT05GSUdfRFJNX0ZCREVWX0xFQUtfUEhZU19TTUVNIGlzIG5vdCBzZXQKQ09ORklH X0RSTV9MT0FEX0VESURfRklSTVdBUkU9eQojIENPTkZJR19EUk1fRFBfQ0VDIGlzIG5vdCBzZXQK Q09ORklHX0RSTV9UVE09bQpDT05GSUdfRFJNX1RUTV9ETUFfUEFHRV9QT09MPXkKQ09ORklHX0RS TV9WUkFNX0hFTFBFUj1tCkNPTkZJR19EUk1fVFRNX0hFTFBFUj1tCkNPTkZJR19EUk1fR0VNX1NI TUVNX0hFTFBFUj15CgojCiMgSTJDIGVuY29kZXIgb3IgaGVscGVyIGNoaXBzCiMKQ09ORklHX0RS TV9JMkNfQ0g3MDA2PW0KQ09ORklHX0RSTV9JMkNfU0lMMTY0PW0KIyBDT05GSUdfRFJNX0kyQ19O WFBfVERBOTk4WCBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9JMkNfTlhQX1REQTk5NTAgaXMgbm90 IHNldAojIGVuZCBvZiBJMkMgZW5jb2RlciBvciBoZWxwZXIgY2hpcHMKCiMKIyBBUk0gZGV2aWNl cwojCiMgZW5kIG9mIEFSTSBkZXZpY2VzCgojIENPTkZJR19EUk1fUkFERU9OIGlzIG5vdCBzZXQK IyBDT05GSUdfRFJNX0FNREdQVSBpcyBub3Qgc2V0CgojCiMgQUNQIChBdWRpbyBDb1Byb2Nlc3Nv cikgQ29uZmlndXJhdGlvbgojCiMgZW5kIG9mIEFDUCAoQXVkaW8gQ29Qcm9jZXNzb3IpIENvbmZp Z3VyYXRpb24KCiMgQ09ORklHX0RSTV9OT1VWRUFVIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9JOTE1 PW0KIyBDT05GSUdfRFJNX0k5MTVfQUxQSEFfU1VQUE9SVCBpcyBub3Qgc2V0CkNPTkZJR19EUk1f STkxNV9GT1JDRV9QUk9CRT0iIgpDT05GSUdfRFJNX0k5MTVfQ0FQVFVSRV9FUlJPUj15CkNPTkZJ R19EUk1fSTkxNV9DT01QUkVTU19FUlJPUj15CkNPTkZJR19EUk1fSTkxNV9VU0VSUFRSPXkKQ09O RklHX0RSTV9JOTE1X0dWVD15CkNPTkZJR19EUk1fSTkxNV9HVlRfS1ZNR1Q9bQoKIwojIGRybS9p OTE1IERlYnVnZ2luZwojCiMgQ09ORklHX0RSTV9JOTE1X1dFUlJPUiBpcyBub3Qgc2V0CiMgQ09O RklHX0RSTV9JOTE1X0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0k5MTVfREVCVUdfTU1J TyBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9JOTE1X1NXX0ZFTkNFX0RFQlVHX09CSkVDVFMgaXMg bm90IHNldAojIENPTkZJR19EUk1fSTkxNV9TV19GRU5DRV9DSEVDS19EQUcgaXMgbm90IHNldAoj IENPTkZJR19EUk1fSTkxNV9ERUJVR19HVUMgaXMgbm90IHNldAojIENPTkZJR19EUk1fSTkxNV9T RUxGVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9JOTE1X0xPV19MRVZFTF9UUkFDRVBPSU5U UyBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9JOTE1X0RFQlVHX1ZCTEFOS19FVkFERSBpcyBub3Qg c2V0CiMgQ09ORklHX0RSTV9JOTE1X0RFQlVHX1JVTlRJTUVfUE0gaXMgbm90IHNldAojIGVuZCBv ZiBkcm0vaTkxNSBEZWJ1Z2dpbmcKCiMKIyBkcm0vaTkxNSBQcm9maWxlIEd1aWRlZCBPcHRpbWlz YXRpb24KIwpDT05GSUdfRFJNX0k5MTVfVVNFUkZBVUxUX0FVVE9TVVNQRU5EPTI1MApDT05GSUdf RFJNX0k5MTVfSEVBUlRCRUFUX0lOVEVSVkFMPTI1MDAKQ09ORklHX0RSTV9JOTE1X1BSRUVNUFRf VElNRU9VVD02NDAKQ09ORklHX0RSTV9JOTE1X1NQSU5fUkVRVUVTVD01CkNPTkZJR19EUk1fSTkx NV9TVE9QX1RJTUVPVVQ9MTAwCkNPTkZJR19EUk1fSTkxNV9USU1FU0xJQ0VfRFVSQVRJT049MQoj IGVuZCBvZiBkcm0vaTkxNSBQcm9maWxlIEd1aWRlZCBPcHRpbWlzYXRpb24KCkNPTkZJR19EUk1f VkdFTT1tCiMgQ09ORklHX0RSTV9WS01TIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9WTVdHRlg9bQpD T05GSUdfRFJNX1ZNV0dGWF9GQkNPTj15CkNPTkZJR19EUk1fR01BNTAwPW0KQ09ORklHX0RSTV9H TUE2MDA9eQpDT05GSUdfRFJNX0dNQTM2MDA9eQpDT05GSUdfRFJNX1VETD1tCkNPTkZJR19EUk1f QVNUPW0KQ09ORklHX0RSTV9NR0FHMjAwPW0KQ09ORklHX0RSTV9DSVJSVVNfUUVNVT1tCkNPTkZJ R19EUk1fUVhMPW0KQ09ORklHX0RSTV9CT0NIUz1tCkNPTkZJR19EUk1fVklSVElPX0dQVT1tCkNP TkZJR19EUk1fUEFORUw9eQoKIwojIERpc3BsYXkgUGFuZWxzCiMKIyBDT05GSUdfRFJNX1BBTkVM X1JBU1BCRVJSWVBJX1RPVUNIU0NSRUVOIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGlzcGxheSBQYW5l bHMKCkNPTkZJR19EUk1fQlJJREdFPXkKQ09ORklHX0RSTV9QQU5FTF9CUklER0U9eQoKIwojIERp c3BsYXkgSW50ZXJmYWNlIEJyaWRnZXMKIwojIENPTkZJR19EUk1fQU5BTE9HSVhfQU5YNzhYWCBp cyBub3Qgc2V0CiMgZW5kIG9mIERpc3BsYXkgSW50ZXJmYWNlIEJyaWRnZXMKCiMgQ09ORklHX0RS TV9FVE5BVklWIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0dNMTJVMzIwIGlzIG5vdCBzZXQKIyBD T05GSUdfVElOWURSTV9IWDgzNTdEIGlzIG5vdCBzZXQKIyBDT05GSUdfVElOWURSTV9JTEk5MjI1 IGlzIG5vdCBzZXQKIyBDT05GSUdfVElOWURSTV9JTEk5MzQxIGlzIG5vdCBzZXQKIyBDT05GSUdf VElOWURSTV9NSTAyODNRVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RJTllEUk1fUkVQQVBFUiBpcyBu b3Qgc2V0CiMgQ09ORklHX1RJTllEUk1fU1Q3NTg2IGlzIG5vdCBzZXQKIyBDT05GSUdfVElOWURS TV9TVDc3MzVSIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX1hFTiBpcyBub3Qgc2V0CiMgQ09ORklH X0RSTV9WQk9YVklERU8gaXMgbm90IHNldAojIENPTkZJR19EUk1fTEVHQUNZIGlzIG5vdCBzZXQK Q09ORklHX0RSTV9QQU5FTF9PUklFTlRBVElPTl9RVUlSS1M9eQpDT05GSUdfRFJNX0xJQl9SQU5E T009eQoKIwojIEZyYW1lIGJ1ZmZlciBEZXZpY2VzCiMKQ09ORklHX0ZCX0NNRExJTkU9eQpDT05G SUdfRkJfTk9USUZZPXkKQ09ORklHX0ZCPXkKIyBDT05GSUdfRklSTVdBUkVfRURJRCBpcyBub3Qg c2V0CkNPTkZJR19GQl9CT09UX1ZFU0FfU1VQUE9SVD15CkNPTkZJR19GQl9DRkJfRklMTFJFQ1Q9 eQpDT05GSUdfRkJfQ0ZCX0NPUFlBUkVBPXkKQ09ORklHX0ZCX0NGQl9JTUFHRUJMSVQ9eQpDT05G SUdfRkJfU1lTX0ZJTExSRUNUPW0KQ09ORklHX0ZCX1NZU19DT1BZQVJFQT1tCkNPTkZJR19GQl9T WVNfSU1BR0VCTElUPW0KIyBDT05GSUdfRkJfRk9SRUlHTl9FTkRJQU4gaXMgbm90IHNldApDT05G SUdfRkJfU1lTX0ZPUFM9bQpDT05GSUdfRkJfREVGRVJSRURfSU89eQojIENPTkZJR19GQl9NT0RF X0hFTFBFUlMgaXMgbm90IHNldApDT05GSUdfRkJfVElMRUJMSVRUSU5HPXkKCiMKIyBGcmFtZSBi dWZmZXIgaGFyZHdhcmUgZHJpdmVycwojCiMgQ09ORklHX0ZCX0NJUlJVUyBpcyBub3Qgc2V0CiMg Q09ORklHX0ZCX1BNMiBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0NZQkVSMjAwMCBpcyBub3Qgc2V0 CiMgQ09ORklHX0ZCX0FSQyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0FTSUxJQU5UIGlzIG5vdCBz ZXQKIyBDT05GSUdfRkJfSU1TVFQgaXMgbm90IHNldAojIENPTkZJR19GQl9WR0ExNiBpcyBub3Qg c2V0CiMgQ09ORklHX0ZCX1VWRVNBIGlzIG5vdCBzZXQKQ09ORklHX0ZCX1ZFU0E9eQpDT05GSUdf RkJfRUZJPXkKIyBDT05GSUdfRkJfTjQxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0hHQSBpcyBu b3Qgc2V0CiMgQ09ORklHX0ZCX09QRU5DT1JFUyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1MxRDEz WFhYIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTlZJRElBIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJf UklWQSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0k3NDAgaXMgbm90IHNldAojIENPTkZJR19GQl9M RTgwNTc4IGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfSU5URUwgaXMgbm90IHNldAojIENPTkZJR19G Ql9NQVRST1ggaXMgbm90IHNldAojIENPTkZJR19GQl9SQURFT04gaXMgbm90IHNldAojIENPTkZJ R19GQl9BVFkxMjggaXMgbm90IHNldAojIENPTkZJR19GQl9BVFkgaXMgbm90IHNldAojIENPTkZJ R19GQl9TMyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1NBVkFHRSBpcyBub3Qgc2V0CiMgQ09ORklH X0ZCX1NJUyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZJQSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZC X05FT01BR0lDIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfS1lSTyBpcyBub3Qgc2V0CiMgQ09ORklH X0ZCXzNERlggaXMgbm90IHNldAojIENPTkZJR19GQl9WT09ET08xIGlzIG5vdCBzZXQKIyBDT05G SUdfRkJfVlQ4NjIzIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVFJJREVOVCBpcyBub3Qgc2V0CiMg Q09ORklHX0ZCX0FSSyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1BNMyBpcyBub3Qgc2V0CiMgQ09O RklHX0ZCX0NBUk1JTkUgaXMgbm90IHNldAojIENPTkZJR19GQl9TTTUwMSBpcyBub3Qgc2V0CiMg Q09ORklHX0ZCX1NNU0NVRlggaXMgbm90IHNldAojIENPTkZJR19GQl9VREwgaXMgbm90IHNldAoj IENPTkZJR19GQl9JQk1fR1hUNDUwMCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZJUlRVQUwgaXMg bm90IHNldAojIENPTkZJR19YRU5fRkJERVZfRlJPTlRFTkQgaXMgbm90IHNldAojIENPTkZJR19G Ql9NRVRST05PTUUgaXMgbm90IHNldAojIENPTkZJR19GQl9NQjg2MlhYIGlzIG5vdCBzZXQKQ09O RklHX0ZCX0hZUEVSVj1tCiMgQ09ORklHX0ZCX1NJTVBMRSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZC X1NNNzEyIGlzIG5vdCBzZXQKIyBlbmQgb2YgRnJhbWUgYnVmZmVyIERldmljZXMKCiMKIyBCYWNr bGlnaHQgJiBMQ0QgZGV2aWNlIHN1cHBvcnQKIwpDT05GSUdfTENEX0NMQVNTX0RFVklDRT1tCiMg Q09ORklHX0xDRF9MNEYwMDI0MlQwMyBpcyBub3Qgc2V0CiMgQ09ORklHX0xDRF9MTVMyODNHRjA1 IGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX0xUVjM1MFFWIGlzIG5vdCBzZXQKIyBDT05GSUdfTENE X0lMSTkyMlggaXMgbm90IHNldAojIENPTkZJR19MQ0RfSUxJOTMyMCBpcyBub3Qgc2V0CiMgQ09O RklHX0xDRF9URE8yNE0gaXMgbm90IHNldAojIENPTkZJR19MQ0RfVkdHMjQzMkE0IGlzIG5vdCBz ZXQKQ09ORklHX0xDRF9QTEFURk9STT1tCiMgQ09ORklHX0xDRF9BTVMzNjlGRzA2IGlzIG5vdCBz ZXQKIyBDT05GSUdfTENEX0xNUzUwMUtGMDMgaXMgbm90IHNldAojIENPTkZJR19MQ0RfSFg4MzU3 IGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX09UTTMyMjVBIGlzIG5vdCBzZXQKQ09ORklHX0JBQ0tM SUdIVF9DTEFTU19ERVZJQ0U9eQojIENPTkZJR19CQUNLTElHSFRfR0VORVJJQyBpcyBub3Qgc2V0 CiMgQ09ORklHX0JBQ0tMSUdIVF9QV00gaXMgbm90IHNldApDT05GSUdfQkFDS0xJR0hUX0FQUExF PW0KIyBDT05GSUdfQkFDS0xJR0hUX1FDT01fV0xFRCBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tM SUdIVF9TQUhBUkEgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfQURQODg2MCBpcyBub3Qg c2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9BRFA4ODcwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJ R0hUX0xNMzYzMEEgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfTE0zNjM5IGlzIG5vdCBz ZXQKQ09ORklHX0JBQ0tMSUdIVF9MUDg1NVg9bQojIENPTkZJR19CQUNLTElHSFRfR1BJTyBpcyBu b3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9MVjUyMDdMUCBpcyBub3Qgc2V0CiMgQ09ORklHX0JB Q0tMSUdIVF9CRDYxMDcgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfQVJDWENOTiBpcyBu b3Qgc2V0CiMgZW5kIG9mIEJhY2tsaWdodCAmIExDRCBkZXZpY2Ugc3VwcG9ydAoKQ09ORklHX0hE TUk9eQoKIwojIENvbnNvbGUgZGlzcGxheSBkcml2ZXIgc3VwcG9ydAojCkNPTkZJR19WR0FfQ09O U09MRT15CkNPTkZJR19WR0FDT05fU09GVF9TQ1JPTExCQUNLPXkKQ09ORklHX1ZHQUNPTl9TT0ZU X1NDUk9MTEJBQ0tfU0laRT02NAojIENPTkZJR19WR0FDT05fU09GVF9TQ1JPTExCQUNLX1BFUlNJ U1RFTlRfRU5BQkxFX0JZX0RFRkFVTFQgaXMgbm90IHNldApDT05GSUdfRFVNTVlfQ09OU09MRT15 CkNPTkZJR19EVU1NWV9DT05TT0xFX0NPTFVNTlM9ODAKQ09ORklHX0RVTU1ZX0NPTlNPTEVfUk9X Uz0yNQpDT05GSUdfRlJBTUVCVUZGRVJfQ09OU09MRT15CkNPTkZJR19GUkFNRUJVRkZFUl9DT05T T0xFX0RFVEVDVF9QUklNQVJZPXkKQ09ORklHX0ZSQU1FQlVGRkVSX0NPTlNPTEVfUk9UQVRJT049 eQojIENPTkZJR19GUkFNRUJVRkZFUl9DT05TT0xFX0RFRkVSUkVEX1RBS0VPVkVSIGlzIG5vdCBz ZXQKIyBlbmQgb2YgQ29uc29sZSBkaXNwbGF5IGRyaXZlciBzdXBwb3J0CgpDT05GSUdfTE9HTz15 CiMgQ09ORklHX0xPR09fTElOVVhfTU9OTyBpcyBub3Qgc2V0CiMgQ09ORklHX0xPR09fTElOVVhf VkdBMTYgaXMgbm90IHNldApDT05GSUdfTE9HT19MSU5VWF9DTFVUMjI0PXkKIyBlbmQgb2YgR3Jh cGhpY3Mgc3VwcG9ydAoKQ09ORklHX1NPVU5EPW0KQ09ORklHX1NPVU5EX09TU19DT1JFPXkKQ09O RklHX1NPVU5EX09TU19DT1JFX1BSRUNMQUlNPXkKQ09ORklHX1NORD1tCkNPTkZJR19TTkRfVElN RVI9bQpDT05GSUdfU05EX1BDTT1tCkNPTkZJR19TTkRfUENNX0VMRD15CkNPTkZJR19TTkRfSFdE RVA9bQpDT05GSUdfU05EX1NFUV9ERVZJQ0U9bQpDT05GSUdfU05EX1JBV01JREk9bQpDT05GSUdf U05EX0NPTVBSRVNTX09GRkxPQUQ9bQpDT05GSUdfU05EX0pBQ0s9eQpDT05GSUdfU05EX0pBQ0tf SU5QVVRfREVWPXkKQ09ORklHX1NORF9PU1NFTVVMPXkKIyBDT05GSUdfU05EX01JWEVSX09TUyBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9QQ01fT1NTIGlzIG5vdCBzZXQKQ09ORklHX1NORF9QQ01f VElNRVI9eQpDT05GSUdfU05EX0hSVElNRVI9bQpDT05GSUdfU05EX0RZTkFNSUNfTUlOT1JTPXkK Q09ORklHX1NORF9NQVhfQ0FSRFM9MzIKIyBDT05GSUdfU05EX1NVUFBPUlRfT0xEX0FQSSBpcyBu b3Qgc2V0CkNPTkZJR19TTkRfUFJPQ19GUz15CkNPTkZJR19TTkRfVkVSQk9TRV9QUk9DRlM9eQoj IENPTkZJR19TTkRfVkVSQk9TRV9QUklOVEsgaXMgbm90IHNldAojIENPTkZJR19TTkRfREVCVUcg aXMgbm90IHNldApDT05GSUdfU05EX1ZNQVNURVI9eQpDT05GSUdfU05EX0RNQV9TR0JVRj15CkNP TkZJR19TTkRfU0VRVUVOQ0VSPW0KQ09ORklHX1NORF9TRVFfRFVNTVk9bQpDT05GSUdfU05EX1NF UVVFTkNFUl9PU1M9bQpDT05GSUdfU05EX1NFUV9IUlRJTUVSX0RFRkFVTFQ9eQpDT05GSUdfU05E X1NFUV9NSURJX0VWRU5UPW0KQ09ORklHX1NORF9TRVFfTUlEST1tCkNPTkZJR19TTkRfU0VRX01J RElfRU1VTD1tCkNPTkZJR19TTkRfU0VRX1ZJUk1JREk9bQpDT05GSUdfU05EX01QVTQwMV9VQVJU PW0KQ09ORklHX1NORF9PUEwzX0xJQj1tCkNPTkZJR19TTkRfT1BMM19MSUJfU0VRPW0KQ09ORklH X1NORF9WWF9MSUI9bQpDT05GSUdfU05EX0FDOTdfQ09ERUM9bQpDT05GSUdfU05EX0RSSVZFUlM9 eQpDT05GSUdfU05EX1BDU1A9bQpDT05GSUdfU05EX0RVTU1ZPW0KQ09ORklHX1NORF9BTE9PUD1t CkNPTkZJR19TTkRfVklSTUlEST1tCkNPTkZJR19TTkRfTVRQQVY9bQojIENPTkZJR19TTkRfTVRT NjQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU0VSSUFMX1UxNjU1MCBpcyBub3Qgc2V0CkNPTkZJ R19TTkRfTVBVNDAxPW0KIyBDT05GSUdfU05EX1BPUlRNQU4yWDQgaXMgbm90IHNldApDT05GSUdf U05EX0FDOTdfUE9XRVJfU0FWRT15CkNPTkZJR19TTkRfQUM5N19QT1dFUl9TQVZFX0RFRkFVTFQ9 NQpDT05GSUdfU05EX1BDST15CkNPTkZJR19TTkRfQUQxODg5PW0KIyBDT05GSUdfU05EX0FMUzMw MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9BTFM0MDAwIGlzIG5vdCBzZXQKQ09ORklHX1NORF9B TEk1NDUxPW0KQ09ORklHX1NORF9BU0lIUEk9bQpDT05GSUdfU05EX0FUSUlYUD1tCkNPTkZJR19T TkRfQVRJSVhQX01PREVNPW0KQ09ORklHX1NORF9BVTg4MTA9bQpDT05GSUdfU05EX0FVODgyMD1t CkNPTkZJR19TTkRfQVU4ODMwPW0KIyBDT05GSUdfU05EX0FXMiBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9BWlQzMzI4IGlzIG5vdCBzZXQKQ09ORklHX1NORF9CVDg3WD1tCiMgQ09ORklHX1NORF9C VDg3WF9PVkVSQ0xPQ0sgaXMgbm90IHNldApDT05GSUdfU05EX0NBMDEwNj1tCkNPTkZJR19TTkRf Q01JUENJPW0KQ09ORklHX1NORF9PWFlHRU5fTElCPW0KQ09ORklHX1NORF9PWFlHRU49bQojIENP TkZJR19TTkRfQ1M0MjgxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9DUzQ2WFg9bQpDT05GSUdfU05E X0NTNDZYWF9ORVdfRFNQPXkKQ09ORklHX1NORF9DVFhGST1tCkNPTkZJR19TTkRfREFSTEEyMD1t CkNPTkZJR19TTkRfR0lOQTIwPW0KQ09ORklHX1NORF9MQVlMQTIwPW0KQ09ORklHX1NORF9EQVJM QTI0PW0KQ09ORklHX1NORF9HSU5BMjQ9bQpDT05GSUdfU05EX0xBWUxBMjQ9bQpDT05GSUdfU05E X01PTkE9bQpDT05GSUdfU05EX01JQT1tCkNPTkZJR19TTkRfRUNITzNHPW0KQ09ORklHX1NORF9J TkRJR089bQpDT05GSUdfU05EX0lORElHT0lPPW0KQ09ORklHX1NORF9JTkRJR09ESj1tCkNPTkZJ R19TTkRfSU5ESUdPSU9YPW0KQ09ORklHX1NORF9JTkRJR09ESlg9bQpDT05GSUdfU05EX0VNVTEw SzE9bQpDT05GSUdfU05EX0VNVTEwSzFfU0VRPW0KQ09ORklHX1NORF9FTVUxMEsxWD1tCkNPTkZJ R19TTkRfRU5TMTM3MD1tCkNPTkZJR19TTkRfRU5TMTM3MT1tCiMgQ09ORklHX1NORF9FUzE5Mzgg aXMgbm90IHNldApDT05GSUdfU05EX0VTMTk2OD1tCkNPTkZJR19TTkRfRVMxOTY4X0lOUFVUPXkK Q09ORklHX1NORF9FUzE5NjhfUkFESU89eQojIENPTkZJR19TTkRfRk04MDEgaXMgbm90IHNldApD T05GSUdfU05EX0hEU1A9bQpDT05GSUdfU05EX0hEU1BNPW0KQ09ORklHX1NORF9JQ0UxNzEyPW0K Q09ORklHX1NORF9JQ0UxNzI0PW0KQ09ORklHX1NORF9JTlRFTDhYMD1tCkNPTkZJR19TTkRfSU5U RUw4WDBNPW0KQ09ORklHX1NORF9LT1JHMTIxMj1tCkNPTkZJR19TTkRfTE9MQT1tCkNPTkZJR19T TkRfTFg2NDY0RVM9bQpDT05GSUdfU05EX01BRVNUUk8zPW0KQ09ORklHX1NORF9NQUVTVFJPM19J TlBVVD15CkNPTkZJR19TTkRfTUlYQVJUPW0KIyBDT05GSUdfU05EX05NMjU2IGlzIG5vdCBzZXQK Q09ORklHX1NORF9QQ1hIUj1tCiMgQ09ORklHX1NORF9SSVBUSURFIGlzIG5vdCBzZXQKQ09ORklH X1NORF9STUUzMj1tCkNPTkZJR19TTkRfUk1FOTY9bQpDT05GSUdfU05EX1JNRTk2NTI9bQojIENP TkZJR19TTkRfU09OSUNWSUJFUyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfVFJJREVOVD1tCkNPTkZJ R19TTkRfVklBODJYWD1tCkNPTkZJR19TTkRfVklBODJYWF9NT0RFTT1tCkNPTkZJR19TTkRfVklS VFVPU089bQpDT05GSUdfU05EX1ZYMjIyPW0KIyBDT05GSUdfU05EX1lNRlBDSSBpcyBub3Qgc2V0 CgojCiMgSEQtQXVkaW8KIwpDT05GSUdfU05EX0hEQT1tCkNPTkZJR19TTkRfSERBX0lOVEVMPW0K Q09ORklHX1NORF9IREFfSFdERVA9eQpDT05GSUdfU05EX0hEQV9SRUNPTkZJRz15CkNPTkZJR19T TkRfSERBX0lOUFVUX0JFRVA9eQpDT05GSUdfU05EX0hEQV9JTlBVVF9CRUVQX01PREU9MApDT05G SUdfU05EX0hEQV9QQVRDSF9MT0FERVI9eQpDT05GSUdfU05EX0hEQV9DT0RFQ19SRUFMVEVLPW0K Q09ORklHX1NORF9IREFfQ09ERUNfQU5BTE9HPW0KQ09ORklHX1NORF9IREFfQ09ERUNfU0lHTUFU RUw9bQpDT05GSUdfU05EX0hEQV9DT0RFQ19WSUE9bQpDT05GSUdfU05EX0hEQV9DT0RFQ19IRE1J PW0KQ09ORklHX1NORF9IREFfQ09ERUNfQ0lSUlVTPW0KQ09ORklHX1NORF9IREFfQ09ERUNfQ09O RVhBTlQ9bQpDT05GSUdfU05EX0hEQV9DT0RFQ19DQTAxMTA9bQpDT05GSUdfU05EX0hEQV9DT0RF Q19DQTAxMzI9bQpDT05GSUdfU05EX0hEQV9DT0RFQ19DQTAxMzJfRFNQPXkKQ09ORklHX1NORF9I REFfQ09ERUNfQ01FRElBPW0KQ09ORklHX1NORF9IREFfQ09ERUNfU0kzMDU0PW0KQ09ORklHX1NO RF9IREFfR0VORVJJQz1tCkNPTkZJR19TTkRfSERBX1BPV0VSX1NBVkVfREVGQVVMVD0wCiMgZW5k IG9mIEhELUF1ZGlvCgpDT05GSUdfU05EX0hEQV9DT1JFPW0KQ09ORklHX1NORF9IREFfRFNQX0xP QURFUj15CkNPTkZJR19TTkRfSERBX0NPTVBPTkVOVD15CkNPTkZJR19TTkRfSERBX0k5MTU9eQpD T05GSUdfU05EX0hEQV9FWFRfQ09SRT1tCkNPTkZJR19TTkRfSERBX1BSRUFMTE9DX1NJWkU9MApD T05GSUdfU05EX0lOVEVMX05ITFQ9eQpDT05GSUdfU05EX0lOVEVMX0RTUF9DT05GSUc9bQojIENP TkZJR19TTkRfU1BJIGlzIG5vdCBzZXQKQ09ORklHX1NORF9VU0I9eQpDT05GSUdfU05EX1VTQl9B VURJTz1tCkNPTkZJR19TTkRfVVNCX0FVRElPX1VTRV9NRURJQV9DT05UUk9MTEVSPXkKQ09ORklH X1NORF9VU0JfVUExMDE9bQpDT05GSUdfU05EX1VTQl9VU1gyWT1tCkNPTkZJR19TTkRfVVNCX0NB SUFRPW0KQ09ORklHX1NORF9VU0JfQ0FJQVFfSU5QVVQ9eQpDT05GSUdfU05EX1VTQl9VUzEyMkw9 bQpDT05GSUdfU05EX1VTQl82RklSRT1tCkNPTkZJR19TTkRfVVNCX0hJRkFDRT1tCkNPTkZJR19T TkRfQkNEMjAwMD1tCkNPTkZJR19TTkRfVVNCX0xJTkU2PW0KQ09ORklHX1NORF9VU0JfUE9EPW0K Q09ORklHX1NORF9VU0JfUE9ESEQ9bQpDT05GSUdfU05EX1VTQl9UT05FUE9SVD1tCkNPTkZJR19T TkRfVVNCX1ZBUklBWD1tCkNPTkZJR19TTkRfRklSRVdJUkU9eQpDT05GSUdfU05EX0ZJUkVXSVJF X0xJQj1tCiMgQ09ORklHX1NORF9ESUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX09YRlcgaXMg bm90IHNldApDT05GSUdfU05EX0lTSUdIVD1tCiMgQ09ORklHX1NORF9GSVJFV09SS1MgaXMgbm90 IHNldAojIENPTkZJR19TTkRfQkVCT0IgaXMgbm90IHNldAojIENPTkZJR19TTkRfRklSRVdJUkVf RElHSTAwWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9GSVJFV0lSRV9UQVNDQU0gaXMgbm90IHNl dAojIENPTkZJR19TTkRfRklSRVdJUkVfTU9UVSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9GSVJF RkFDRSBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU09DPW0KQ09ORklHX1NORF9TT0NfQ09NUFJFU1M9 eQpDT05GSUdfU05EX1NPQ19UT1BPTE9HWT15CkNPTkZJR19TTkRfU09DX0FDUEk9bQojIENPTkZJ R19TTkRfU09DX0FNRF9BQ1AgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FNRF9BQ1AzeCBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9BVE1FTF9TT0MgaXMgbm90IHNldAojIENPTkZJR19TTkRf REVTSUdOV0FSRV9JMlMgaXMgbm90IHNldAoKIwojIFNvQyBBdWRpbyBmb3IgRnJlZXNjYWxlIENQ VXMKIwoKIwojIENvbW1vbiBTb0MgQXVkaW8gb3B0aW9ucyBmb3IgRnJlZXNjYWxlIENQVXM6CiMK IyBDT05GSUdfU05EX1NPQ19GU0xfQVNSQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRlNM X1NBSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRlNMX0FVRE1JWCBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9TT0NfRlNMX1NTSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRlNMX1NQ RElGIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19GU0xfRVNBSSBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfRlNMX01JQ0ZJTCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfSU1YX0FV RE1VWCBpcyBub3Qgc2V0CiMgZW5kIG9mIFNvQyBBdWRpbyBmb3IgRnJlZXNjYWxlIENQVXMKCiMg Q09ORklHX1NORF9JMlNfSEk2MjEwX0kyUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfSU1H IGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSU5URUxfU1NUX1RPUExFVkVMPXkKQ09ORklHX1NO RF9TU1RfSVBDPW0KQ09ORklHX1NORF9TU1RfSVBDX0FDUEk9bQpDT05GSUdfU05EX1NPQ19JTlRF TF9TU1RfQUNQST1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NTVD1tCkNPTkZJR19TTkRfU09DX0lO VEVMX1NTVF9GSVJNV0FSRT1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0hBU1dFTEw9bQpDT05GSUdf U05EX1NTVF9BVE9NX0hJRkkyX1BMQVRGT1JNPW0KIyBDT05GSUdfU05EX1NTVF9BVE9NX0hJRkky X1BMQVRGT1JNX1BDSSBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU1NUX0FUT01fSElGSTJfUExBVEZP Uk1fQUNQST1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NLWUxBS0U9bQpDT05GSUdfU05EX1NPQ19J TlRFTF9TS0w9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9BUEw9bQpDT05GSUdfU05EX1NPQ19JTlRF TF9LQkw9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9HTEs9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9D Tkw9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9DRkw9bQojIENPTkZJR19TTkRfU09DX0lOVEVMX0NN TF9IIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19JTlRFTF9DTUxfTFAgaXMgbm90IHNldApD T05GSUdfU05EX1NPQ19JTlRFTF9TS1lMQUtFX0ZBTUlMWT1tCkNPTkZJR19TTkRfU09DX0lOVEVM X1NLWUxBS0VfU1NQX0NMSz1tCiMgQ09ORklHX1NORF9TT0NfSU5URUxfU0tZTEFLRV9IREFVRElP X0NPREVDIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSU5URUxfU0tZTEFLRV9DT01NT049bQpD T05GSUdfU05EX1NPQ19BQ1BJX0lOVEVMX01BVENIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfTUFD SD15CiMgQ09ORklHX1NORF9TT0NfSU5URUxfVVNFUl9GUklFTkRMWV9MT05HX05BTUVTIGlzIG5v dCBzZXQKQ09ORklHX1NORF9TT0NfSU5URUxfSEFTV0VMTF9NQUNIPW0KIyBDT05GSUdfU05EX1NP Q19JTlRFTF9CRFdfUlQ1NjUwX01BQ0ggaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19JTlRFTF9C RFdfUlQ1Njc3X01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9CUk9BRFdFTExfTUFDSD1tCkNP TkZJR19TTkRfU09DX0lOVEVMX0JZVENSX1JUNTY0MF9NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5U RUxfQllUQ1JfUlQ1NjUxX01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9DSFRfQlNXX1JUNTY3 Ml9NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfQ0hUX0JTV19SVDU2NDVfTUFDSD1tCkNPTkZJ R19TTkRfU09DX0lOVEVMX0NIVF9CU1dfTUFYOTgwOTBfVElfTUFDSD1tCiMgQ09ORklHX1NORF9T T0NfSU5URUxfQ0hUX0JTV19OQVU4ODI0X01BQ0ggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X0lOVEVMX0JZVF9DSFRfQ1gyMDcyWF9NQUNIIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSU5U RUxfQllUX0NIVF9EQTcyMTNfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JZVF9DSFRfRVM4 MzE2X01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9CWVRfQ0hUX05PQ09ERUNfTUFDSD1tCkNP TkZJR19TTkRfU09DX0lOVEVMX1NLTF9SVDI4Nl9NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxf U0tMX05BVTg4TDI1X1NTTTQ1NjdfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NLTF9OQVU4 OEwyNV9NQVg5ODM1N0FfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0RBNzIxOV9NQVg5ODM1 N0FfR0VORVJJQz1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JYVF9EQTcyMTlfTUFYOTgzNTdBX0NP TU1PTj1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JYVF9EQTcyMTlfTUFYOTgzNTdBX01BQ0g9bQpD T05GSUdfU05EX1NPQ19JTlRFTF9CWFRfUlQyOThfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVM X0tCTF9SVDU2NjNfTUFYOTg5MjdfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0tCTF9SVDU2 NjNfUlQ1NTE0X01BWDk4OTI3X01BQ0g9bQojIENPTkZJR19TTkRfU09DX0lOVEVMX0tCTF9EQTcy MTlfTUFYOTgzNTdBX01BQ0ggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0lOVEVMX0tCTF9E QTcyMTlfTUFYOTg5MjdfTUFDSCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfSU5URUxfS0JM X1JUNTY2MF9NQUNIIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19NVEtfQlRDVlNEIGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX1NPQ19TT0ZfVE9QTEVWRUwgaXMgbm90IHNldAoKIwojIFNUTWlj cm9lbGVjdHJvbmljcyBTVE0zMiBTT0MgYXVkaW8gc3VwcG9ydAojCiMgZW5kIG9mIFNUTWljcm9l bGVjdHJvbmljcyBTVE0zMiBTT0MgYXVkaW8gc3VwcG9ydAoKIyBDT05GSUdfU05EX1NPQ19YSUxJ TlhfSTJTIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19YSUxJTlhfQVVESU9fRk9STUFUVEVS IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19YSUxJTlhfU1BESUYgaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX1hURlBHQV9JMlMgaXMgbm90IHNldAojIENPTkZJR19aWF9URE0gaXMgbm90 IHNldApDT05GSUdfU05EX1NPQ19JMkNfQU5EX1NQST1tCgojCiMgQ09ERUMgZHJpdmVycwojCiMg Q09ORklHX1NORF9TT0NfQUM5N19DT0RFQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQURB VTE3MDEgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FEQVUxNzYxX0kyQyBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfQURBVTE3NjFfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19BREFVNzAwMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQURBVTcxMThfSFcgaXMgbm90 IHNldAojIENPTkZJR19TTkRfU09DX0FEQVU3MTE4X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfQUs0MTA0IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzQxMTggaXMgbm90IHNl dAojIENPTkZJR19TTkRfU09DX0FLNDQ1OCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQUs0 NTU0IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzQ2MTMgaXMgbm90IHNldAojIENPTkZJ R19TTkRfU09DX0FLNDY0MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQUs1Mzg2IGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzU1NTggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X0FMQzU2MjMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0JEMjg2MjMgaXMgbm90IHNldAoj IENPTkZJR19TTkRfU09DX0JUX1NDTyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwz MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzMyBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfQ1MzNUwzNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzNSBpcyBu b3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzNiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9T T0NfQ1M0Mkw0MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0Mkw1MV9JMkMgaXMgbm90 IHNldAojIENPTkZJR19TTkRfU09DX0NTNDJMNTIgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X0NTNDJMNTYgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDJMNzMgaXMgbm90IHNldAoj IENPTkZJR19TTkRfU09DX0NTNDI2NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0Mjcw IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQyNzFfSTJDIGlzIG5vdCBzZXQKIyBDT05G SUdfU05EX1NPQ19DUzQyNzFfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQyWFg4 X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0MzEzMCBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfQ1M0MzQxIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQzNDkgaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNTNMMzAgaXMgbm90IHNldAojIENPTkZJR19TTkRf U09DX0NYMjA3MlggaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19EQTcyMTM9bQpDT05GSUdfU05E X1NPQ19EQTcyMTk9bQpDT05GSUdfU05EX1NPQ19ETUlDPW0KIyBDT05GSUdfU05EX1NPQ19FUzcx MzQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0VTNzI0MSBpcyBub3Qgc2V0CkNPTkZJR19T TkRfU09DX0VTODMxNj1tCiMgQ09ORklHX1NORF9TT0NfRVM4MzI4X0kyQyBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9TT0NfRVM4MzI4X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfR1RN NjAxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSERBQ19IRE1JPW0KIyBDT05GSUdfU05EX1NP Q19JTk5PX1JLMzAzNiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfTUFYOTgwODggaXMgbm90 IHNldApDT05GSUdfU05EX1NPQ19NQVg5ODA5MD1tCkNPTkZJR19TTkRfU09DX01BWDk4MzU3QT1t CiMgQ09ORklHX1NORF9TT0NfTUFYOTg1MDQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX01B WDk4NjcgaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19NQVg5ODkyNz1tCiMgQ09ORklHX1NORF9T T0NfTUFYOTgzNzMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX01BWDk4NjAgaXMgbm90IHNl dAojIENPTkZJR19TTkRfU09DX01TTTg5MTZfV0NEX0RJR0lUQUwgaXMgbm90IHNldAojIENPTkZJ R19TTkRfU09DX1BDTTE2ODEgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTE3ODlfSTJD IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19QQ00xNzlYX0kyQyBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfUENNMTc5WF9TUEkgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTE4 NlhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19QQ00xODZYX1NQSSBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfUENNMzA2MF9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X1BDTTMwNjBfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19QQ00zMTY4QV9JMkMgaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTMxNjhBX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfUENNNTEyeF9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTUxMnhf U1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19SSzMzMjggaXMgbm90IHNldApDT05GSUdf U05EX1NPQ19STDYyMzE9bQpDT05GSUdfU05EX1NPQ19STDYzNDdBPW0KQ09ORklHX1NORF9TT0Nf UlQyODY9bQpDT05GSUdfU05EX1NPQ19SVDI5OD1tCkNPTkZJR19TTkRfU09DX1JUNTUxND1tCkNP TkZJR19TTkRfU09DX1JUNTUxNF9TUEk9bQojIENPTkZJR19TTkRfU09DX1JUNTYxNiBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfUlQ1NjMxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfUlQ1 NjQwPW0KQ09ORklHX1NORF9TT0NfUlQ1NjQ1PW0KQ09ORklHX1NORF9TT0NfUlQ1NjUxPW0KQ09O RklHX1NORF9TT0NfUlQ1NjYzPW0KQ09ORklHX1NORF9TT0NfUlQ1NjcwPW0KQ09ORklHX1NORF9T T0NfUlQ1Njc3PW0KQ09ORklHX1NORF9TT0NfUlQ1Njc3X1NQST1tCiMgQ09ORklHX1NORF9TT0Nf U0dUTDUwMDAgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1NJTVBMRV9BTVBMSUZJRVIgaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX1NJUkZfQVVESU9fQ09ERUMgaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX1NQRElGIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19TU00yMzA1IGlz IG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19TU00yNjAyX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfU1NNMjYwMl9JMkMgaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19TU000NTY3PW0K IyBDT05GSUdfU05EX1NPQ19TVEEzMlggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1NUQTM1 MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfU1RJX1NBUyBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfVEFTMjU1MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTMjU2MiBpcyBu b3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTMjc3MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9T T0NfVEFTNTA4NiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTNTcxWCBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfVEFTNTcyMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFT NjQyNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVERBNzQxOSBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfVEZBOTg3OSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVExWMzIwQUlD MjNfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UTFYzMjBBSUMyM19TUEkgaXMgbm90 IHNldAojIENPTkZJR19TTkRfU09DX1RMVjMyMEFJQzMxWFggaXMgbm90IHNldAojIENPTkZJR19T TkRfU09DX1RMVjMyMEFJQzMyWDRfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UTFYz MjBBSUMzMlg0X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVExWMzIwQUlDM1ggaXMg bm90IHNldApDT05GSUdfU05EX1NPQ19UUzNBMjI3RT1tCiMgQ09ORklHX1NORF9TT0NfVFNDUzQy WFggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RTQ1M0NTQgaXMgbm90IHNldAojIENPTkZJ R19TTkRfU09DX1VEQTEzMzQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODUxMCBpcyBu b3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004NTIzIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19XTTg1MjQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODU4MCBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9TT0NfV004NzExIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3Mjgg aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODczMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfV004NzM3IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3NDEgaXMgbm90IHNl dAojIENPTkZJR19TTkRfU09DX1dNODc1MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004 NzUzIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3NzAgaXMgbm90IHNldAojIENPTkZJ R19TTkRfU09DX1dNODc3NiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004NzgyIGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg4MDRfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E X1NPQ19XTTg4MDRfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5MDMgaXMgbm90 IHNldAojIENPTkZJR19TTkRfU09DX1dNODkwNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf V004OTYwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5NjIgaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX1dNODk3NCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004OTc4IGlz IG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5ODUgaXMgbm90IHNldAojIENPTkZJR19TTkRf U09DX1pYX0FVRDk2UDIyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19NQVg5NzU5IGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX1NPQ19NVDYzNTEgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X01UNjM1OCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfTVQ2NjYwIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX1NPQ19OQVU4NTQwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19OQVU4ODEw IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19OQVU4ODIyIGlzIG5vdCBzZXQKQ09ORklHX1NO RF9TT0NfTkFVODgyND1tCkNPTkZJR19TTkRfU09DX05BVTg4MjU9bQojIENPTkZJR19TTkRfU09D X1RQQTYxMzBBMiBpcyBub3Qgc2V0CiMgZW5kIG9mIENPREVDIGRyaXZlcnMKCiMgQ09ORklHX1NO RF9TSU1QTEVfQ0FSRCBpcyBub3Qgc2V0CkNPTkZJR19TTkRfWDg2PXkKQ09ORklHX0hETUlfTFBF X0FVRElPPW0KQ09ORklHX1NORF9TWU5USF9FTVVYPW0KIyBDT05GSUdfU05EX1hFTl9GUk9OVEVO RCBpcyBub3Qgc2V0CkNPTkZJR19BQzk3X0JVUz1tCgojCiMgSElEIHN1cHBvcnQKIwpDT05GSUdf SElEPXkKQ09ORklHX0hJRF9CQVRURVJZX1NUUkVOR1RIPXkKQ09ORklHX0hJRFJBVz15CkNPTkZJ R19VSElEPW0KQ09ORklHX0hJRF9HRU5FUklDPXkKCiMKIyBTcGVjaWFsIEhJRCBkcml2ZXJzCiMK Q09ORklHX0hJRF9BNFRFQ0g9eQojIENPTkZJR19ISURfQUNDVVRPVUNIIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9BQ1JVWD1tCiMgQ09ORklHX0hJRF9BQ1JVWF9GRiBpcyBub3Qgc2V0CkNPTkZJR19I SURfQVBQTEU9eQpDT05GSUdfSElEX0FQUExFSVI9bQojIENPTkZJR19ISURfQVNVUyBpcyBub3Qg c2V0CkNPTkZJR19ISURfQVVSRUFMPW0KQ09ORklHX0hJRF9CRUxLSU49eQojIENPTkZJR19ISURf QkVUT1BfRkYgaXMgbm90IHNldAojIENPTkZJR19ISURfQklHQkVOX0ZGIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9DSEVSUlk9eQpDT05GSUdfSElEX0NISUNPTlk9eQojIENPTkZJR19ISURfQ09SU0FJ UiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9DT1VHQVIgaXMgbm90IHNldAojIENPTkZJR19ISURf TUFDQUxMWSBpcyBub3Qgc2V0CkNPTkZJR19ISURfUFJPRElLRVlTPW0KIyBDT05GSUdfSElEX0NN RURJQSBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9DUDIxMTIgaXMgbm90IHNldAojIENPTkZJR19I SURfQ1JFQVRJVkVfU0IwNTQwIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9DWVBSRVNTPXkKQ09ORklH X0hJRF9EUkFHT05SSVNFPW0KIyBDT05GSUdfRFJBR09OUklTRV9GRiBpcyBub3Qgc2V0CiMgQ09O RklHX0hJRF9FTVNfRkYgaXMgbm90IHNldAojIENPTkZJR19ISURfRUxBTiBpcyBub3Qgc2V0CkNP TkZJR19ISURfRUxFQ09NPW0KIyBDT05GSUdfSElEX0VMTyBpcyBub3Qgc2V0CkNPTkZJR19ISURf RVpLRVk9eQojIENPTkZJR19ISURfR0VNQklSRCBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9HRlJN IGlzIG5vdCBzZXQKQ09ORklHX0hJRF9IT0xURUs9bQojIENPTkZJR19IT0xURUtfRkYgaXMgbm90 IHNldAojIENPTkZJR19ISURfR1Q2ODNSIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9LRVlUT1VDSD1t CkNPTkZJR19ISURfS1lFPW0KQ09ORklHX0hJRF9VQ0xPR0lDPW0KQ09ORklHX0hJRF9XQUxUT1A9 bQojIENPTkZJR19ISURfVklFV1NPTklDIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9HWVJBVElPTj1t CkNPTkZJR19ISURfSUNBREU9bQpDT05GSUdfSElEX0lURT15CiMgQ09ORklHX0hJRF9KQUJSQSBp cyBub3Qgc2V0CkNPTkZJR19ISURfVFdJTkhBTj1tCkNPTkZJR19ISURfS0VOU0lOR1RPTj15CkNP TkZJR19ISURfTENQT1dFUj1tCkNPTkZJR19ISURfTEVEPW0KIyBDT05GSUdfSElEX0xFTk9WTyBp cyBub3Qgc2V0CkNPTkZJR19ISURfTE9HSVRFQ0g9eQpDT05GSUdfSElEX0xPR0lURUNIX0RKPW0K Q09ORklHX0hJRF9MT0dJVEVDSF9ISURQUD1tCiMgQ09ORklHX0xPR0lURUNIX0ZGIGlzIG5vdCBz ZXQKIyBDT05GSUdfTE9HSVJVTUJMRVBBRDJfRkYgaXMgbm90IHNldAojIENPTkZJR19MT0dJRzk0 MF9GRiBpcyBub3Qgc2V0CiMgQ09ORklHX0xPR0lXSEVFTFNfRkYgaXMgbm90IHNldApDT05GSUdf SElEX01BR0lDTU9VU0U9eQojIENPTkZJR19ISURfTUFMVFJPTiBpcyBub3Qgc2V0CiMgQ09ORklH X0hJRF9NQVlGTEFTSCBpcyBub3Qgc2V0CkNPTkZJR19ISURfUkVEUkFHT049eQpDT05GSUdfSElE X01JQ1JPU09GVD15CkNPTkZJR19ISURfTU9OVEVSRVk9eQpDT05GSUdfSElEX01VTFRJVE9VQ0g9 bQojIENPTkZJR19ISURfTlRJIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9OVFJJRz15CkNPTkZJR19I SURfT1JURUs9bQpDT05GSUdfSElEX1BBTlRIRVJMT1JEPW0KIyBDT05GSUdfUEFOVEhFUkxPUkRf RkYgaXMgbm90IHNldAojIENPTkZJR19ISURfUEVOTU9VTlQgaXMgbm90IHNldApDT05GSUdfSElE X1BFVEFMWU5YPW0KQ09ORklHX0hJRF9QSUNPTENEPW0KQ09ORklHX0hJRF9QSUNPTENEX0ZCPXkK Q09ORklHX0hJRF9QSUNPTENEX0JBQ0tMSUdIVD15CkNPTkZJR19ISURfUElDT0xDRF9MQ0Q9eQpD T05GSUdfSElEX1BJQ09MQ0RfTEVEUz15CkNPTkZJR19ISURfUElDT0xDRF9DSVI9eQpDT05GSUdf SElEX1BMQU5UUk9OSUNTPXkKQ09ORklHX0hJRF9QUklNQVg9bQojIENPTkZJR19ISURfUkVUUk9E RSBpcyBub3Qgc2V0CkNPTkZJR19ISURfUk9DQ0FUPW0KQ09ORklHX0hJRF9TQUlURUs9bQpDT05G SUdfSElEX1NBTVNVTkc9bQpDT05GSUdfSElEX1NPTlk9bQojIENPTkZJR19TT05ZX0ZGIGlzIG5v dCBzZXQKQ09ORklHX0hJRF9TUEVFRExJTks9bQojIENPTkZJR19ISURfU1RFQU0gaXMgbm90IHNl dApDT05GSUdfSElEX1NURUVMU0VSSUVTPW0KQ09ORklHX0hJRF9TVU5QTFVTPW0KQ09ORklHX0hJ RF9STUk9bQpDT05GSUdfSElEX0dSRUVOQVNJQT1tCiMgQ09ORklHX0dSRUVOQVNJQV9GRiBpcyBu b3Qgc2V0CkNPTkZJR19ISURfSFlQRVJWX01PVVNFPW0KQ09ORklHX0hJRF9TTUFSVEpPWVBMVVM9 bQojIENPTkZJR19TTUFSVEpPWVBMVVNfRkYgaXMgbm90IHNldApDT05GSUdfSElEX1RJVk89bQpD T05GSUdfSElEX1RPUFNFRUQ9bQpDT05GSUdfSElEX1RISU5HTT1tCkNPTkZJR19ISURfVEhSVVNU TUFTVEVSPW0KIyBDT05GSUdfVEhSVVNUTUFTVEVSX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfSElE X1VEUkFXX1BTMyBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9VMkZaRVJPIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9XQUNPTT1tCkNPTkZJR19ISURfV0lJTU9URT1tCiMgQ09ORklHX0hJRF9YSU5NTyBp cyBub3Qgc2V0CkNPTkZJR19ISURfWkVST1BMVVM9bQojIENPTkZJR19aRVJPUExVU19GRiBpcyBu b3Qgc2V0CkNPTkZJR19ISURfWllEQUNST049bQpDT05GSUdfSElEX1NFTlNPUl9IVUI9bQpDT05G SUdfSElEX1NFTlNPUl9DVVNUT01fU0VOU09SPW0KQ09ORklHX0hJRF9BTFBTPW0KIyBlbmQgb2Yg U3BlY2lhbCBISUQgZHJpdmVycwoKIwojIFVTQiBISUQgc3VwcG9ydAojCkNPTkZJR19VU0JfSElE PXkKQ09ORklHX0hJRF9QSUQ9eQpDT05GSUdfVVNCX0hJRERFVj15CiMgZW5kIG9mIFVTQiBISUQg c3VwcG9ydAoKIwojIEkyQyBISUQgc3VwcG9ydAojCkNPTkZJR19JMkNfSElEPW0KIyBlbmQgb2Yg STJDIEhJRCBzdXBwb3J0CgojCiMgSW50ZWwgSVNIIEhJRCBzdXBwb3J0CiMKQ09ORklHX0lOVEVM X0lTSF9ISUQ9eQojIENPTkZJR19JTlRFTF9JU0hfRklSTVdBUkVfRE9XTkxPQURFUiBpcyBub3Qg c2V0CiMgZW5kIG9mIEludGVsIElTSCBISUQgc3VwcG9ydAojIGVuZCBvZiBISUQgc3VwcG9ydAoK Q09ORklHX1VTQl9PSENJX0xJVFRMRV9FTkRJQU49eQpDT05GSUdfVVNCX1NVUFBPUlQ9eQpDT05G SUdfVVNCX0NPTU1PTj15CiMgQ09ORklHX1VTQl9MRURfVFJJRyBpcyBub3Qgc2V0CiMgQ09ORklH X1VTQl9VTFBJX0JVUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9DT05OX0dQSU8gaXMgbm90IHNl dApDT05GSUdfVVNCX0FSQ0hfSEFTX0hDRD15CkNPTkZJR19VU0I9eQpDT05GSUdfVVNCX1BDST15 CkNPTkZJR19VU0JfQU5OT1VOQ0VfTkVXX0RFVklDRVM9eQoKIwojIE1pc2NlbGxhbmVvdXMgVVNC IG9wdGlvbnMKIwpDT05GSUdfVVNCX0RFRkFVTFRfUEVSU0lTVD15CiMgQ09ORklHX1VTQl9EWU5B TUlDX01JTk9SUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9PVEcgaXMgbm90IHNldAojIENPTkZJ R19VU0JfT1RHX1dISVRFTElTVCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9PVEdfQkxBQ0tMSVNU X0hVQiBpcyBub3Qgc2V0CkNPTkZJR19VU0JfTEVEU19UUklHR0VSX1VTQlBPUlQ9bQpDT05GSUdf VVNCX0FVVE9TVVNQRU5EX0RFTEFZPTIKQ09ORklHX1VTQl9NT049eQoKIwojIFVTQiBIb3N0IENv bnRyb2xsZXIgRHJpdmVycwojCiMgQ09ORklHX1VTQl9DNjdYMDBfSENEIGlzIG5vdCBzZXQKQ09O RklHX1VTQl9YSENJX0hDRD15CiMgQ09ORklHX1VTQl9YSENJX0RCR0NBUCBpcyBub3Qgc2V0CkNP TkZJR19VU0JfWEhDSV9QQ0k9eQojIENPTkZJR19VU0JfWEhDSV9QTEFURk9STSBpcyBub3Qgc2V0 CkNPTkZJR19VU0JfRUhDSV9IQ0Q9eQpDT05GSUdfVVNCX0VIQ0lfUk9PVF9IVUJfVFQ9eQpDT05G SUdfVVNCX0VIQ0lfVFRfTkVXU0NIRUQ9eQpDT05GSUdfVVNCX0VIQ0lfUENJPXkKIyBDT05GSUdf VVNCX0VIQ0lfRlNMIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0VIQ0lfSENEX1BMQVRGT1JNIGlz IG5vdCBzZXQKIyBDT05GSUdfVVNCX09YVTIxMEhQX0hDRCBpcyBub3Qgc2V0CiMgQ09ORklHX1VT Ql9JU1AxMTZYX0hDRCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9GT1RHMjEwX0hDRCBpcyBub3Qg c2V0CiMgQ09ORklHX1VTQl9NQVgzNDIxX0hDRCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfT0hDSV9I Q0Q9eQpDT05GSUdfVVNCX09IQ0lfSENEX1BDST15CiMgQ09ORklHX1VTQl9PSENJX0hDRF9QTEFU Rk9STSBpcyBub3Qgc2V0CkNPTkZJR19VU0JfVUhDSV9IQ0Q9eQojIENPTkZJR19VU0JfVTEzMl9I Q0QgaXMgbm90IHNldAojIENPTkZJR19VU0JfU0w4MTFfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdf VVNCX1I4QTY2NTk3X0hDRCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9IQ0RfQkNNQSBpcyBub3Qg c2V0CiMgQ09ORklHX1VTQl9IQ0RfU1NCIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0hDRF9URVNU X01PREUgaXMgbm90IHNldAoKIwojIFVTQiBEZXZpY2UgQ2xhc3MgZHJpdmVycwojCkNPTkZJR19V U0JfQUNNPW0KQ09ORklHX1VTQl9QUklOVEVSPW0KQ09ORklHX1VTQl9XRE09bQpDT05GSUdfVVNC X1RNQz1tCgojCiMgTk9URTogVVNCX1NUT1JBR0UgZGVwZW5kcyBvbiBTQ1NJIGJ1dCBCTEtfREVW X1NEIG1heQojCgojCiMgYWxzbyBiZSBuZWVkZWQ7IHNlZSBVU0JfU1RPUkFHRSBIZWxwIGZvciBt b3JlIGluZm8KIwpDT05GSUdfVVNCX1NUT1JBR0U9bQojIENPTkZJR19VU0JfU1RPUkFHRV9ERUJV RyBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU1RPUkFHRV9SRUFMVEVLPW0KQ09ORklHX1JFQUxURUtf QVVUT1BNPXkKQ09ORklHX1VTQl9TVE9SQUdFX0RBVEFGQUI9bQpDT05GSUdfVVNCX1NUT1JBR0Vf RlJFRUNPTT1tCkNPTkZJR19VU0JfU1RPUkFHRV9JU0QyMDA9bQpDT05GSUdfVVNCX1NUT1JBR0Vf VVNCQVQ9bQpDT05GSUdfVVNCX1NUT1JBR0VfU0REUjA5PW0KQ09ORklHX1VTQl9TVE9SQUdFX1NE RFI1NT1tCkNPTkZJR19VU0JfU1RPUkFHRV9KVU1QU0hPVD1tCkNPTkZJR19VU0JfU1RPUkFHRV9B TEFVREE9bQpDT05GSUdfVVNCX1NUT1JBR0VfT05FVE9VQ0g9bQpDT05GSUdfVVNCX1NUT1JBR0Vf S0FSTUE9bQpDT05GSUdfVVNCX1NUT1JBR0VfQ1lQUkVTU19BVEFDQj1tCkNPTkZJR19VU0JfU1RP UkFHRV9FTkVfVUI2MjUwPW0KQ09ORklHX1VTQl9VQVM9bQoKIwojIFVTQiBJbWFnaW5nIGRldmlj ZXMKIwpDT05GSUdfVVNCX01EQzgwMD1tCkNPTkZJR19VU0JfTUlDUk9URUs9bQpDT05GSUdfVVNC SVBfQ09SRT1tCiMgQ09ORklHX1VTQklQX1ZIQ0lfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNC SVBfSE9TVCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQklQX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05G SUdfVVNCX0NETlMzIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX01VU0JfSERSQyBpcyBub3Qgc2V0 CiMgQ09ORklHX1VTQl9EV0MzIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0RXQzIgaXMgbm90IHNl dAojIENPTkZJR19VU0JfQ0hJUElERUEgaXMgbm90IHNldAojIENPTkZJR19VU0JfSVNQMTc2MCBp cyBub3Qgc2V0CgojCiMgVVNCIHBvcnQgZHJpdmVycwojCkNPTkZJR19VU0JfVVNTNzIwPW0KQ09O RklHX1VTQl9TRVJJQUw9eQpDT05GSUdfVVNCX1NFUklBTF9DT05TT0xFPXkKQ09ORklHX1VTQl9T RVJJQUxfR0VORVJJQz15CiMgQ09ORklHX1VTQl9TRVJJQUxfU0lNUExFIGlzIG5vdCBzZXQKQ09O RklHX1VTQl9TRVJJQUxfQUlSQ0FCTEU9bQpDT05GSUdfVVNCX1NFUklBTF9BUkszMTE2PW0KQ09O RklHX1VTQl9TRVJJQUxfQkVMS0lOPW0KQ09ORklHX1VTQl9TRVJJQUxfQ0gzNDE9bQpDT05GSUdf VVNCX1NFUklBTF9XSElURUhFQVQ9bQpDT05GSUdfVVNCX1NFUklBTF9ESUdJX0FDQ0VMRVBPUlQ9 bQpDT05GSUdfVVNCX1NFUklBTF9DUDIxMFg9bQpDT05GSUdfVVNCX1NFUklBTF9DWVBSRVNTX004 PW0KQ09ORklHX1VTQl9TRVJJQUxfRU1QRUc9bQpDT05GSUdfVVNCX1NFUklBTF9GVERJX1NJTz1t CkNPTkZJR19VU0JfU0VSSUFMX1ZJU09SPW0KQ09ORklHX1VTQl9TRVJJQUxfSVBBUT1tCkNPTkZJ R19VU0JfU0VSSUFMX0lSPW0KQ09ORklHX1VTQl9TRVJJQUxfRURHRVBPUlQ9bQpDT05GSUdfVVNC X1NFUklBTF9FREdFUE9SVF9UST1tCiMgQ09ORklHX1VTQl9TRVJJQUxfRjgxMjMyIGlzIG5vdCBz ZXQKIyBDT05GSUdfVVNCX1NFUklBTF9GODE1M1ggaXMgbm90IHNldApDT05GSUdfVVNCX1NFUklB TF9HQVJNSU49bQpDT05GSUdfVVNCX1NFUklBTF9JUFc9bQpDT05GSUdfVVNCX1NFUklBTF9JVVU9 bQpDT05GSUdfVVNCX1NFUklBTF9LRVlTUEFOX1BEQT1tCkNPTkZJR19VU0JfU0VSSUFMX0tFWVNQ QU49bQpDT05GSUdfVVNCX1NFUklBTF9LTFNJPW0KQ09ORklHX1VTQl9TRVJJQUxfS09CSUxfU0NU PW0KQ09ORklHX1VTQl9TRVJJQUxfTUNUX1UyMzI9bQojIENPTkZJR19VU0JfU0VSSUFMX01FVFJP IGlzIG5vdCBzZXQKQ09ORklHX1VTQl9TRVJJQUxfTU9TNzcyMD1tCkNPTkZJR19VU0JfU0VSSUFM X01PUzc3MTVfUEFSUE9SVD15CkNPTkZJR19VU0JfU0VSSUFMX01PUzc4NDA9bQojIENPTkZJR19V U0JfU0VSSUFMX01YVVBPUlQgaXMgbm90IHNldApDT05GSUdfVVNCX1NFUklBTF9OQVZNQU49bQpD T05GSUdfVVNCX1NFUklBTF9QTDIzMDM9bQpDT05GSUdfVVNCX1NFUklBTF9PVEk2ODU4PW0KQ09O RklHX1VTQl9TRVJJQUxfUUNBVVg9bQpDT05GSUdfVVNCX1NFUklBTF9RVUFMQ09NTT1tCkNPTkZJ R19VU0JfU0VSSUFMX1NQQ1A4WDU9bQpDT05GSUdfVVNCX1NFUklBTF9TQUZFPW0KQ09ORklHX1VT Ql9TRVJJQUxfU0FGRV9QQURERUQ9eQpDT05GSUdfVVNCX1NFUklBTF9TSUVSUkFXSVJFTEVTUz1t CkNPTkZJR19VU0JfU0VSSUFMX1NZTUJPTD1tCiMgQ09ORklHX1VTQl9TRVJJQUxfVEkgaXMgbm90 IHNldApDT05GSUdfVVNCX1NFUklBTF9DWUJFUkpBQ0s9bQpDT05GSUdfVVNCX1NFUklBTF9YSVJD T009bQpDT05GSUdfVVNCX1NFUklBTF9XV0FOPW0KQ09ORklHX1VTQl9TRVJJQUxfT1BUSU9OPW0K Q09ORklHX1VTQl9TRVJJQUxfT01OSU5FVD1tCkNPTkZJR19VU0JfU0VSSUFMX09QVElDT049bQpD T05GSUdfVVNCX1NFUklBTF9YU0VOU19NVD1tCiMgQ09ORklHX1VTQl9TRVJJQUxfV0lTSEJPTkUg aXMgbm90IHNldApDT05GSUdfVVNCX1NFUklBTF9TU1UxMDA9bQpDT05GSUdfVVNCX1NFUklBTF9R VDI9bQojIENPTkZJR19VU0JfU0VSSUFMX1VQRDc4RjA3MzAgaXMgbm90IHNldApDT05GSUdfVVNC X1NFUklBTF9ERUJVRz1tCgojCiMgVVNCIE1pc2NlbGxhbmVvdXMgZHJpdmVycwojCkNPTkZJR19V U0JfRU1JNjI9bQpDT05GSUdfVVNCX0VNSTI2PW0KQ09ORklHX1VTQl9BRFVUVVg9bQpDT05GSUdf VVNCX1NFVlNFRz1tCkNPTkZJR19VU0JfTEVHT1RPV0VSPW0KQ09ORklHX1VTQl9MQ0Q9bQojIENP TkZJR19VU0JfQ1lQUkVTU19DWTdDNjMgaXMgbm90IHNldAojIENPTkZJR19VU0JfQ1lUSEVSTSBp cyBub3Qgc2V0CkNPTkZJR19VU0JfSURNT1VTRT1tCkNPTkZJR19VU0JfRlRESV9FTEFOPW0KQ09O RklHX1VTQl9BUFBMRURJU1BMQVk9bQojIENPTkZJR19BUFBMRV9NRklfRkFTVENIQVJHRSBpcyBu b3Qgc2V0CkNPTkZJR19VU0JfU0lTVVNCVkdBPW0KQ09ORklHX1VTQl9TSVNVU0JWR0FfQ09OPXkK Q09ORklHX1VTQl9MRD1tCiMgQ09ORklHX1VTQl9UUkFOQ0VWSUJSQVRPUiBpcyBub3Qgc2V0CkNP TkZJR19VU0JfSU9XQVJSSU9SPW0KIyBDT05GSUdfVVNCX1RFU1QgaXMgbm90IHNldAojIENPTkZJ R19VU0JfRUhTRVRfVEVTVF9GSVhUVVJFIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9JU0lHSFRGVz1t CiMgQ09ORklHX1VTQl9ZVVJFWCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfRVpVU0JfRlgyPW0KIyBD T05GSUdfVVNCX0hVQl9VU0IyNTFYQiBpcyBub3Qgc2V0CkNPTkZJR19VU0JfSFNJQ19VU0IzNTAz PW0KIyBDT05GSUdfVVNCX0hTSUNfVVNCNDYwNCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9MSU5L X0xBWUVSX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19VU0JfQ0hBT1NLRVkgaXMgbm90IHNldApD T05GSUdfVVNCX0FUTT1tCkNPTkZJR19VU0JfU1BFRURUT1VDSD1tCkNPTkZJR19VU0JfQ1hBQ1JV PW0KQ09ORklHX1VTQl9VRUFHTEVBVE09bQpDT05GSUdfVVNCX1hVU0JBVE09bQoKIwojIFVTQiBQ aHlzaWNhbCBMYXllciBkcml2ZXJzCiMKIyBDT05GSUdfTk9QX1VTQl9YQ0VJViBpcyBub3Qgc2V0 CiMgQ09ORklHX1VTQl9HUElPX1ZCVVMgaXMgbm90IHNldAojIENPTkZJR19VU0JfSVNQMTMwMSBp cyBub3Qgc2V0CiMgZW5kIG9mIFVTQiBQaHlzaWNhbCBMYXllciBkcml2ZXJzCgojIENPTkZJR19V U0JfR0FER0VUIGlzIG5vdCBzZXQKQ09ORklHX1RZUEVDPXkKIyBDT05GSUdfVFlQRUNfVENQTSBp cyBub3Qgc2V0CkNPTkZJR19UWVBFQ19VQ1NJPXkKIyBDT05GSUdfVUNTSV9DQ0cgaXMgbm90IHNl dApDT05GSUdfVUNTSV9BQ1BJPXkKIyBDT05GSUdfVFlQRUNfVFBTNjU5OFggaXMgbm90IHNldAoK IwojIFVTQiBUeXBlLUMgTXVsdGlwbGV4ZXIvRGVNdWx0aXBsZXhlciBTd2l0Y2ggc3VwcG9ydAoj CiMgQ09ORklHX1RZUEVDX01VWF9QSTNVU0IzMDUzMiBpcyBub3Qgc2V0CiMgZW5kIG9mIFVTQiBU eXBlLUMgTXVsdGlwbGV4ZXIvRGVNdWx0aXBsZXhlciBTd2l0Y2ggc3VwcG9ydAoKIwojIFVTQiBU eXBlLUMgQWx0ZXJuYXRlIE1vZGUgZHJpdmVycwojCiMgQ09ORklHX1RZUEVDX0RQX0FMVE1PREUg aXMgbm90IHNldAojIGVuZCBvZiBVU0IgVHlwZS1DIEFsdGVybmF0ZSBNb2RlIGRyaXZlcnMKCiMg Q09ORklHX1VTQl9ST0xFX1NXSVRDSCBpcyBub3Qgc2V0CkNPTkZJR19NTUM9bQpDT05GSUdfTU1D X0JMT0NLPW0KQ09ORklHX01NQ19CTE9DS19NSU5PUlM9OApDT05GSUdfU0RJT19VQVJUPW0KIyBD T05GSUdfTU1DX1RFU1QgaXMgbm90IHNldAoKIwojIE1NQy9TRC9TRElPIEhvc3QgQ29udHJvbGxl ciBEcml2ZXJzCiMKIyBDT05GSUdfTU1DX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX01NQ19TREhD ST1tCkNPTkZJR19NTUNfU0RIQ0lfSU9fQUNDRVNTT1JTPXkKQ09ORklHX01NQ19TREhDSV9QQ0k9 bQpDT05GSUdfTU1DX1JJQ09IX01NQz15CkNPTkZJR19NTUNfU0RIQ0lfQUNQST1tCkNPTkZJR19N TUNfU0RIQ0lfUExURk09bQojIENPTkZJR19NTUNfU0RIQ0lfRl9TREgzMCBpcyBub3Qgc2V0CiMg Q09ORklHX01NQ19XQlNEIGlzIG5vdCBzZXQKQ09ORklHX01NQ19USUZNX1NEPW0KIyBDT05GSUdf TU1DX1NQSSBpcyBub3Qgc2V0CkNPTkZJR19NTUNfQ0I3MTA9bQpDT05GSUdfTU1DX1ZJQV9TRE1N Qz1tCkNPTkZJR19NTUNfVlVCMzAwPW0KQ09ORklHX01NQ19VU0hDPW0KIyBDT05GSUdfTU1DX1VT REhJNlJPTDAgaXMgbm90IHNldApDT05GSUdfTU1DX0NRSENJPW0KIyBDT05GSUdfTU1DX0hTUSBp cyBub3Qgc2V0CiMgQ09ORklHX01NQ19UT1NISUJBX1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX01N Q19NVEsgaXMgbm90IHNldAojIENPTkZJR19NTUNfU0RIQ0lfWEVOT04gaXMgbm90IHNldApDT05G SUdfTUVNU1RJQ0s9bQojIENPTkZJR19NRU1TVElDS19ERUJVRyBpcyBub3Qgc2V0CgojCiMgTWVt b3J5U3RpY2sgZHJpdmVycwojCiMgQ09ORklHX01FTVNUSUNLX1VOU0FGRV9SRVNVTUUgaXMgbm90 IHNldApDT05GSUdfTVNQUk9fQkxPQ0s9bQojIENPTkZJR19NU19CTE9DSyBpcyBub3Qgc2V0Cgoj CiMgTWVtb3J5U3RpY2sgSG9zdCBDb250cm9sbGVyIERyaXZlcnMKIwpDT05GSUdfTUVNU1RJQ0tf VElGTV9NUz1tCkNPTkZJR19NRU1TVElDS19KTUlDUk9OXzM4WD1tCkNPTkZJR19NRU1TVElDS19S NTkyPW0KQ09ORklHX05FV19MRURTPXkKQ09ORklHX0xFRFNfQ0xBU1M9eQojIENPTkZJR19MRURT X0NMQVNTX0ZMQVNIIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19CUklHSFRORVNTX0hXX0NIQU5H RUQgaXMgbm90IHNldAoKIwojIExFRCBkcml2ZXJzCiMKIyBDT05GSUdfTEVEU19BUFUgaXMgbm90 IHNldApDT05GSUdfTEVEU19MTTM1MzA9bQojIENPTkZJR19MRURTX0xNMzUzMiBpcyBub3Qgc2V0 CiMgQ09ORklHX0xFRFNfTE0zNjQyIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19QQ0E5NTMyIGlz IG5vdCBzZXQKIyBDT05GSUdfTEVEU19HUElPIGlzIG5vdCBzZXQKQ09ORklHX0xFRFNfTFAzOTQ0 PW0KIyBDT05GSUdfTEVEU19MUDM5NTIgaXMgbm90IHNldApDT05GSUdfTEVEU19MUDU1WFhfQ09N TU9OPW0KQ09ORklHX0xFRFNfTFA1NTIxPW0KQ09ORklHX0xFRFNfTFA1NTIzPW0KQ09ORklHX0xF RFNfTFA1NTYyPW0KIyBDT05GSUdfTEVEU19MUDg1MDEgaXMgbm90IHNldApDT05GSUdfTEVEU19D TEVWT19NQUlMPW0KIyBDT05GSUdfTEVEU19QQ0E5NTVYIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVE U19QQ0E5NjNYIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19EQUMxMjRTMDg1IGlzIG5vdCBzZXQK IyBDT05GSUdfTEVEU19QV00gaXMgbm90IHNldAojIENPTkZJR19MRURTX0JEMjgwMiBpcyBub3Qg c2V0CkNPTkZJR19MRURTX0lOVEVMX1NTNDIwMD1tCiMgQ09ORklHX0xFRFNfVENBNjUwNyBpcyBu b3Qgc2V0CiMgQ09ORklHX0xFRFNfVExDNTkxWFggaXMgbm90IHNldAojIENPTkZJR19MRURTX0xN MzU1eCBpcyBub3Qgc2V0CgojCiMgTEVEIGRyaXZlciBmb3IgYmxpbmsoMSkgVVNCIFJHQiBMRUQg aXMgdW5kZXIgU3BlY2lhbCBISUQgZHJpdmVycyAoSElEX1RISU5HTSkKIwpDT05GSUdfTEVEU19C TElOS009bQojIENPTkZJR19MRURTX01MWENQTEQgaXMgbm90IHNldAojIENPTkZJR19MRURTX01M WFJFRyBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVVNFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0xF RFNfTklDNzhCWCBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVElfTE1VX0NPTU1PTiBpcyBub3Qg c2V0CgojCiMgTEVEIFRyaWdnZXJzCiMKQ09ORklHX0xFRFNfVFJJR0dFUlM9eQpDT05GSUdfTEVE U19UUklHR0VSX1RJTUVSPW0KQ09ORklHX0xFRFNfVFJJR0dFUl9PTkVTSE9UPW0KIyBDT05GSUdf TEVEU19UUklHR0VSX0RJU0sgaXMgbm90IHNldAojIENPTkZJR19MRURTX1RSSUdHRVJfTVREIGlz IG5vdCBzZXQKQ09ORklHX0xFRFNfVFJJR0dFUl9IRUFSVEJFQVQ9bQpDT05GSUdfTEVEU19UUklH R0VSX0JBQ0tMSUdIVD1tCiMgQ09ORklHX0xFRFNfVFJJR0dFUl9DUFUgaXMgbm90IHNldAojIENP TkZJR19MRURTX1RSSUdHRVJfQUNUSVZJVFkgaXMgbm90IHNldApDT05GSUdfTEVEU19UUklHR0VS X0dQSU89bQpDT05GSUdfTEVEU19UUklHR0VSX0RFRkFVTFRfT049bQoKIwojIGlwdGFibGVzIHRy aWdnZXIgaXMgdW5kZXIgTmV0ZmlsdGVyIGNvbmZpZyAoTEVEIHRhcmdldCkKIwpDT05GSUdfTEVE U19UUklHR0VSX1RSQU5TSUVOVD1tCkNPTkZJR19MRURTX1RSSUdHRVJfQ0FNRVJBPW0KIyBDT05G SUdfTEVEU19UUklHR0VSX1BBTklDIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19UUklHR0VSX05F VERFViBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVFJJR0dFUl9QQVRURVJOIGlzIG5vdCBzZXQK Q09ORklHX0xFRFNfVFJJR0dFUl9BVURJTz1tCiMgQ09ORklHX0FDQ0VTU0lCSUxJVFkgaXMgbm90 IHNldApDT05GSUdfSU5GSU5JQkFORD1tCkNPTkZJR19JTkZJTklCQU5EX1VTRVJfTUFEPW0KQ09O RklHX0lORklOSUJBTkRfVVNFUl9BQ0NFU1M9bQojIENPTkZJR19JTkZJTklCQU5EX0VYUF9MRUdB Q1lfVkVSQlNfTkVXX1VBUEkgaXMgbm90IHNldApDT05GSUdfSU5GSU5JQkFORF9VU0VSX01FTT15 CkNPTkZJR19JTkZJTklCQU5EX09OX0RFTUFORF9QQUdJTkc9eQpDT05GSUdfSU5GSU5JQkFORF9B RERSX1RSQU5TPXkKQ09ORklHX0lORklOSUJBTkRfQUREUl9UUkFOU19DT05GSUdGUz15CiMgQ09O RklHX0lORklOSUJBTkRfTVRIQ0EgaXMgbm90IHNldAojIENPTkZJR19JTkZJTklCQU5EX0NYR0I0 IGlzIG5vdCBzZXQKIyBDT05GSUdfSU5GSU5JQkFORF9FRkEgaXMgbm90IHNldAojIENPTkZJR19J TkZJTklCQU5EX0k0MElXIGlzIG5vdCBzZXQKIyBDT05GSUdfTUxYNF9JTkZJTklCQU5EIGlzIG5v dCBzZXQKIyBDT05GSUdfSU5GSU5JQkFORF9PQ1JETUEgaXMgbm90IHNldAojIENPTkZJR19JTkZJ TklCQU5EX1ZNV0FSRV9QVlJETUEgaXMgbm90IHNldAojIENPTkZJR19JTkZJTklCQU5EX1VTTklD IGlzIG5vdCBzZXQKIyBDT05GSUdfSU5GSU5JQkFORF9CTlhUX1JFIGlzIG5vdCBzZXQKIyBDT05G SUdfSU5GSU5JQkFORF9RRURSIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5GSU5JQkFORF9SRE1BVlQg aXMgbm90IHNldApDT05GSUdfUkRNQV9SWEU9bQpDT05GSUdfUkRNQV9TSVc9bQpDT05GSUdfSU5G SU5JQkFORF9JUE9JQj1tCiMgQ09ORklHX0lORklOSUJBTkRfSVBPSUJfQ00gaXMgbm90IHNldApD T05GSUdfSU5GSU5JQkFORF9JUE9JQl9ERUJVRz15CiMgQ09ORklHX0lORklOSUJBTkRfSVBPSUJf REVCVUdfREFUQSBpcyBub3Qgc2V0CkNPTkZJR19JTkZJTklCQU5EX1NSUD1tCkNPTkZJR19JTkZJ TklCQU5EX1NSUFQ9bQojIENPTkZJR19JTkZJTklCQU5EX0lTRVIgaXMgbm90IHNldAojIENPTkZJ R19JTkZJTklCQU5EX0lTRVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5GSU5JQkFORF9PUEFfVk5J QyBpcyBub3Qgc2V0CkNPTkZJR19FREFDX0FUT01JQ19TQ1JVQj15CkNPTkZJR19FREFDX1NVUFBP UlQ9eQpDT05GSUdfRURBQz15CkNPTkZJR19FREFDX0xFR0FDWV9TWVNGUz15CiMgQ09ORklHX0VE QUNfREVCVUcgaXMgbm90IHNldApDT05GSUdfRURBQ19ERUNPREVfTUNFPW0KQ09ORklHX0VEQUNf R0hFUz15CkNPTkZJR19FREFDX0FNRDY0PW0KIyBDT05GSUdfRURBQ19BTUQ2NF9FUlJPUl9JTkpF Q1RJT04gaXMgbm90IHNldApDT05GSUdfRURBQ19FNzUyWD1tCkNPTkZJR19FREFDX0k4Mjk3NVg9 bQpDT05GSUdfRURBQ19JMzAwMD1tCkNPTkZJR19FREFDX0kzMjAwPW0KQ09ORklHX0VEQUNfSUUz MTIwMD1tCkNPTkZJR19FREFDX1gzOD1tCkNPTkZJR19FREFDX0k1NDAwPW0KQ09ORklHX0VEQUNf STdDT1JFPW0KQ09ORklHX0VEQUNfSTUwMDA9bQpDT05GSUdfRURBQ19JNTEwMD1tCkNPTkZJR19F REFDX0k3MzAwPW0KQ09ORklHX0VEQUNfU0JSSURHRT1tCkNPTkZJR19FREFDX1NLWD1tCiMgQ09O RklHX0VEQUNfSTEwTk0gaXMgbm90IHNldApDT05GSUdfRURBQ19QTkQyPW0KQ09ORklHX1JUQ19M SUI9eQpDT05GSUdfUlRDX01DMTQ2ODE4X0xJQj15CkNPTkZJR19SVENfQ0xBU1M9eQpDT05GSUdf UlRDX0hDVE9TWVM9eQpDT05GSUdfUlRDX0hDVE9TWVNfREVWSUNFPSJydGMwIgojIENPTkZJR19S VENfU1lTVE9IQyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJ R19SVENfTlZNRU09eQoKIwojIFJUQyBpbnRlcmZhY2VzCiMKQ09ORklHX1JUQ19JTlRGX1NZU0ZT PXkKQ09ORklHX1JUQ19JTlRGX1BST0M9eQpDT05GSUdfUlRDX0lOVEZfREVWPXkKIyBDT05GSUdf UlRDX0lOVEZfREVWX1VJRV9FTVVMIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9URVNUIGlz IG5vdCBzZXQKCiMKIyBJMkMgUlRDIGRyaXZlcnMKIwojIENPTkZJR19SVENfRFJWX0FCQjVaRVMz IGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9BQkVPWjkgaXMgbm90IHNldAojIENPTkZJR19S VENfRFJWX0FCWDgwWCBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX0RTMTMwNz1tCiMgQ09ORklH X1JUQ19EUlZfRFMxMzA3X0NFTlRVUlkgaXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9EUzEzNzQ9 bQojIENPTkZJR19SVENfRFJWX0RTMTM3NF9XRFQgaXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9E UzE2NzI9bQpDT05GSUdfUlRDX0RSVl9NQVg2OTAwPW0KQ09ORklHX1JUQ19EUlZfUlM1QzM3Mj1t CkNPTkZJR19SVENfRFJWX0lTTDEyMDg9bQpDT05GSUdfUlRDX0RSVl9JU0wxMjAyMj1tCkNPTkZJ R19SVENfRFJWX1gxMjA1PW0KQ09ORklHX1JUQ19EUlZfUENGODUyMz1tCiMgQ09ORklHX1JUQ19E UlZfUENGODUwNjMgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1BDRjg1MzYzIGlzIG5vdCBz ZXQKQ09ORklHX1JUQ19EUlZfUENGODU2Mz1tCkNPTkZJR19SVENfRFJWX1BDRjg1ODM9bQpDT05G SUdfUlRDX0RSVl9NNDFUODA9bQpDT05GSUdfUlRDX0RSVl9NNDFUODBfV0RUPXkKQ09ORklHX1JU Q19EUlZfQlEzMks9bQojIENPTkZJR19SVENfRFJWX1MzNTM5MEEgaXMgbm90IHNldApDT05GSUdf UlRDX0RSVl9GTTMxMzA9bQojIENPTkZJR19SVENfRFJWX1JYODAxMCBpcyBub3Qgc2V0CkNPTkZJ R19SVENfRFJWX1JYODU4MT1tCkNPTkZJR19SVENfRFJWX1JYODAyNT1tCkNPTkZJR19SVENfRFJW X0VNMzAyNz1tCiMgQ09ORklHX1JUQ19EUlZfUlYzMDI4IGlzIG5vdCBzZXQKIyBDT05GSUdfUlRD X0RSVl9SVjg4MDMgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1NEMzA3OCBpcyBub3Qgc2V0 CgojCiMgU1BJIFJUQyBkcml2ZXJzCiMKIyBDT05GSUdfUlRDX0RSVl9NNDFUOTMgaXMgbm90IHNl dAojIENPTkZJR19SVENfRFJWX000MVQ5NCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfRFMx MzAyIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzEzMDUgaXMgbm90IHNldAojIENPTkZJ R19SVENfRFJWX0RTMTM0MyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfRFMxMzQ3IGlzIG5v dCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzEzOTAgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJW X01BWDY5MTYgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1I5NzAxIGlzIG5vdCBzZXQKQ09O RklHX1JUQ19EUlZfUlg0NTgxPW0KIyBDT05GSUdfUlRDX0RSVl9SWDYxMTAgaXMgbm90IHNldAoj IENPTkZJR19SVENfRFJWX1JTNUMzNDggaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX01BWDY5 MDIgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1BDRjIxMjMgaXMgbm90IHNldAojIENPTkZJ R19SVENfRFJWX01DUDc5NSBpcyBub3Qgc2V0CkNPTkZJR19SVENfSTJDX0FORF9TUEk9eQoKIwoj IFNQSSBhbmQgSTJDIFJUQyBkcml2ZXJzCiMKQ09ORklHX1JUQ19EUlZfRFMzMjMyPW0KQ09ORklH X1JUQ19EUlZfRFMzMjMyX0hXTU9OPXkKIyBDT05GSUdfUlRDX0RSVl9QQ0YyMTI3IGlzIG5vdCBz ZXQKQ09ORklHX1JUQ19EUlZfUlYzMDI5QzI9bQpDT05GSUdfUlRDX0RSVl9SVjMwMjlfSFdNT049 eQoKIwojIFBsYXRmb3JtIFJUQyBkcml2ZXJzCiMKQ09ORklHX1JUQ19EUlZfQ01PUz15CkNPTkZJ R19SVENfRFJWX0RTMTI4Nj1tCkNPTkZJR19SVENfRFJWX0RTMTUxMT1tCkNPTkZJR19SVENfRFJW X0RTMTU1Mz1tCiMgQ09ORklHX1JUQ19EUlZfRFMxNjg1X0ZBTUlMWSBpcyBub3Qgc2V0CkNPTkZJ R19SVENfRFJWX0RTMTc0Mj1tCkNPTkZJR19SVENfRFJWX0RTMjQwND1tCkNPTkZJR19SVENfRFJW X1NUSzE3VEE4PW0KIyBDT05GSUdfUlRDX0RSVl9NNDhUODYgaXMgbm90IHNldApDT05GSUdfUlRD X0RSVl9NNDhUMzU9bQpDT05GSUdfUlRDX0RSVl9NNDhUNTk9bQpDT05GSUdfUlRDX0RSVl9NU002 MjQyPW0KQ09ORklHX1JUQ19EUlZfQlE0ODAyPW0KQ09ORklHX1JUQ19EUlZfUlA1QzAxPW0KQ09O RklHX1JUQ19EUlZfVjMwMjA9bQoKIwojIG9uLUNQVSBSVEMgZHJpdmVycwojCiMgQ09ORklHX1JU Q19EUlZfRlRSVEMwMTAgaXMgbm90IHNldAoKIwojIEhJRCBTZW5zb3IgUlRDIGRyaXZlcnMKIwoj IENPTkZJR19SVENfRFJWX0hJRF9TRU5TT1JfVElNRSBpcyBub3Qgc2V0CkNPTkZJR19ETUFERVZJ Q0VTPXkKIyBDT05GSUdfRE1BREVWSUNFU19ERUJVRyBpcyBub3Qgc2V0CgojCiMgRE1BIERldmlj ZXMKIwpDT05GSUdfRE1BX0VOR0lORT15CkNPTkZJR19ETUFfVklSVFVBTF9DSEFOTkVMUz15CkNP TkZJR19ETUFfQUNQST15CiMgQ09ORklHX0FMVEVSQV9NU0dETUEgaXMgbm90IHNldAojIENPTkZJ R19JTlRFTF9JRE1BNjQgaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9JRFhEIGlzIG5vdCBzZXQK Q09ORklHX0lOVEVMX0lPQVRETUE9bQojIENPTkZJR19QTFhfRE1BIGlzIG5vdCBzZXQKIyBDT05G SUdfUUNPTV9ISURNQV9NR01UIGlzIG5vdCBzZXQKIyBDT05GSUdfUUNPTV9ISURNQSBpcyBub3Qg c2V0CkNPTkZJR19EV19ETUFDX0NPUkU9eQpDT05GSUdfRFdfRE1BQz1tCkNPTkZJR19EV19ETUFD X1BDST15CiMgQ09ORklHX0RXX0VETUEgaXMgbm90IHNldAojIENPTkZJR19EV19FRE1BX1BDSUUg aXMgbm90IHNldApDT05GSUdfSFNVX0RNQT15CiMgQ09ORklHX1NGX1BETUEgaXMgbm90IHNldAoK IwojIERNQSBDbGllbnRzCiMKQ09ORklHX0FTWU5DX1RYX0RNQT15CiMgQ09ORklHX0RNQVRFU1Qg aXMgbm90IHNldApDT05GSUdfRE1BX0VOR0lORV9SQUlEPXkKCiMKIyBETUFCVUYgb3B0aW9ucwoj CkNPTkZJR19TWU5DX0ZJTEU9eQpDT05GSUdfU1dfU1lOQz15CiMgQ09ORklHX1VETUFCVUYgaXMg bm90IHNldAojIENPTkZJR19ETUFCVUZfU0VMRlRFU1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfRE1B QlVGX0hFQVBTIGlzIG5vdCBzZXQKIyBlbmQgb2YgRE1BQlVGIG9wdGlvbnMKCkNPTkZJR19EQ0E9 bQpDT05GSUdfQVVYRElTUExBWT15CiMgQ09ORklHX0hENDQ3ODAgaXMgbm90IHNldApDT05GSUdf S1MwMTA4PW0KQ09ORklHX0tTMDEwOF9QT1JUPTB4Mzc4CkNPTkZJR19LUzAxMDhfREVMQVk9MgpD T05GSUdfQ0ZBRzEyODY0Qj1tCkNPTkZJR19DRkFHMTI4NjRCX1JBVEU9MjAKIyBDT05GSUdfSU1H X0FTQ0lJX0xDRCBpcyBub3Qgc2V0CiMgQ09ORklHX1BBUlBPUlRfUEFORUwgaXMgbm90IHNldAoj IENPTkZJR19DSEFSTENEX0JMX09GRiBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJMQ0RfQkxfT04g aXMgbm90IHNldApDT05GSUdfQ0hBUkxDRF9CTF9GTEFTSD15CiMgQ09ORklHX1BBTkVMIGlzIG5v dCBzZXQKQ09ORklHX1VJTz1tCkNPTkZJR19VSU9fQ0lGPW0KQ09ORklHX1VJT19QRFJWX0dFTklS UT1tCiMgQ09ORklHX1VJT19ETUVNX0dFTklSUSBpcyBub3Qgc2V0CkNPTkZJR19VSU9fQUVDPW0K Q09ORklHX1VJT19TRVJDT1MzPW0KQ09ORklHX1VJT19QQ0lfR0VORVJJQz1tCiMgQ09ORklHX1VJ T19ORVRYIGlzIG5vdCBzZXQKIyBDT05GSUdfVUlPX1BSVVNTIGlzIG5vdCBzZXQKIyBDT05GSUdf VUlPX01GNjI0IGlzIG5vdCBzZXQKQ09ORklHX1VJT19IVl9HRU5FUklDPW0KQ09ORklHX1ZGSU9f SU9NTVVfVFlQRTE9bQpDT05GSUdfVkZJT19WSVJRRkQ9bQpDT05GSUdfVkZJTz1tCkNPTkZJR19W RklPX05PSU9NTVU9eQpDT05GSUdfVkZJT19QQ0k9bQojIENPTkZJR19WRklPX1BDSV9WR0EgaXMg bm90IHNldApDT05GSUdfVkZJT19QQ0lfTU1BUD15CkNPTkZJR19WRklPX1BDSV9JTlRYPXkKIyBD T05GSUdfVkZJT19QQ0lfSUdEIGlzIG5vdCBzZXQKQ09ORklHX1ZGSU9fTURFVj1tCkNPTkZJR19W RklPX01ERVZfREVWSUNFPW0KQ09ORklHX0lSUV9CWVBBU1NfTUFOQUdFUj1tCiMgQ09ORklHX1ZJ UlRfRFJJVkVSUyBpcyBub3Qgc2V0CkNPTkZJR19WSVJUSU89eQpDT05GSUdfVklSVElPX01FTlU9 eQpDT05GSUdfVklSVElPX1BDST15CkNPTkZJR19WSVJUSU9fUENJX0xFR0FDWT15CiMgQ09ORklH X1ZJUlRJT19QTUVNIGlzIG5vdCBzZXQKQ09ORklHX1ZJUlRJT19CQUxMT09OPXkKQ09ORklHX1ZJ UlRJT19JTlBVVD1tCiMgQ09ORklHX1ZJUlRJT19NTUlPIGlzIG5vdCBzZXQKCiMKIyBNaWNyb3Nv ZnQgSHlwZXItViBndWVzdCBzdXBwb3J0CiMKQ09ORklHX0hZUEVSVj1tCkNPTkZJR19IWVBFUlZf VElNRVI9eQpDT05GSUdfSFlQRVJWX1VUSUxTPW0KQ09ORklHX0hZUEVSVl9CQUxMT09OPW0KIyBl bmQgb2YgTWljcm9zb2Z0IEh5cGVyLVYgZ3Vlc3Qgc3VwcG9ydAoKIwojIFhlbiBkcml2ZXIgc3Vw cG9ydAojCkNPTkZJR19YRU5fQkFMTE9PTj15CiMgQ09ORklHX1hFTl9CQUxMT09OX01FTU9SWV9I T1RQTFVHIGlzIG5vdCBzZXQKQ09ORklHX1hFTl9TQ1JVQl9QQUdFU19ERUZBVUxUPXkKQ09ORklH X1hFTl9ERVZfRVZUQ0hOPW0KIyBDT05GSUdfWEVOX0JBQ0tFTkQgaXMgbm90IHNldApDT05GSUdf WEVORlM9bQpDT05GSUdfWEVOX0NPTVBBVF9YRU5GUz15CkNPTkZJR19YRU5fU1lTX0hZUEVSVklT T1I9eQpDT05GSUdfWEVOX1hFTkJVU19GUk9OVEVORD15CiMgQ09ORklHX1hFTl9HTlRERVYgaXMg bm90IHNldAojIENPTkZJR19YRU5fR1JBTlRfREVWX0FMTE9DIGlzIG5vdCBzZXQKIyBDT05GSUdf WEVOX0dSQU5UX0RNQV9BTExPQyBpcyBub3Qgc2V0CkNPTkZJR19TV0lPVExCX1hFTj15CiMgQ09O RklHX1hFTl9QVkNBTExTX0ZST05URU5EIGlzIG5vdCBzZXQKQ09ORklHX1hFTl9QUklWQ01EPW0K Q09ORklHX1hFTl9IQVZFX1BWTU1VPXkKQ09ORklHX1hFTl9FRkk9eQpDT05GSUdfWEVOX0FVVE9f WExBVEU9eQpDT05GSUdfWEVOX0FDUEk9eQpDT05GSUdfWEVOX0hBVkVfVlBNVT15CiMgZW5kIG9m IFhlbiBkcml2ZXIgc3VwcG9ydAoKIyBDT05GSUdfR1JFWUJVUyBpcyBub3Qgc2V0CkNPTkZJR19T VEFHSU5HPXkKIyBDT05GSUdfUFJJU00yX1VTQiBpcyBub3Qgc2V0CiMgQ09ORklHX0NPTUVESSBp cyBub3Qgc2V0CiMgQ09ORklHX1JUTDgxOTJVIGlzIG5vdCBzZXQKQ09ORklHX1JUTExJQj1tCkNP TkZJR19SVExMSUJfQ1JZUFRPX0NDTVA9bQpDT05GSUdfUlRMTElCX0NSWVBUT19US0lQPW0KQ09O RklHX1JUTExJQl9DUllQVE9fV0VQPW0KQ09ORklHX1JUTDgxOTJFPW0KIyBDT05GSUdfUlRMODcy M0JTIGlzIG5vdCBzZXQKQ09ORklHX1I4NzEyVT1tCiMgQ09ORklHX1I4MTg4RVUgaXMgbm90IHNl dAojIENPTkZJR19SVFM1MjA4IGlzIG5vdCBzZXQKIyBDT05GSUdfVlQ2NjU1IGlzIG5vdCBzZXQK IyBDT05GSUdfVlQ2NjU2IGlzIG5vdCBzZXQKCiMKIyBJSU8gc3RhZ2luZyBkcml2ZXJzCiMKCiMK IyBBY2NlbGVyb21ldGVycwojCiMgQ09ORklHX0FESVMxNjIwMyBpcyBub3Qgc2V0CiMgQ09ORklH X0FESVMxNjI0MCBpcyBub3Qgc2V0CiMgZW5kIG9mIEFjY2VsZXJvbWV0ZXJzCgojCiMgQW5hbG9n IHRvIGRpZ2l0YWwgY29udmVydGVycwojCiMgQ09ORklHX0FENzgxNiBpcyBub3Qgc2V0CiMgQ09O RklHX0FENzI4MCBpcyBub3Qgc2V0CiMgZW5kIG9mIEFuYWxvZyB0byBkaWdpdGFsIGNvbnZlcnRl cnMKCiMKIyBBbmFsb2cgZGlnaXRhbCBiaS1kaXJlY3Rpb24gY29udmVydGVycwojCiMgQ09ORklH X0FEVDczMTYgaXMgbm90IHNldAojIGVuZCBvZiBBbmFsb2cgZGlnaXRhbCBiaS1kaXJlY3Rpb24g Y29udmVydGVycwoKIwojIENhcGFjaXRhbmNlIHRvIGRpZ2l0YWwgY29udmVydGVycwojCiMgQ09O RklHX0FENzE1MCBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzc0NiBpcyBub3Qgc2V0CiMgZW5kIG9m IENhcGFjaXRhbmNlIHRvIGRpZ2l0YWwgY29udmVydGVycwoKIwojIERpcmVjdCBEaWdpdGFsIFN5 bnRoZXNpcwojCiMgQ09ORklHX0FEOTgzMiBpcyBub3Qgc2V0CiMgQ09ORklHX0FEOTgzNCBpcyBu b3Qgc2V0CiMgZW5kIG9mIERpcmVjdCBEaWdpdGFsIFN5bnRoZXNpcwoKIwojIE5ldHdvcmsgQW5h bHl6ZXIsIEltcGVkYW5jZSBDb252ZXJ0ZXJzCiMKIyBDT05GSUdfQUQ1OTMzIGlzIG5vdCBzZXQK IyBlbmQgb2YgTmV0d29yayBBbmFseXplciwgSW1wZWRhbmNlIENvbnZlcnRlcnMKCiMKIyBBY3Rp dmUgZW5lcmd5IG1ldGVyaW5nIElDCiMKIyBDT05GSUdfQURFNzg1NCBpcyBub3Qgc2V0CiMgZW5k IG9mIEFjdGl2ZSBlbmVyZ3kgbWV0ZXJpbmcgSUMKCiMKIyBSZXNvbHZlciB0byBkaWdpdGFsIGNv bnZlcnRlcnMKIwojIENPTkZJR19BRDJTMTIxMCBpcyBub3Qgc2V0CiMgZW5kIG9mIFJlc29sdmVy IHRvIGRpZ2l0YWwgY29udmVydGVycwojIGVuZCBvZiBJSU8gc3RhZ2luZyBkcml2ZXJzCgojIENP TkZJR19GQl9TTTc1MCBpcyBub3Qgc2V0CgojCiMgU3BlYWt1cCBjb25zb2xlIHNwZWVjaAojCiMg Q09ORklHX1NQRUFLVVAgaXMgbm90IHNldAojIGVuZCBvZiBTcGVha3VwIGNvbnNvbGUgc3BlZWNo CgojIENPTkZJR19TVEFHSU5HX01FRElBIGlzIG5vdCBzZXQKCiMKIyBBbmRyb2lkCiMKIyBDT05G SUdfQVNITUVNIGlzIG5vdCBzZXQKQ09ORklHX0lPTj15CkNPTkZJR19JT05fU1lTVEVNX0hFQVA9 eQojIENPTkZJR19JT05fQ01BX0hFQVAgaXMgbm90IHNldAojIGVuZCBvZiBBbmRyb2lkCgojIENP TkZJR19MVEVfR0RNNzI0WCBpcyBub3Qgc2V0CkNPTkZJR19GSVJFV0lSRV9TRVJJQUw9bQpDT05G SUdfRldUVFlfTUFYX1RPVEFMX1BPUlRTPTY0CkNPTkZJR19GV1RUWV9NQVhfQ0FSRF9QT1JUUz0z MgojIENPTkZJR19HU19GUEdBQk9PVCBpcyBub3Qgc2V0CiMgQ09ORklHX1VOSVNZU1NQQVIgaXMg bm90IHNldAojIENPTkZJR19GQl9URlQgaXMgbm90IHNldAojIENPTkZJR19XSUxDMTAwMF9TRElP IGlzIG5vdCBzZXQKIyBDT05GSUdfV0lMQzEwMDBfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfS1M3 MDEwIGlzIG5vdCBzZXQKIyBDT05GSUdfUEk0MzMgaXMgbm90IHNldAoKIwojIEdhc2tldCBkZXZp Y2VzCiMKIyBDT05GSUdfU1RBR0lOR19HQVNLRVRfRlJBTUVXT1JLIGlzIG5vdCBzZXQKIyBlbmQg b2YgR2Fza2V0IGRldmljZXMKCiMgQ09ORklHX0ZJRUxEQlVTX0RFViBpcyBub3Qgc2V0CiMgQ09O RklHX0tQQzIwMDAgaXMgbm90IHNldApDT05GSUdfUUxHRT1tCiMgQ09ORklHX1dGWCBpcyBub3Qg c2V0CkNPTkZJR19YODZfUExBVEZPUk1fREVWSUNFUz15CkNPTkZJR19BQ1BJX1dNST1tCkNPTkZJ R19XTUlfQk1PRj1tCiMgQ09ORklHX0FMSUVOV0FSRV9XTUkgaXMgbm90IHNldAojIENPTkZJR19I VUFXRUlfV01JIGlzIG5vdCBzZXQKQ09ORklHX0lOVEVMX1dNSV9USFVOREVSQk9MVD1tCkNPTkZJ R19NWE1fV01JPW0KIyBDT05GSUdfUEVBUV9XTUkgaXMgbm90IHNldAojIENPTkZJR19YSUFPTUlf V01JIGlzIG5vdCBzZXQKQ09ORklHX0FDRVJIREY9bQojIENPTkZJR19BQ0VSX1dJUkVMRVNTIGlz IG5vdCBzZXQKQ09ORklHX0FDRVJfV01JPW0KQ09ORklHX0FQUExFX0dNVVg9bQpDT05GSUdfQVNV U19MQVBUT1A9bQojIENPTkZJR19BU1VTX1dJUkVMRVNTIGlzIG5vdCBzZXQKQ09ORklHX0FTVVNf V01JPW0KQ09ORklHX0FTVVNfTkJfV01JPW0KQ09ORklHX0VFRVBDX0xBUFRPUD1tCkNPTkZJR19F RUVQQ19XTUk9bQpDT05GSUdfRENEQkFTPW0KQ09ORklHX0RFTExfU01CSU9TPW0KQ09ORklHX0RF TExfU01CSU9TX1dNST15CkNPTkZJR19ERUxMX1NNQklPU19TTU09eQpDT05GSUdfREVMTF9MQVBU T1A9bQpDT05GSUdfREVMTF9SQlROPW0KQ09ORklHX0RFTExfUkJVPW0KQ09ORklHX0RFTExfU01P ODgwMD1tCkNPTkZJR19ERUxMX1dNST1tCkNPTkZJR19ERUxMX1dNSV9ERVNDUklQVE9SPW0KQ09O RklHX0RFTExfV01JX0FJTz1tCiMgQ09ORklHX0RFTExfV01JX0xFRCBpcyBub3Qgc2V0CkNPTkZJ R19BTUlMT19SRktJTEw9bQpDT05GSUdfRlVKSVRTVV9MQVBUT1A9bQpDT05GSUdfRlVKSVRTVV9U QUJMRVQ9bQojIENPTkZJR19HUERfUE9DS0VUX0ZBTiBpcyBub3Qgc2V0CkNPTkZJR19IUF9BQ0NF TD1tCkNPTkZJR19IUF9XSVJFTEVTUz1tCkNPTkZJR19IUF9XTUk9bQojIENPTkZJR19JQk1fUlRM IGlzIG5vdCBzZXQKQ09ORklHX0lERUFQQURfTEFQVE9QPW0KQ09ORklHX1NFTlNPUlNfSERBUFM9 bQpDT05GSUdfVEhJTktQQURfQUNQST1tCkNPTkZJR19USElOS1BBRF9BQ1BJX0FMU0FfU1VQUE9S VD15CiMgQ09ORklHX1RISU5LUEFEX0FDUElfREVCVUdGQUNJTElUSUVTIGlzIG5vdCBzZXQKIyBD T05GSUdfVEhJTktQQURfQUNQSV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX1RISU5LUEFEX0FD UElfVU5TQUZFX0xFRFMgaXMgbm90IHNldApDT05GSUdfVEhJTktQQURfQUNQSV9WSURFTz15CkNP TkZJR19USElOS1BBRF9BQ1BJX0hPVEtFWV9QT0xMPXkKIyBDT05GSUdfSU5URUxfQVRPTUlTUDJf UE0gaXMgbm90IHNldApDT05GSUdfSU5URUxfSElEX0VWRU5UPW0KIyBDT05GSUdfSU5URUxfSU5U MDAwMl9WR1BJTyBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX01FTkxPVyBpcyBub3Qgc2V0CkNP TkZJR19JTlRFTF9PQUtUUkFJTD1tCkNPTkZJR19JTlRFTF9WQlROPW0KIyBDT05GSUdfU1VSRkFD RTNfV01JIGlzIG5vdCBzZXQKIyBDT05GSUdfU1VSRkFDRV8zX1BPV0VSX09QUkVHSU9OIGlzIG5v dCBzZXQKIyBDT05GSUdfU1VSRkFDRV9QUk8zX0JVVFRPTiBpcyBub3Qgc2V0CkNPTkZJR19NU0lf TEFQVE9QPW0KQ09ORklHX01TSV9XTUk9bQojIENPTkZJR19QQ0VOR0lORVNfQVBVMiBpcyBub3Qg c2V0CkNPTkZJR19TQU1TVU5HX0xBUFRPUD1tCkNPTkZJR19TQU1TVU5HX1ExMD1tCkNPTkZJR19B Q1BJX1RPU0hJQkE9bQpDT05GSUdfVE9TSElCQV9CVF9SRktJTEw9bQojIENPTkZJR19UT1NISUJB X0hBUFMgaXMgbm90IHNldAojIENPTkZJR19UT1NISUJBX1dNSSBpcyBub3Qgc2V0CkNPTkZJR19B Q1BJX0NNUEM9bQpDT05GSUdfQ09NUEFMX0xBUFRPUD1tCiMgQ09ORklHX0xHX0xBUFRPUCBpcyBu b3Qgc2V0CkNPTkZJR19QQU5BU09OSUNfTEFQVE9QPW0KQ09ORklHX1NPTllfTEFQVE9QPW0KQ09O RklHX1NPTllQSV9DT01QQVQ9eQojIENPTkZJR19TWVNURU03Nl9BQ1BJIGlzIG5vdCBzZXQKQ09O RklHX1RPUFNUQVJfTEFQVE9QPW0KIyBDT05GSUdfSTJDX01VTFRJX0lOU1RBTlRJQVRFIGlzIG5v dCBzZXQKIyBDT05GSUdfTUxYX1BMQVRGT1JNIGlzIG5vdCBzZXQKQ09ORklHX0lOVEVMX0lQUz1t CiMgQ09ORklHX0lOVEVMX1JTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX1NNQVJUQ09OTkVD VCBpcyBub3Qgc2V0CgojCiMgSW50ZWwgU3BlZWQgU2VsZWN0IFRlY2hub2xvZ3kgaW50ZXJmYWNl IHN1cHBvcnQKIwojIENPTkZJR19JTlRFTF9TUEVFRF9TRUxFQ1RfSU5URVJGQUNFIGlzIG5vdCBz ZXQKIyBlbmQgb2YgSW50ZWwgU3BlZWQgU2VsZWN0IFRlY2hub2xvZ3kgaW50ZXJmYWNlIHN1cHBv cnQKCiMgQ09ORklHX0lOVEVMX1RVUkJPX01BWF8zIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5URUxf VU5DT1JFX0ZSRVFfQ09OVFJPTCBpcyBub3Qgc2V0CkNPTkZJR19JTlRFTF9QTUNfQ09SRT1tCiMg Q09ORklHX0lOVEVMX1BNQ19JUEMgaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9QVU5JVF9JUEMg aXMgbm90IHNldApDT05GSUdfUE1DX0FUT009eQojIENPTkZJR19NRkRfQ1JPU19FQyBpcyBub3Qg c2V0CiMgQ09ORklHX0NIUk9NRV9QTEFURk9STVMgaXMgbm90IHNldAojIENPTkZJR19NRUxMQU5P WF9QTEFURk9STSBpcyBub3Qgc2V0CkNPTkZJR19DTEtERVZfTE9PS1VQPXkKQ09ORklHX0hBVkVf Q0xLX1BSRVBBUkU9eQpDT05GSUdfQ09NTU9OX0NMSz15CgojCiMgQ29tbW9uIENsb2NrIEZyYW1l d29yawojCiMgQ09ORklHX0NPTU1PTl9DTEtfTUFYOTQ4NSBpcyBub3Qgc2V0CiMgQ09ORklHX0NP TU1PTl9DTEtfU0k1MzQxIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NMS19TSTUzNTEgaXMg bm90IHNldAojIENPTkZJR19DT01NT05fQ0xLX1NJNTQ0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ09N TU9OX0NMS19DRENFNzA2IGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NMS19DUzIwMDBfQ1Ag aXMgbm90IHNldAojIENPTkZJR19DT01NT05fQ0xLX1BXTSBpcyBub3Qgc2V0CiMgZW5kIG9mIENv bW1vbiBDbG9jayBGcmFtZXdvcmsKCiMgQ09ORklHX0hXU1BJTkxPQ0sgaXMgbm90IHNldAoKIwoj IENsb2NrIFNvdXJjZSBkcml2ZXJzCiMKQ09ORklHX0NMS0VWVF9JODI1Mz15CkNPTkZJR19JODI1 M19MT0NLPXkKQ09ORklHX0NMS0JMRF9JODI1Mz15CiMgZW5kIG9mIENsb2NrIFNvdXJjZSBkcml2 ZXJzCgpDT05GSUdfTUFJTEJPWD15CkNPTkZJR19QQ0M9eQojIENPTkZJR19BTFRFUkFfTUJPWCBp cyBub3Qgc2V0CkNPTkZJR19JT01NVV9JT1ZBPXkKQ09ORklHX0lPTU1VX0FQST15CkNPTkZJR19J T01NVV9TVVBQT1JUPXkKCiMKIyBHZW5lcmljIElPTU1VIFBhZ2V0YWJsZSBTdXBwb3J0CiMKIyBl bmQgb2YgR2VuZXJpYyBJT01NVSBQYWdldGFibGUgU3VwcG9ydAoKIyBDT05GSUdfSU9NTVVfREVC VUdGUyBpcyBub3Qgc2V0CiMgQ09ORklHX0lPTU1VX0RFRkFVTFRfUEFTU1RIUk9VR0ggaXMgbm90 IHNldApDT05GSUdfSU9NTVVfRE1BPXkKQ09ORklHX0FNRF9JT01NVT15CkNPTkZJR19BTURfSU9N TVVfVjI9bQpDT05GSUdfRE1BUl9UQUJMRT15CkNPTkZJR19JTlRFTF9JT01NVT15CiMgQ09ORklH X0lOVEVMX0lPTU1VX1NWTSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX0lPTU1VX0RFRkFVTFRf T04gaXMgbm90IHNldApDT05GSUdfSU5URUxfSU9NTVVfRkxPUFBZX1dBPXkKIyBDT05GSUdfSU5U RUxfSU9NTVVfU0NBTEFCTEVfTU9ERV9ERUZBVUxUX09OIGlzIG5vdCBzZXQKQ09ORklHX0lSUV9S RU1BUD15CkNPTkZJR19IWVBFUlZfSU9NTVU9eQoKIwojIFJlbW90ZXByb2MgZHJpdmVycwojCiMg Q09ORklHX1JFTU9URVBST0MgaXMgbm90IHNldAojIGVuZCBvZiBSZW1vdGVwcm9jIGRyaXZlcnMK CiMKIyBScG1zZyBkcml2ZXJzCiMKIyBDT05GSUdfUlBNU0dfUUNPTV9HTElOS19SUE0gaXMgbm90 IHNldAojIENPTkZJR19SUE1TR19WSVJUSU8gaXMgbm90IHNldAojIGVuZCBvZiBScG1zZyBkcml2 ZXJzCgojIENPTkZJR19TT1VORFdJUkUgaXMgbm90IHNldAoKIwojIFNPQyAoU3lzdGVtIE9uIENo aXApIHNwZWNpZmljIERyaXZlcnMKIwoKIwojIEFtbG9naWMgU29DIGRyaXZlcnMKIwojIGVuZCBv ZiBBbWxvZ2ljIFNvQyBkcml2ZXJzCgojCiMgQXNwZWVkIFNvQyBkcml2ZXJzCiMKIyBlbmQgb2Yg QXNwZWVkIFNvQyBkcml2ZXJzCgojCiMgQnJvYWRjb20gU29DIGRyaXZlcnMKIwojIGVuZCBvZiBC cm9hZGNvbSBTb0MgZHJpdmVycwoKIwojIE5YUC9GcmVlc2NhbGUgUW9ySVEgU29DIGRyaXZlcnMK IwojIGVuZCBvZiBOWFAvRnJlZXNjYWxlIFFvcklRIFNvQyBkcml2ZXJzCgojCiMgaS5NWCBTb0Mg ZHJpdmVycwojCiMgZW5kIG9mIGkuTVggU29DIGRyaXZlcnMKCiMKIyBRdWFsY29tbSBTb0MgZHJp dmVycwojCiMgZW5kIG9mIFF1YWxjb21tIFNvQyBkcml2ZXJzCgojIENPTkZJR19TT0NfVEkgaXMg bm90IHNldAoKIwojIFhpbGlueCBTb0MgZHJpdmVycwojCiMgQ09ORklHX1hJTElOWF9WQ1UgaXMg bm90IHNldAojIGVuZCBvZiBYaWxpbnggU29DIGRyaXZlcnMKIyBlbmQgb2YgU09DIChTeXN0ZW0g T24gQ2hpcCkgc3BlY2lmaWMgRHJpdmVycwoKQ09ORklHX1BNX0RFVkZSRVE9eQoKIwojIERFVkZS RVEgR292ZXJub3JzCiMKQ09ORklHX0RFVkZSRVFfR09WX1NJTVBMRV9PTkRFTUFORD1tCiMgQ09O RklHX0RFVkZSRVFfR09WX1BFUkZPUk1BTkNFIGlzIG5vdCBzZXQKIyBDT05GSUdfREVWRlJFUV9H T1ZfUE9XRVJTQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfREVWRlJFUV9HT1ZfVVNFUlNQQUNFIGlz IG5vdCBzZXQKIyBDT05GSUdfREVWRlJFUV9HT1ZfUEFTU0lWRSBpcyBub3Qgc2V0CgojCiMgREVW RlJFUSBEcml2ZXJzCiMKIyBDT05GSUdfUE1fREVWRlJFUV9FVkVOVCBpcyBub3Qgc2V0CiMgQ09O RklHX0VYVENPTiBpcyBub3Qgc2V0CiMgQ09ORklHX01FTU9SWSBpcyBub3Qgc2V0CkNPTkZJR19J SU89eQpDT05GSUdfSUlPX0JVRkZFUj15CkNPTkZJR19JSU9fQlVGRkVSX0NCPXkKIyBDT05GSUdf SUlPX0JVRkZFUl9IV19DT05TVU1FUiBpcyBub3Qgc2V0CkNPTkZJR19JSU9fS0ZJRk9fQlVGPXkK Q09ORklHX0lJT19UUklHR0VSRURfQlVGRkVSPW0KIyBDT05GSUdfSUlPX0NPTkZJR0ZTIGlzIG5v dCBzZXQKQ09ORklHX0lJT19UUklHR0VSPXkKQ09ORklHX0lJT19DT05TVU1FUlNfUEVSX1RSSUdH RVI9MgojIENPTkZJR19JSU9fU1dfREVWSUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfSUlPX1NXX1RS SUdHRVIgaXMgbm90IHNldAoKIwojIEFjY2VsZXJvbWV0ZXJzCiMKIyBDT05GSUdfQURJUzE2MjAx IGlzIG5vdCBzZXQKIyBDT05GSUdfQURJUzE2MjA5IGlzIG5vdCBzZXQKIyBDT05GSUdfQURYTDM0 NV9JMkMgaXMgbm90IHNldAojIENPTkZJR19BRFhMMzQ1X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklH X0FEWEwzNzJfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfQURYTDM3Ml9JMkMgaXMgbm90IHNldAoj IENPTkZJR19CTUExODAgaXMgbm90IHNldAojIENPTkZJR19CTUEyMjAgaXMgbm90IHNldAojIENP TkZJR19CTUE0MDAgaXMgbm90IHNldAojIENPTkZJR19CTUMxNTBfQUNDRUwgaXMgbm90IHNldAoj IENPTkZJR19EQTI4MCBpcyBub3Qgc2V0CiMgQ09ORklHX0RBMzExIGlzIG5vdCBzZXQKIyBDT05G SUdfRE1BUkQwOSBpcyBub3Qgc2V0CiMgQ09ORklHX0RNQVJEMTAgaXMgbm90IHNldApDT05GSUdf SElEX1NFTlNPUl9BQ0NFTF8zRD1tCiMgQ09ORklHX0lJT19TVF9BQ0NFTF8zQVhJUyBpcyBub3Qg c2V0CiMgQ09ORklHX0tYU0Q5IGlzIG5vdCBzZXQKIyBDT05GSUdfS1hDSksxMDEzIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUMzMjMwIGlzIG5vdCBzZXQKIyBDT05GSUdfTU1BNzQ1NV9JMkMgaXMgbm90 IHNldAojIENPTkZJR19NTUE3NDU1X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX01NQTc2NjAgaXMg bm90IHNldAojIENPTkZJR19NTUE4NDUyIGlzIG5vdCBzZXQKIyBDT05GSUdfTU1BOTU1MSBpcyBu b3Qgc2V0CiMgQ09ORklHX01NQTk1NTMgaXMgbm90IHNldAojIENPTkZJR19NWEM0MDA1IGlzIG5v dCBzZXQKIyBDT05GSUdfTVhDNjI1NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NDQTMwMDAgaXMgbm90 IHNldAojIENPTkZJR19TVEs4MzEyIGlzIG5vdCBzZXQKIyBDT05GSUdfU1RLOEJBNTAgaXMgbm90 IHNldAojIGVuZCBvZiBBY2NlbGVyb21ldGVycwoKIwojIEFuYWxvZyB0byBkaWdpdGFsIGNvbnZl cnRlcnMKIwojIENPTkZJR19BRDcwOTFSNSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzEyNCBpcyBu b3Qgc2V0CiMgQ09ORklHX0FENzE5MiBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzI2NiBpcyBub3Qg c2V0CiMgQ09ORklHX0FENzI5MSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzI5MiBpcyBub3Qgc2V0 CiMgQ09ORklHX0FENzI5OCBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzQ3NiBpcyBub3Qgc2V0CiMg Q09ORklHX0FENzYwNl9JRkFDRV9QQVJBTExFTCBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzYwNl9J RkFDRV9TUEkgaXMgbm90IHNldAojIENPTkZJR19BRDc3NjYgaXMgbm90IHNldAojIENPTkZJR19B RDc3NjhfMSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzc4MCBpcyBub3Qgc2V0CiMgQ09ORklHX0FE Nzc5MSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzc5MyBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzg4 NyBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzkyMyBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzk0OSBp cyBub3Qgc2V0CiMgQ09ORklHX0FENzk5WCBpcyBub3Qgc2V0CiMgQ09ORklHX0hJODQzNSBpcyBu b3Qgc2V0CiMgQ09ORklHX0hYNzExIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5BMlhYX0FEQyBpcyBu b3Qgc2V0CiMgQ09ORklHX0xUQzI0NzEgaXMgbm90IHNldAojIENPTkZJR19MVEMyNDg1IGlzIG5v dCBzZXQKIyBDT05GSUdfTFRDMjQ5NiBpcyBub3Qgc2V0CiMgQ09ORklHX0xUQzI0OTcgaXMgbm90 IHNldAojIENPTkZJR19NQVgxMDI3IGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYMTExMDAgaXMgbm90 IHNldAojIENPTkZJR19NQVgxMTE4IGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYMTM2MyBpcyBub3Qg c2V0CiMgQ09ORklHX01BWDk2MTEgaXMgbm90IHNldAojIENPTkZJR19NQ1AzMjBYIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUNQMzQyMiBpcyBub3Qgc2V0CiMgQ09ORklHX01DUDM5MTEgaXMgbm90IHNl dAojIENPTkZJR19OQVU3ODAyIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURDMDgxQyBpcyBub3Qg c2V0CiMgQ09ORklHX1RJX0FEQzA4MzIgaXMgbm90IHNldAojIENPTkZJR19USV9BREMwODRTMDIx IGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURDMTIxMzggaXMgbm90IHNldAojIENPTkZJR19USV9B REMxMDhTMTAyIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURDMTI4UzA1MiBpcyBub3Qgc2V0CiMg Q09ORklHX1RJX0FEQzE2MVM2MjYgaXMgbm90IHNldAojIENPTkZJR19USV9BRFMxMDE1IGlzIG5v dCBzZXQKIyBDT05GSUdfVElfQURTNzk1MCBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX1RMQzQ1NDEg aXMgbm90IHNldAojIENPTkZJR19WSVBFUkJPQVJEX0FEQyBpcyBub3Qgc2V0CiMgQ09ORklHX1hJ TElOWF9YQURDIGlzIG5vdCBzZXQKIyBlbmQgb2YgQW5hbG9nIHRvIGRpZ2l0YWwgY29udmVydGVy cwoKIwojIEFuYWxvZyBGcm9udCBFbmRzCiMKIyBlbmQgb2YgQW5hbG9nIEZyb250IEVuZHMKCiMK IyBBbXBsaWZpZXJzCiMKIyBDT05GSUdfQUQ4MzY2IGlzIG5vdCBzZXQKIyBDT05GSUdfSE1DNDI1 IGlzIG5vdCBzZXQKIyBlbmQgb2YgQW1wbGlmaWVycwoKIwojIENoZW1pY2FsIFNlbnNvcnMKIwoj IENPTkZJR19BVExBU19QSF9TRU5TT1IgaXMgbm90IHNldAojIENPTkZJR19CTUU2ODAgaXMgbm90 IHNldAojIENPTkZJR19DQ1M4MTEgaXMgbm90IHNldAojIENPTkZJR19JQVFDT1JFIGlzIG5vdCBz ZXQKIyBDT05GSUdfU0VOU0lSSU9OX1NHUDMwIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BTMzAgaXMg bm90IHNldAojIENPTkZJR19WWjg5WCBpcyBub3Qgc2V0CiMgZW5kIG9mIENoZW1pY2FsIFNlbnNv cnMKCiMKIyBIaWQgU2Vuc29yIElJTyBDb21tb24KIwpDT05GSUdfSElEX1NFTlNPUl9JSU9fQ09N TU9OPW0KQ09ORklHX0hJRF9TRU5TT1JfSUlPX1RSSUdHRVI9bQojIGVuZCBvZiBIaWQgU2Vuc29y IElJTyBDb21tb24KCiMKIyBTU1AgU2Vuc29yIENvbW1vbgojCiMgQ09ORklHX0lJT19TU1BfU0VO U09SSFVCIGlzIG5vdCBzZXQKIyBlbmQgb2YgU1NQIFNlbnNvciBDb21tb24KCiMKIyBEaWdpdGFs IHRvIGFuYWxvZyBjb252ZXJ0ZXJzCiMKIyBDT05GSUdfQUQ1MDY0IGlzIG5vdCBzZXQKIyBDT05G SUdfQUQ1MzYwIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1MzgwIGlzIG5vdCBzZXQKIyBDT05GSUdf QUQ1NDIxIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NDQ2IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1 NDQ5IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NTkyUiBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTU5 M1IgaXMgbm90IHNldAojIENPTkZJR19BRDU1MDQgaXMgbm90IHNldAojIENPTkZJR19BRDU2MjRS X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTY4Nl9TUEkgaXMgbm90IHNldAojIENPTkZJR19B RDU2OTZfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NzU1IGlzIG5vdCBzZXQKIyBDT05GSUdf QUQ1NzU4IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NzYxIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1 NzY0IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NzcwUiBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTc5 MSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzMwMyBpcyBub3Qgc2V0CiMgQ09ORklHX0FEODgwMSBp cyBub3Qgc2V0CiMgQ09ORklHX0RTNDQyNCBpcyBub3Qgc2V0CiMgQ09ORklHX0xUQzE2NjAgaXMg bm90IHNldAojIENPTkZJR19MVEMyNjMyIGlzIG5vdCBzZXQKIyBDT05GSUdfTTYyMzMyIGlzIG5v dCBzZXQKIyBDT05GSUdfTUFYNTE3IGlzIG5vdCBzZXQKIyBDT05GSUdfTUNQNDcyNSBpcyBub3Qg c2V0CiMgQ09ORklHX01DUDQ5MjIgaXMgbm90IHNldAojIENPTkZJR19USV9EQUMwODJTMDg1IGlz IG5vdCBzZXQKIyBDT05GSUdfVElfREFDNTU3MSBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0RBQzcz MTEgaXMgbm90IHNldAojIENPTkZJR19USV9EQUM3NjEyIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGln aXRhbCB0byBhbmFsb2cgY29udmVydGVycwoKIwojIElJTyBkdW1teSBkcml2ZXIKIwojIGVuZCBv ZiBJSU8gZHVtbXkgZHJpdmVyCgojCiMgRnJlcXVlbmN5IFN5bnRoZXNpemVycyBERFMvUExMCiMK CiMKIyBDbG9jayBHZW5lcmF0b3IvRGlzdHJpYnV0aW9uCiMKIyBDT05GSUdfQUQ5NTIzIGlzIG5v dCBzZXQKIyBlbmQgb2YgQ2xvY2sgR2VuZXJhdG9yL0Rpc3RyaWJ1dGlvbgoKIwojIFBoYXNlLUxv Y2tlZCBMb29wIChQTEwpIGZyZXF1ZW5jeSBzeW50aGVzaXplcnMKIwojIENPTkZJR19BREY0MzUw IGlzIG5vdCBzZXQKIyBDT05GSUdfQURGNDM3MSBpcyBub3Qgc2V0CiMgZW5kIG9mIFBoYXNlLUxv Y2tlZCBMb29wIChQTEwpIGZyZXF1ZW5jeSBzeW50aGVzaXplcnMKIyBlbmQgb2YgRnJlcXVlbmN5 IFN5bnRoZXNpemVycyBERFMvUExMCgojCiMgRGlnaXRhbCBneXJvc2NvcGUgc2Vuc29ycwojCiMg Q09ORklHX0FESVMxNjA4MCBpcyBub3Qgc2V0CiMgQ09ORklHX0FESVMxNjEzMCBpcyBub3Qgc2V0 CiMgQ09ORklHX0FESVMxNjEzNiBpcyBub3Qgc2V0CiMgQ09ORklHX0FESVMxNjI2MCBpcyBub3Qg c2V0CiMgQ09ORklHX0FEWFJTNDUwIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1HMTYwIGlzIG5vdCBz ZXQKIyBDT05GSUdfRlhBUzIxMDAyQyBpcyBub3Qgc2V0CkNPTkZJR19ISURfU0VOU09SX0dZUk9f M0Q9bQojIENPTkZJR19NUFUzMDUwX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX0lJT19TVF9HWVJP XzNBWElTIGlzIG5vdCBzZXQKIyBDT05GSUdfSVRHMzIwMCBpcyBub3Qgc2V0CiMgZW5kIG9mIERp Z2l0YWwgZ3lyb3Njb3BlIHNlbnNvcnMKCiMKIyBIZWFsdGggU2Vuc29ycwojCgojCiMgSGVhcnQg UmF0ZSBNb25pdG9ycwojCiMgQ09ORklHX0FGRTQ0MDMgaXMgbm90IHNldAojIENPTkZJR19BRkU0 NDA0IGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYMzAxMDAgaXMgbm90IHNldAojIENPTkZJR19NQVgz MDEwMiBpcyBub3Qgc2V0CiMgZW5kIG9mIEhlYXJ0IFJhdGUgTW9uaXRvcnMKIyBlbmQgb2YgSGVh bHRoIFNlbnNvcnMKCiMKIyBIdW1pZGl0eSBzZW5zb3JzCiMKIyBDT05GSUdfQU0yMzE1IGlzIG5v dCBzZXQKIyBDT05GSUdfREhUMTEgaXMgbm90IHNldAojIENPTkZJR19IREMxMDBYIGlzIG5vdCBz ZXQKIyBDT05GSUdfSElEX1NFTlNPUl9IVU1JRElUWSBpcyBub3Qgc2V0CiMgQ09ORklHX0hUUzIy MSBpcyBub3Qgc2V0CiMgQ09ORklHX0hUVTIxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0k3MDA1IGlz IG5vdCBzZXQKIyBDT05GSUdfU0k3MDIwIGlzIG5vdCBzZXQKIyBlbmQgb2YgSHVtaWRpdHkgc2Vu c29ycwoKIwojIEluZXJ0aWFsIG1lYXN1cmVtZW50IHVuaXRzCiMKIyBDT05GSUdfQURJUzE2NDAw IGlzIG5vdCBzZXQKIyBDT05GSUdfQURJUzE2NDYwIGlzIG5vdCBzZXQKIyBDT05GSUdfQURJUzE2 NDgwIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1JMTYwX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX0JN STE2MF9TUEkgaXMgbm90IHNldAojIENPTkZJR19GWE9TODcwMF9JMkMgaXMgbm90IHNldAojIENP TkZJR19GWE9TODcwMF9TUEkgaXMgbm90IHNldAojIENPTkZJR19LTVg2MSBpcyBub3Qgc2V0CiMg Q09ORklHX0lOVl9NUFU2MDUwX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVl9NUFU2MDUwX1NQ SSBpcyBub3Qgc2V0CiMgQ09ORklHX0lJT19TVF9MU002RFNYIGlzIG5vdCBzZXQKIyBlbmQgb2Yg SW5lcnRpYWwgbWVhc3VyZW1lbnQgdW5pdHMKCiMKIyBMaWdodCBzZW5zb3JzCiMKIyBDT05GSUdf QUNQSV9BTFMgaXMgbm90IHNldAojIENPTkZJR19BREpEX1MzMTEgaXMgbm90IHNldAojIENPTkZJ R19BRFVYMTAyMCBpcyBub3Qgc2V0CiMgQ09ORklHX0FMMzAxMCBpcyBub3Qgc2V0CiMgQ09ORklH X0FMMzMyMEEgaXMgbm90IHNldAojIENPTkZJR19BUERTOTMwMCBpcyBub3Qgc2V0CiMgQ09ORklH X0FQRFM5OTYwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkgxNzUwIGlzIG5vdCBzZXQKIyBDT05GSUdf QkgxNzgwIGlzIG5vdCBzZXQKIyBDT05GSUdfQ00zMjE4MSBpcyBub3Qgc2V0CiMgQ09ORklHX0NN MzIzMiBpcyBub3Qgc2V0CiMgQ09ORklHX0NNMzMyMyBpcyBub3Qgc2V0CiMgQ09ORklHX0NNMzY2 NTEgaXMgbm90IHNldAojIENPTkZJR19HUDJBUDAwMiBpcyBub3Qgc2V0CiMgQ09ORklHX0dQMkFQ MDIwQTAwRiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSVNMMjkwMTggaXMgbm90IHNldAoj IENPTkZJR19TRU5TT1JTX0lTTDI5MDI4IGlzIG5vdCBzZXQKIyBDT05GSUdfSVNMMjkxMjUgaXMg bm90IHNldApDT05GSUdfSElEX1NFTlNPUl9BTFM9bQpDT05GSUdfSElEX1NFTlNPUl9QUk9YPW0K IyBDT05GSUdfSlNBMTIxMiBpcyBub3Qgc2V0CiMgQ09ORklHX1JQUjA1MjEgaXMgbm90IHNldAoj IENPTkZJR19MVFI1MDEgaXMgbm90IHNldAojIENPTkZJR19MVjAxMDRDUyBpcyBub3Qgc2V0CiMg Q09ORklHX01BWDQ0MDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYNDQwMDkgaXMgbm90IHNldAoj IENPTkZJR19OT0ExMzA1IGlzIG5vdCBzZXQKIyBDT05GSUdfT1BUMzAwMSBpcyBub3Qgc2V0CiMg Q09ORklHX1BBMTIyMDMwMDEgaXMgbm90IHNldAojIENPTkZJR19TSTExMzMgaXMgbm90IHNldAoj IENPTkZJR19TSTExNDUgaXMgbm90IHNldAojIENPTkZJR19TVEszMzEwIGlzIG5vdCBzZXQKIyBD T05GSUdfU1RfVVZJUzI1IGlzIG5vdCBzZXQKIyBDT05GSUdfVENTMzQxNCBpcyBub3Qgc2V0CiMg Q09ORklHX1RDUzM0NzIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1RTTDI1NjMgaXMgbm90 IHNldAojIENPTkZJR19UU0wyNTgzIGlzIG5vdCBzZXQKIyBDT05GSUdfVFNMMjc3MiBpcyBub3Qg c2V0CiMgQ09ORklHX1RTTDQ1MzEgaXMgbm90IHNldAojIENPTkZJR19VUzUxODJEIGlzIG5vdCBz ZXQKIyBDT05GSUdfVkNOTDQwMDAgaXMgbm90IHNldAojIENPTkZJR19WQ05MNDAzNSBpcyBub3Qg c2V0CiMgQ09ORklHX1ZFTUw2MDMwIGlzIG5vdCBzZXQKIyBDT05GSUdfVkVNTDYwNzAgaXMgbm90 IHNldAojIENPTkZJR19WTDYxODAgaXMgbm90IHNldAojIENPTkZJR19aT1BUMjIwMSBpcyBub3Qg c2V0CiMgZW5kIG9mIExpZ2h0IHNlbnNvcnMKCiMKIyBNYWduZXRvbWV0ZXIgc2Vuc29ycwojCiMg Q09ORklHX0FLODk3NSBpcyBub3Qgc2V0CiMgQ09ORklHX0FLMDk5MTEgaXMgbm90IHNldAojIENP TkZJR19CTUMxNTBfTUFHTl9JMkMgaXMgbm90IHNldAojIENPTkZJR19CTUMxNTBfTUFHTl9TUEkg aXMgbm90IHNldAojIENPTkZJR19NQUczMTEwIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9TRU5TT1Jf TUFHTkVUT01FVEVSXzNEPW0KIyBDT05GSUdfTU1DMzUyNDAgaXMgbm90IHNldAojIENPTkZJR19J SU9fU1RfTUFHTl8zQVhJUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSE1DNTg0M19JMkMg aXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0hNQzU4NDNfU1BJIGlzIG5vdCBzZXQKIyBDT05G SUdfU0VOU09SU19STTMxMDBfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19STTMxMDBf U1BJIGlzIG5vdCBzZXQKIyBlbmQgb2YgTWFnbmV0b21ldGVyIHNlbnNvcnMKCiMKIyBNdWx0aXBs ZXhlcnMKIwojIGVuZCBvZiBNdWx0aXBsZXhlcnMKCiMKIyBJbmNsaW5vbWV0ZXIgc2Vuc29ycwoj CkNPTkZJR19ISURfU0VOU09SX0lOQ0xJTk9NRVRFUl8zRD1tCkNPTkZJR19ISURfU0VOU09SX0RF VklDRV9ST1RBVElPTj1tCiMgZW5kIG9mIEluY2xpbm9tZXRlciBzZW5zb3JzCgojCiMgVHJpZ2dl cnMgLSBzdGFuZGFsb25lCiMKIyBDT05GSUdfSUlPX0lOVEVSUlVQVF9UUklHR0VSIGlzIG5vdCBz ZXQKIyBDT05GSUdfSUlPX1NZU0ZTX1RSSUdHRVIgaXMgbm90IHNldAojIGVuZCBvZiBUcmlnZ2Vy cyAtIHN0YW5kYWxvbmUKCiMKIyBEaWdpdGFsIHBvdGVudGlvbWV0ZXJzCiMKIyBDT05GSUdfQUQ1 MjcyIGlzIG5vdCBzZXQKIyBDT05GSUdfRFMxODAzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYNTQz MiBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDU0ODEgaXMgbm90IHNldAojIENPTkZJR19NQVg1NDg3 IGlzIG5vdCBzZXQKIyBDT05GSUdfTUNQNDAxOCBpcyBub3Qgc2V0CiMgQ09ORklHX01DUDQxMzEg aXMgbm90IHNldAojIENPTkZJR19NQ1A0NTMxIGlzIG5vdCBzZXQKIyBDT05GSUdfTUNQNDEwMTAg aXMgbm90IHNldAojIENPTkZJR19UUEwwMTAyIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGlnaXRhbCBw b3RlbnRpb21ldGVycwoKIwojIERpZ2l0YWwgcG90ZW50aW9zdGF0cwojCiMgQ09ORklHX0xNUDkx MDAwIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGlnaXRhbCBwb3RlbnRpb3N0YXRzCgojCiMgUHJlc3N1 cmUgc2Vuc29ycwojCiMgQ09ORklHX0FCUDA2ME1HIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1QMjgw IGlzIG5vdCBzZXQKIyBDT05GSUdfRExITDYwRCBpcyBub3Qgc2V0CiMgQ09ORklHX0RQUzMxMCBp cyBub3Qgc2V0CkNPTkZJR19ISURfU0VOU09SX1BSRVNTPW0KIyBDT05GSUdfSFAwMyBpcyBub3Qg c2V0CiMgQ09ORklHX0lDUDEwMTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfTVBMMTE1X0kyQyBpcyBu b3Qgc2V0CiMgQ09ORklHX01QTDExNV9TUEkgaXMgbm90IHNldAojIENPTkZJR19NUEwzMTE1IGlz IG5vdCBzZXQKIyBDT05GSUdfTVM1NjExIGlzIG5vdCBzZXQKIyBDT05GSUdfTVM1NjM3IGlzIG5v dCBzZXQKIyBDT05GSUdfSUlPX1NUX1BSRVNTIGlzIG5vdCBzZXQKIyBDT05GSUdfVDU0MDMgaXMg bm90IHNldAojIENPTkZJR19IUDIwNkMgaXMgbm90IHNldAojIENPTkZJR19aUEEyMzI2IGlzIG5v dCBzZXQKIyBlbmQgb2YgUHJlc3N1cmUgc2Vuc29ycwoKIwojIExpZ2h0bmluZyBzZW5zb3JzCiMK IyBDT05GSUdfQVMzOTM1IGlzIG5vdCBzZXQKIyBlbmQgb2YgTGlnaHRuaW5nIHNlbnNvcnMKCiMK IyBQcm94aW1pdHkgYW5kIGRpc3RhbmNlIHNlbnNvcnMKIwojIENPTkZJR19JU0wyOTUwMSBpcyBu b3Qgc2V0CiMgQ09ORklHX0xJREFSX0xJVEVfVjIgaXMgbm90IHNldAojIENPTkZJR19NQjEyMzIg aXMgbm90IHNldAojIENPTkZJR19QSU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfUkZENzc0MDIgaXMg bm90IHNldAojIENPTkZJR19TUkYwNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NYOTUwMCBpcyBub3Qg c2V0CiMgQ09ORklHX1NSRjA4IGlzIG5vdCBzZXQKIyBDT05GSUdfVkw1M0wwWF9JMkMgaXMgbm90 IHNldAojIGVuZCBvZiBQcm94aW1pdHkgYW5kIGRpc3RhbmNlIHNlbnNvcnMKCiMKIyBSZXNvbHZl ciB0byBkaWdpdGFsIGNvbnZlcnRlcnMKIwojIENPTkZJR19BRDJTOTAgaXMgbm90IHNldAojIENP TkZJR19BRDJTMTIwMCBpcyBub3Qgc2V0CiMgZW5kIG9mIFJlc29sdmVyIHRvIGRpZ2l0YWwgY29u dmVydGVycwoKIwojIFRlbXBlcmF0dXJlIHNlbnNvcnMKIwojIENPTkZJR19MVEMyOTgzIGlzIG5v dCBzZXQKIyBDT05GSUdfTUFYSU1fVEhFUk1PQ09VUExFIGlzIG5vdCBzZXQKIyBDT05GSUdfSElE X1NFTlNPUl9URU1QIGlzIG5vdCBzZXQKIyBDT05GSUdfTUxYOTA2MTQgaXMgbm90IHNldAojIENP TkZJR19NTFg5MDYzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RNUDAwNiBpcyBub3Qgc2V0CiMgQ09O RklHX1RNUDAwNyBpcyBub3Qgc2V0CiMgQ09ORklHX1RTWVMwMSBpcyBub3Qgc2V0CiMgQ09ORklH X1RTWVMwMkQgaXMgbm90IHNldAojIENPTkZJR19NQVgzMTg1NiBpcyBub3Qgc2V0CiMgZW5kIG9m IFRlbXBlcmF0dXJlIHNlbnNvcnMKCkNPTkZJR19OVEI9bQojIENPTkZJR19OVEJfTVNJIGlzIG5v dCBzZXQKQ09ORklHX05UQl9BTUQ9bQojIENPTkZJR19OVEJfSURUIGlzIG5vdCBzZXQKIyBDT05G SUdfTlRCX0lOVEVMIGlzIG5vdCBzZXQKIyBDT05GSUdfTlRCX1NXSVRDSFRFQyBpcyBub3Qgc2V0 CiMgQ09ORklHX05UQl9QSU5HUE9ORyBpcyBub3Qgc2V0CiMgQ09ORklHX05UQl9UT09MIGlzIG5v dCBzZXQKQ09ORklHX05UQl9QRVJGPW0KQ09ORklHX05UQl9UUkFOU1BPUlQ9bQojIENPTkZJR19W TUVfQlVTIGlzIG5vdCBzZXQKQ09ORklHX1BXTT15CkNPTkZJR19QV01fU1lTRlM9eQojIENPTkZJ R19QV01fTFBTU19QQ0kgaXMgbm90IHNldAojIENPTkZJR19QV01fTFBTU19QTEFURk9STSBpcyBu b3Qgc2V0CiMgQ09ORklHX1BXTV9QQ0E5Njg1IGlzIG5vdCBzZXQKCiMKIyBJUlEgY2hpcCBzdXBw b3J0CiMKIyBlbmQgb2YgSVJRIGNoaXAgc3VwcG9ydAoKIyBDT05GSUdfSVBBQ0tfQlVTIGlzIG5v dCBzZXQKIyBDT05GSUdfUkVTRVRfQ09OVFJPTExFUiBpcyBub3Qgc2V0CgojCiMgUEhZIFN1YnN5 c3RlbQojCkNPTkZJR19HRU5FUklDX1BIWT15CiMgQ09ORklHX0JDTV9LT05BX1VTQjJfUEhZIGlz IG5vdCBzZXQKIyBDT05GSUdfUEhZX1BYQV8yOE5NX0hTSUMgaXMgbm90IHNldAojIENPTkZJR19Q SFlfUFhBXzI4Tk1fVVNCMiBpcyBub3Qgc2V0CiMgQ09ORklHX1BIWV9DUENBUF9VU0IgaXMgbm90 IHNldAojIENPTkZJR19QSFlfSU5URUxfRU1NQyBpcyBub3Qgc2V0CiMgZW5kIG9mIFBIWSBTdWJz eXN0ZW0KCkNPTkZJR19QT1dFUkNBUD15CkNPTkZJR19JTlRFTF9SQVBMX0NPUkU9bQpDT05GSUdf SU5URUxfUkFQTD1tCiMgQ09ORklHX0lETEVfSU5KRUNUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUNC IGlzIG5vdCBzZXQKCiMKIyBQZXJmb3JtYW5jZSBtb25pdG9yIHN1cHBvcnQKIwojIGVuZCBvZiBQ ZXJmb3JtYW5jZSBtb25pdG9yIHN1cHBvcnQKCkNPTkZJR19SQVM9eQojIENPTkZJR19SQVNfQ0VD IGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCNCBpcyBub3Qgc2V0CgojCiMgQW5kcm9pZAojCkNPTkZJ R19BTkRST0lEPXkKIyBDT05GSUdfQU5EUk9JRF9CSU5ERVJfSVBDIGlzIG5vdCBzZXQKIyBlbmQg b2YgQW5kcm9pZAoKQ09ORklHX0xJQk5WRElNTT1tCkNPTkZJR19CTEtfREVWX1BNRU09bQpDT05G SUdfTkRfQkxLPW0KQ09ORklHX05EX0NMQUlNPXkKQ09ORklHX05EX0JUVD1tCkNPTkZJR19CVFQ9 eQpDT05GSUdfTkRfUEZOPW0KQ09ORklHX05WRElNTV9QRk49eQpDT05GSUdfTlZESU1NX0RBWD15 CkNPTkZJR19OVkRJTU1fS0VZUz15CkNPTkZJR19EQVhfRFJJVkVSPXkKQ09ORklHX0RBWD15CkNP TkZJR19ERVZfREFYPW0KQ09ORklHX0RFVl9EQVhfUE1FTT1tCkNPTkZJR19ERVZfREFYX0tNRU09 bQpDT05GSUdfREVWX0RBWF9QTUVNX0NPTVBBVD1tCkNPTkZJR19OVk1FTT15CkNPTkZJR19OVk1F TV9TWVNGUz15CgojCiMgSFcgdHJhY2luZyBzdXBwb3J0CiMKIyBDT05GSUdfU1RNIGlzIG5vdCBz ZXQKIyBDT05GSUdfSU5URUxfVEggaXMgbm90IHNldAojIGVuZCBvZiBIVyB0cmFjaW5nIHN1cHBv cnQKCiMgQ09ORklHX0ZQR0EgaXMgbm90IHNldAojIENPTkZJR19URUUgaXMgbm90IHNldApDT05G SUdfUE1fT1BQPXkKIyBDT05GSUdfVU5JU1lTX1ZJU09SQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdf U0lPWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NMSU1CVVMgaXMgbm90IHNldAojIENPTkZJR19JTlRF UkNPTk5FQ1QgaXMgbm90IHNldAojIENPTkZJR19DT1VOVEVSIGlzIG5vdCBzZXQKIyBDT05GSUdf TU9TVCBpcyBub3Qgc2V0CiMgZW5kIG9mIERldmljZSBEcml2ZXJzCgojCiMgRmlsZSBzeXN0ZW1z CiMKQ09ORklHX0RDQUNIRV9XT1JEX0FDQ0VTUz15CiMgQ09ORklHX1ZBTElEQVRFX0ZTX1BBUlNF UiBpcyBub3Qgc2V0CkNPTkZJR19GU19JT01BUD15CiMgQ09ORklHX0VYVDJfRlMgaXMgbm90IHNl dAojIENPTkZJR19FWFQzX0ZTIGlzIG5vdCBzZXQKQ09ORklHX0VYVDRfRlM9bQpDT05GSUdfRVhU NF9VU0VfRk9SX0VYVDI9eQpDT05GSUdfRVhUNF9GU19QT1NJWF9BQ0w9eQpDT05GSUdfRVhUNF9G U19TRUNVUklUWT15CiMgQ09ORklHX0VYVDRfREVCVUcgaXMgbm90IHNldApDT05GSUdfSkJEMj1t CiMgQ09ORklHX0pCRDJfREVCVUcgaXMgbm90IHNldApDT05GSUdfRlNfTUJDQUNIRT1tCiMgQ09O RklHX1JFSVNFUkZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfSkZTX0ZTIGlzIG5vdCBzZXQKQ09O RklHX1hGU19GUz1tCkNPTkZJR19YRlNfUVVPVEE9eQpDT05GSUdfWEZTX1BPU0lYX0FDTD15CkNP TkZJR19YRlNfUlQ9eQpDT05GSUdfWEZTX09OTElORV9TQ1JVQj15CkNPTkZJR19YRlNfT05MSU5F X1JFUEFJUj15CkNPTkZJR19YRlNfREVCVUc9eQpDT05GSUdfWEZTX0FTU0VSVF9GQVRBTD15CkNP TkZJR19HRlMyX0ZTPW0KQ09ORklHX0dGUzJfRlNfTE9DS0lOR19ETE09eQpDT05GSUdfT0NGUzJf RlM9bQpDT05GSUdfT0NGUzJfRlNfTzJDQj1tCkNPTkZJR19PQ0ZTMl9GU19VU0VSU1BBQ0VfQ0xV U1RFUj1tCkNPTkZJR19PQ0ZTMl9GU19TVEFUUz15CkNPTkZJR19PQ0ZTMl9ERUJVR19NQVNLTE9H PXkKIyBDT05GSUdfT0NGUzJfREVCVUdfRlMgaXMgbm90IHNldApDT05GSUdfQlRSRlNfRlM9bQpD T05GSUdfQlRSRlNfRlNfUE9TSVhfQUNMPXkKIyBDT05GSUdfQlRSRlNfRlNfQ0hFQ0tfSU5URUdS SVRZIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRSRlNfRlNfUlVOX1NBTklUWV9URVNUUyBpcyBub3Qg c2V0CiMgQ09ORklHX0JUUkZTX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRSRlNfQVNTRVJU IGlzIG5vdCBzZXQKIyBDT05GSUdfQlRSRlNfRlNfUkVGX1ZFUklGWSBpcyBub3Qgc2V0CiMgQ09O RklHX05JTEZTMl9GUyBpcyBub3Qgc2V0CkNPTkZJR19GMkZTX0ZTPW0KQ09ORklHX0YyRlNfU1RB VF9GUz15CkNPTkZJR19GMkZTX0ZTX1hBVFRSPXkKQ09ORklHX0YyRlNfRlNfUE9TSVhfQUNMPXkK Q09ORklHX0YyRlNfRlNfU0VDVVJJVFk9eQojIENPTkZJR19GMkZTX0NIRUNLX0ZTIGlzIG5vdCBz ZXQKIyBDT05GSUdfRjJGU19JT19UUkFDRSBpcyBub3Qgc2V0CiMgQ09ORklHX0YyRlNfRkFVTFRf SU5KRUNUSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfRjJGU19GU19DT01QUkVTU0lPTiBpcyBub3Qg c2V0CiMgQ09ORklHX1pPTkVGU19GUyBpcyBub3Qgc2V0CkNPTkZJR19GU19EQVg9eQpDT05GSUdf RlNfREFYX1BNRD15CkNPTkZJR19GU19QT1NJWF9BQ0w9eQpDT05GSUdfRVhQT1JURlM9eQpDT05G SUdfRVhQT1JURlNfQkxPQ0tfT1BTPXkKQ09ORklHX0ZJTEVfTE9DS0lORz15CkNPTkZJR19NQU5E QVRPUllfRklMRV9MT0NLSU5HPXkKQ09ORklHX0ZTX0VOQ1JZUFRJT049eQpDT05GSUdfRlNfRU5D UllQVElPTl9BTEdTPW0KIyBDT05GSUdfRlNfVkVSSVRZIGlzIG5vdCBzZXQKQ09ORklHX0ZTTk9U SUZZPXkKQ09ORklHX0ROT1RJRlk9eQpDT05GSUdfSU5PVElGWV9VU0VSPXkKQ09ORklHX0ZBTk9U SUZZPXkKQ09ORklHX0ZBTk9USUZZX0FDQ0VTU19QRVJNSVNTSU9OUz15CkNPTkZJR19RVU9UQT15 CkNPTkZJR19RVU9UQV9ORVRMSU5LX0lOVEVSRkFDRT15CkNPTkZJR19QUklOVF9RVU9UQV9XQVJO SU5HPXkKIyBDT05GSUdfUVVPVEFfREVCVUcgaXMgbm90IHNldApDT05GSUdfUVVPVEFfVFJFRT15 CiMgQ09ORklHX1FGTVRfVjEgaXMgbm90IHNldApDT05GSUdfUUZNVF9WMj15CkNPTkZJR19RVU9U QUNUTD15CkNPTkZJR19RVU9UQUNUTF9DT01QQVQ9eQpDT05GSUdfQVVUT0ZTNF9GUz15CkNPTkZJ R19BVVRPRlNfRlM9eQpDT05GSUdfRlVTRV9GUz1tCkNPTkZJR19DVVNFPW0KIyBDT05GSUdfVklS VElPX0ZTIGlzIG5vdCBzZXQKQ09ORklHX09WRVJMQVlfRlM9bQojIENPTkZJR19PVkVSTEFZX0ZT X1JFRElSRUNUX0RJUiBpcyBub3Qgc2V0CiMgQ09ORklHX09WRVJMQVlfRlNfUkVESVJFQ1RfQUxX QVlTX0ZPTExPVyBpcyBub3Qgc2V0CiMgQ09ORklHX09WRVJMQVlfRlNfSU5ERVggaXMgbm90IHNl dAojIENPTkZJR19PVkVSTEFZX0ZTX1hJTk9fQVVUTyBpcyBub3Qgc2V0CiMgQ09ORklHX09WRVJM QVlfRlNfTUVUQUNPUFkgaXMgbm90IHNldAoKIwojIENhY2hlcwojCkNPTkZJR19GU0NBQ0hFPW0K Q09ORklHX0ZTQ0FDSEVfU1RBVFM9eQojIENPTkZJR19GU0NBQ0hFX0hJU1RPR1JBTSBpcyBub3Qg c2V0CiMgQ09ORklHX0ZTQ0FDSEVfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19GU0NBQ0hFX09C SkVDVF9MSVNUIGlzIG5vdCBzZXQKQ09ORklHX0NBQ0hFRklMRVM9bQojIENPTkZJR19DQUNIRUZJ TEVTX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FDSEVGSUxFU19ISVNUT0dSQU0gaXMgbm90 IHNldAojIGVuZCBvZiBDYWNoZXMKCiMKIyBDRC1ST00vRFZEIEZpbGVzeXN0ZW1zCiMKQ09ORklH X0lTTzk2NjBfRlM9bQpDT05GSUdfSk9MSUVUPXkKQ09ORklHX1pJU09GUz15CkNPTkZJR19VREZf RlM9bQojIGVuZCBvZiBDRC1ST00vRFZEIEZpbGVzeXN0ZW1zCgojCiMgRE9TL0ZBVC9OVCBGaWxl c3lzdGVtcwojCkNPTkZJR19GQVRfRlM9bQpDT05GSUdfTVNET1NfRlM9bQpDT05GSUdfVkZBVF9G Uz1tCkNPTkZJR19GQVRfREVGQVVMVF9DT0RFUEFHRT00MzcKQ09ORklHX0ZBVF9ERUZBVUxUX0lP Q0hBUlNFVD0iYXNjaWkiCiMgQ09ORklHX0ZBVF9ERUZBVUxUX1VURjggaXMgbm90IHNldAojIENP TkZJR19OVEZTX0ZTIGlzIG5vdCBzZXQKIyBlbmQgb2YgRE9TL0ZBVC9OVCBGaWxlc3lzdGVtcwoK IwojIFBzZXVkbyBmaWxlc3lzdGVtcwojCkNPTkZJR19QUk9DX0ZTPXkKQ09ORklHX1BST0NfS0NP UkU9eQpDT05GSUdfUFJPQ19WTUNPUkU9eQojIENPTkZJR19QUk9DX1ZNQ09SRV9ERVZJQ0VfRFVN UCBpcyBub3Qgc2V0CkNPTkZJR19QUk9DX1NZU0NUTD15CkNPTkZJR19QUk9DX1BBR0VfTU9OSVRP Uj15CkNPTkZJR19QUk9DX0NISUxEUkVOPXkKQ09ORklHX1BST0NfUElEX0FSQ0hfU1RBVFVTPXkK Q09ORklHX1BST0NfQ1BVX1JFU0NUUkw9eQpDT05GSUdfS0VSTkZTPXkKQ09ORklHX1NZU0ZTPXkK Q09ORklHX1RNUEZTPXkKQ09ORklHX1RNUEZTX1BPU0lYX0FDTD15CkNPTkZJR19UTVBGU19YQVRU Uj15CkNPTkZJR19IVUdFVExCRlM9eQpDT05GSUdfSFVHRVRMQl9QQUdFPXkKQ09ORklHX01FTUZE X0NSRUFURT15CkNPTkZJR19BUkNIX0hBU19HSUdBTlRJQ19QQUdFPXkKQ09ORklHX0NPTkZJR0ZT X0ZTPXkKQ09ORklHX0VGSVZBUl9GUz15CiMgZW5kIG9mIFBzZXVkbyBmaWxlc3lzdGVtcwoKQ09O RklHX01JU0NfRklMRVNZU1RFTVM9eQojIENPTkZJR19PUkFOR0VGU19GUyBpcyBub3Qgc2V0CiMg Q09ORklHX0FERlNfRlMgaXMgbm90IHNldAojIENPTkZJR19BRkZTX0ZTIGlzIG5vdCBzZXQKIyBD T05GSUdfRUNSWVBUX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfSEZTX0ZTIGlzIG5vdCBzZXQKIyBD T05GSUdfSEZTUExVU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0JFRlNfRlMgaXMgbm90IHNldAoj IENPTkZJR19CRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19FRlNfRlMgaXMgbm90IHNldAojIENP TkZJR19KRkZTMl9GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VCSUZTX0ZTIGlzIG5vdCBzZXQKQ09O RklHX0NSQU1GUz1tCkNPTkZJR19DUkFNRlNfQkxPQ0tERVY9eQojIENPTkZJR19DUkFNRlNfTVRE IGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTPW0KQ09ORklHX1NRVUFTSEZTX0ZJTEVfQ0FDSEU9 eQojIENPTkZJR19TUVVBU0hGU19GSUxFX0RJUkVDVCBpcyBub3Qgc2V0CkNPTkZJR19TUVVBU0hG U19ERUNPTVBfU0lOR0xFPXkKIyBDT05GSUdfU1FVQVNIRlNfREVDT01QX01VTFRJIGlzIG5vdCBz ZXQKIyBDT05GSUdfU1FVQVNIRlNfREVDT01QX01VTFRJX1BFUkNQVSBpcyBub3Qgc2V0CkNPTkZJ R19TUVVBU0hGU19YQVRUUj15CkNPTkZJR19TUVVBU0hGU19aTElCPXkKIyBDT05GSUdfU1FVQVNI RlNfTFo0IGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTX0xaTz15CkNPTkZJR19TUVVBU0hGU19Y Wj15CiMgQ09ORklHX1NRVUFTSEZTX1pTVEQgaXMgbm90IHNldAojIENPTkZJR19TUVVBU0hGU180 S19ERVZCTEtfU0laRSBpcyBub3Qgc2V0CiMgQ09ORklHX1NRVUFTSEZTX0VNQkVEREVEIGlzIG5v dCBzZXQKQ09ORklHX1NRVUFTSEZTX0ZSQUdNRU5UX0NBQ0hFX1NJWkU9MwojIENPTkZJR19WWEZT X0ZTIGlzIG5vdCBzZXQKQ09ORklHX01JTklYX0ZTPW0KIyBDT05GSUdfT01GU19GUyBpcyBub3Qg c2V0CiMgQ09ORklHX0hQRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19RTlg0RlNfRlMgaXMgbm90 IHNldAojIENPTkZJR19RTlg2RlNfRlMgaXMgbm90IHNldAojIENPTkZJR19ST01GU19GUyBpcyBu b3Qgc2V0CkNPTkZJR19QU1RPUkU9eQpDT05GSUdfUFNUT1JFX0RFRkxBVEVfQ09NUFJFU1M9eQoj IENPTkZJR19QU1RPUkVfTFpPX0NPTVBSRVNTIGlzIG5vdCBzZXQKIyBDT05GSUdfUFNUT1JFX0xa NF9DT01QUkVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9SRV9MWjRIQ19DT01QUkVTUyBpcyBu b3Qgc2V0CiMgQ09ORklHX1BTVE9SRV84NDJfQ09NUFJFU1MgaXMgbm90IHNldAojIENPTkZJR19Q U1RPUkVfWlNURF9DT01QUkVTUyBpcyBub3Qgc2V0CkNPTkZJR19QU1RPUkVfQ09NUFJFU1M9eQpD T05GSUdfUFNUT1JFX0RFRkxBVEVfQ09NUFJFU1NfREVGQVVMVD15CkNPTkZJR19QU1RPUkVfQ09N UFJFU1NfREVGQVVMVD0iZGVmbGF0ZSIKQ09ORklHX1BTVE9SRV9DT05TT0xFPXkKQ09ORklHX1BT VE9SRV9QTVNHPXkKIyBDT05GSUdfUFNUT1JFX0ZUUkFDRSBpcyBub3Qgc2V0CkNPTkZJR19QU1RP UkVfUkFNPW0KIyBDT05GSUdfU1lTVl9GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VGU19GUyBpcyBu b3Qgc2V0CiMgQ09ORklHX0VST0ZTX0ZTIGlzIG5vdCBzZXQKQ09ORklHX05FVFdPUktfRklMRVNZ U1RFTVM9eQpDT05GSUdfTkZTX0ZTPXkKIyBDT05GSUdfTkZTX1YyIGlzIG5vdCBzZXQKQ09ORklH X05GU19WMz15CkNPTkZJR19ORlNfVjNfQUNMPXkKQ09ORklHX05GU19WND1tCiMgQ09ORklHX05G U19TV0FQIGlzIG5vdCBzZXQKQ09ORklHX05GU19WNF8xPXkKQ09ORklHX05GU19WNF8yPXkKQ09O RklHX1BORlNfRklMRV9MQVlPVVQ9bQpDT05GSUdfUE5GU19CTE9DSz1tCkNPTkZJR19QTkZTX0ZM RVhGSUxFX0xBWU9VVD1tCkNPTkZJR19ORlNfVjRfMV9JTVBMRU1FTlRBVElPTl9JRF9ET01BSU49 Imtlcm5lbC5vcmciCiMgQ09ORklHX05GU19WNF8xX01JR1JBVElPTiBpcyBub3Qgc2V0CkNPTkZJ R19ORlNfVjRfU0VDVVJJVFlfTEFCRUw9eQpDT05GSUdfUk9PVF9ORlM9eQojIENPTkZJR19ORlNf VVNFX0xFR0FDWV9ETlMgaXMgbm90IHNldApDT05GSUdfTkZTX1VTRV9LRVJORUxfRE5TPXkKQ09O RklHX05GU19ERUJVRz15CkNPTkZJR19ORlNfRElTQUJMRV9VRFBfU1VQUE9SVD15CkNPTkZJR19O RlNEPW0KQ09ORklHX05GU0RfVjJfQUNMPXkKQ09ORklHX05GU0RfVjM9eQpDT05GSUdfTkZTRF9W M19BQ0w9eQpDT05GSUdfTkZTRF9WND15CkNPTkZJR19ORlNEX1BORlM9eQojIENPTkZJR19ORlNE X0JMT0NLTEFZT1VUIGlzIG5vdCBzZXQKQ09ORklHX05GU0RfU0NTSUxBWU9VVD15CiMgQ09ORklH X05GU0RfRkxFWEZJTEVMQVlPVVQgaXMgbm90IHNldAojIENPTkZJR19ORlNEX1Y0XzJfSU5URVJf U1NDIGlzIG5vdCBzZXQKQ09ORklHX05GU0RfVjRfU0VDVVJJVFlfTEFCRUw9eQpDT05GSUdfR1JB Q0VfUEVSSU9EPXkKQ09ORklHX0xPQ0tEPXkKQ09ORklHX0xPQ0tEX1Y0PXkKQ09ORklHX05GU19B Q0xfU1VQUE9SVD15CkNPTkZJR19ORlNfQ09NTU9OPXkKQ09ORklHX1NVTlJQQz15CkNPTkZJR19T VU5SUENfR1NTPW0KQ09ORklHX1NVTlJQQ19CQUNLQ0hBTk5FTD15CkNPTkZJR19SUENTRUNfR1NT X0tSQjU9bQojIENPTkZJR19TVU5SUENfRElTQUJMRV9JTlNFQ1VSRV9FTkNUWVBFUyBpcyBub3Qg c2V0CkNPTkZJR19TVU5SUENfREVCVUc9eQpDT05GSUdfU1VOUlBDX1hQUlRfUkRNQT1tCkNPTkZJ R19DRVBIX0ZTPW0KIyBDT05GSUdfQ0VQSF9GU0NBQ0hFIGlzIG5vdCBzZXQKQ09ORklHX0NFUEhf RlNfUE9TSVhfQUNMPXkKIyBDT05GSUdfQ0VQSF9GU19TRUNVUklUWV9MQUJFTCBpcyBub3Qgc2V0 CkNPTkZJR19DSUZTPW0KIyBDT05GSUdfQ0lGU19TVEFUUzIgaXMgbm90IHNldApDT05GSUdfQ0lG U19BTExPV19JTlNFQ1VSRV9MRUdBQ1k9eQpDT05GSUdfQ0lGU19XRUFLX1BXX0hBU0g9eQpDT05G SUdfQ0lGU19VUENBTEw9eQpDT05GSUdfQ0lGU19YQVRUUj15CkNPTkZJR19DSUZTX1BPU0lYPXkK Q09ORklHX0NJRlNfREVCVUc9eQojIENPTkZJR19DSUZTX0RFQlVHMiBpcyBub3Qgc2V0CiMgQ09O RklHX0NJRlNfREVCVUdfRFVNUF9LRVlTIGlzIG5vdCBzZXQKQ09ORklHX0NJRlNfREZTX1VQQ0FM TD15CiMgQ09ORklHX0NJRlNfU01CX0RJUkVDVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NJRlNfRlND QUNIRSBpcyBub3Qgc2V0CiMgQ09ORklHX0NPREFfRlMgaXMgbm90IHNldAojIENPTkZJR19BRlNf RlMgaXMgbm90IHNldApDT05GSUdfOVBfRlM9eQpDT05GSUdfOVBfRlNfUE9TSVhfQUNMPXkKIyBD T05GSUdfOVBfRlNfU0VDVVJJVFkgaXMgbm90IHNldApDT05GSUdfTkxTPXkKQ09ORklHX05MU19E RUZBVUxUPSJ1dGY4IgpDT05GSUdfTkxTX0NPREVQQUdFXzQzNz15CkNPTkZJR19OTFNfQ09ERVBB R0VfNzM3PW0KQ09ORklHX05MU19DT0RFUEFHRV83NzU9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg1 MD1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODUyPW0KQ09ORklHX05MU19DT0RFUEFHRV84NTU9bQpD T05GSUdfTkxTX0NPREVQQUdFXzg1Nz1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODYwPW0KQ09ORklH X05MU19DT0RFUEFHRV84NjE9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg2Mj1tCkNPTkZJR19OTFNf Q09ERVBBR0VfODYzPW0KQ09ORklHX05MU19DT0RFUEFHRV84NjQ9bQpDT05GSUdfTkxTX0NPREVQ QUdFXzg2NT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODY2PW0KQ09ORklHX05MU19DT0RFUEFHRV84 Njk9bQpDT05GSUdfTkxTX0NPREVQQUdFXzkzNj1tCkNPTkZJR19OTFNfQ09ERVBBR0VfOTUwPW0K Q09ORklHX05MU19DT0RFUEFHRV85MzI9bQpDT05GSUdfTkxTX0NPREVQQUdFXzk0OT1tCkNPTkZJ R19OTFNfQ09ERVBBR0VfODc0PW0KQ09ORklHX05MU19JU084ODU5Xzg9bQpDT05GSUdfTkxTX0NP REVQQUdFXzEyNTA9bQpDT05GSUdfTkxTX0NPREVQQUdFXzEyNTE9bQpDT05GSUdfTkxTX0FTQ0lJ PXkKQ09ORklHX05MU19JU084ODU5XzE9bQpDT05GSUdfTkxTX0lTTzg4NTlfMj1tCkNPTkZJR19O TFNfSVNPODg1OV8zPW0KQ09ORklHX05MU19JU084ODU5XzQ9bQpDT05GSUdfTkxTX0lTTzg4NTlf NT1tCkNPTkZJR19OTFNfSVNPODg1OV82PW0KQ09ORklHX05MU19JU084ODU5Xzc9bQpDT05GSUdf TkxTX0lTTzg4NTlfOT1tCkNPTkZJR19OTFNfSVNPODg1OV8xMz1tCkNPTkZJR19OTFNfSVNPODg1 OV8xND1tCkNPTkZJR19OTFNfSVNPODg1OV8xNT1tCkNPTkZJR19OTFNfS09JOF9SPW0KQ09ORklH X05MU19LT0k4X1U9bQpDT05GSUdfTkxTX01BQ19ST01BTj1tCkNPTkZJR19OTFNfTUFDX0NFTFRJ Qz1tCkNPTkZJR19OTFNfTUFDX0NFTlRFVVJPPW0KQ09ORklHX05MU19NQUNfQ1JPQVRJQU49bQpD T05GSUdfTkxTX01BQ19DWVJJTExJQz1tCkNPTkZJR19OTFNfTUFDX0dBRUxJQz1tCkNPTkZJR19O TFNfTUFDX0dSRUVLPW0KQ09ORklHX05MU19NQUNfSUNFTEFORD1tCkNPTkZJR19OTFNfTUFDX0lO VUlUPW0KQ09ORklHX05MU19NQUNfUk9NQU5JQU49bQpDT05GSUdfTkxTX01BQ19UVVJLSVNIPW0K Q09ORklHX05MU19VVEY4PW0KQ09ORklHX0RMTT1tCkNPTkZJR19ETE1fREVCVUc9eQojIENPTkZJ R19VTklDT0RFIGlzIG5vdCBzZXQKQ09ORklHX0lPX1dRPXkKIyBlbmQgb2YgRmlsZSBzeXN0ZW1z CgojCiMgU2VjdXJpdHkgb3B0aW9ucwojCkNPTkZJR19LRVlTPXkKIyBDT05GSUdfS0VZU19SRVFV RVNUX0NBQ0hFIGlzIG5vdCBzZXQKQ09ORklHX1BFUlNJU1RFTlRfS0VZUklOR1M9eQpDT05GSUdf QklHX0tFWVM9eQpDT05GSUdfVFJVU1RFRF9LRVlTPXkKQ09ORklHX0VOQ1JZUFRFRF9LRVlTPXkK IyBDT05GSUdfS0VZX0RIX09QRVJBVElPTlMgaXMgbm90IHNldAojIENPTkZJR19TRUNVUklUWV9E TUVTR19SRVNUUklDVCBpcyBub3Qgc2V0CkNPTkZJR19TRUNVUklUWT15CkNPTkZJR19TRUNVUklU WUZTPXkKQ09ORklHX1NFQ1VSSVRZX05FVFdPUks9eQpDT05GSUdfUEFHRV9UQUJMRV9JU09MQVRJ T049eQojIENPTkZJR19TRUNVUklUWV9JTkZJTklCQU5EIGlzIG5vdCBzZXQKQ09ORklHX1NFQ1VS SVRZX05FVFdPUktfWEZSTT15CkNPTkZJR19TRUNVUklUWV9QQVRIPXkKQ09ORklHX0lOVEVMX1RY VD15CkNPTkZJR19MU01fTU1BUF9NSU5fQUREUj02NTUzNQpDT05GSUdfSEFWRV9IQVJERU5FRF9V U0VSQ09QWV9BTExPQ0FUT1I9eQpDT05GSUdfSEFSREVORURfVVNFUkNPUFk9eQpDT05GSUdfSEFS REVORURfVVNFUkNPUFlfRkFMTEJBQ0s9eQojIENPTkZJR19IQVJERU5FRF9VU0VSQ09QWV9QQUdF U1BBTiBpcyBub3Qgc2V0CiMgQ09ORklHX0ZPUlRJRllfU09VUkNFIGlzIG5vdCBzZXQKIyBDT05G SUdfU1RBVElDX1VTRVJNT0RFSEVMUEVSIGlzIG5vdCBzZXQKQ09ORklHX1NFQ1VSSVRZX1NFTElO VVg9eQpDT05GSUdfU0VDVVJJVFlfU0VMSU5VWF9CT09UUEFSQU09eQojIENPTkZJR19TRUNVUklU WV9TRUxJTlVYX0RJU0FCTEUgaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlfU0VMSU5VWF9ERVZF TE9QPXkKQ09ORklHX1NFQ1VSSVRZX1NFTElOVVhfQVZDX1NUQVRTPXkKQ09ORklHX1NFQ1VSSVRZ X1NFTElOVVhfQ0hFQ0tSRVFQUk9UX1ZBTFVFPTEKQ09ORklHX1NFQ1VSSVRZX1NFTElOVVhfU0lE VEFCX0hBU0hfQklUUz05CkNPTkZJR19TRUNVUklUWV9TRUxJTlVYX1NJRDJTVFJfQ0FDSEVfU0la RT0yNTYKIyBDT05GSUdfU0VDVVJJVFlfU01BQ0sgaXMgbm90IHNldAojIENPTkZJR19TRUNVUklU WV9UT01PWU8gaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlfQVBQQVJNT1I9eQpDT05GSUdfU0VD VVJJVFlfQVBQQVJNT1JfSEFTSD15CkNPTkZJR19TRUNVUklUWV9BUFBBUk1PUl9IQVNIX0RFRkFV TFQ9eQojIENPTkZJR19TRUNVUklUWV9BUFBBUk1PUl9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklH X1NFQ1VSSVRZX0xPQURQSU4gaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlfWUFNQT15CiMgQ09O RklHX1NFQ1VSSVRZX1NBRkVTRVRJRCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFQ1VSSVRZX0xPQ0tE T1dOX0xTTSBpcyBub3Qgc2V0CkNPTkZJR19JTlRFR1JJVFk9eQpDT05GSUdfSU5URUdSSVRZX1NJ R05BVFVSRT15CkNPTkZJR19JTlRFR1JJVFlfQVNZTU1FVFJJQ19LRVlTPXkKQ09ORklHX0lOVEVH UklUWV9UUlVTVEVEX0tFWVJJTkc9eQojIENPTkZJR19JTlRFR1JJVFlfUExBVEZPUk1fS0VZUklO RyBpcyBub3Qgc2V0CkNPTkZJR19JTlRFR1JJVFlfQVVESVQ9eQpDT05GSUdfSU1BPXkKQ09ORklH X0lNQV9NRUFTVVJFX1BDUl9JRFg9MTAKQ09ORklHX0lNQV9MU01fUlVMRVM9eQojIENPTkZJR19J TUFfVEVNUExBVEUgaXMgbm90IHNldApDT05GSUdfSU1BX05HX1RFTVBMQVRFPXkKIyBDT05GSUdf SU1BX1NJR19URU1QTEFURSBpcyBub3Qgc2V0CkNPTkZJR19JTUFfREVGQVVMVF9URU1QTEFURT0i aW1hLW5nIgpDT05GSUdfSU1BX0RFRkFVTFRfSEFTSF9TSEExPXkKIyBDT05GSUdfSU1BX0RFRkFV TFRfSEFTSF9TSEEyNTYgaXMgbm90IHNldApDT05GSUdfSU1BX0RFRkFVTFRfSEFTSD0ic2hhMSIK IyBDT05GSUdfSU1BX1dSSVRFX1BPTElDWSBpcyBub3Qgc2V0CiMgQ09ORklHX0lNQV9SRUFEX1BP TElDWSBpcyBub3Qgc2V0CkNPTkZJR19JTUFfQVBQUkFJU0U9eQojIENPTkZJR19JTUFfQVJDSF9Q T0xJQ1kgaXMgbm90IHNldAojIENPTkZJR19JTUFfQVBQUkFJU0VfQlVJTERfUE9MSUNZIGlzIG5v dCBzZXQKQ09ORklHX0lNQV9BUFBSQUlTRV9CT09UUEFSQU09eQojIENPTkZJR19JTUFfQVBQUkFJ U0VfTU9EU0lHIGlzIG5vdCBzZXQKQ09ORklHX0lNQV9UUlVTVEVEX0tFWVJJTkc9eQojIENPTkZJ R19JTUFfQkxBQ0tMSVNUX0tFWVJJTkcgaXMgbm90IHNldAojIENPTkZJR19JTUFfTE9BRF9YNTA5 IGlzIG5vdCBzZXQKQ09ORklHX0lNQV9NRUFTVVJFX0FTWU1NRVRSSUNfS0VZUz15CkNPTkZJR19J TUFfUVVFVUVfRUFSTFlfQk9PVF9LRVlTPXkKQ09ORklHX0VWTT15CkNPTkZJR19FVk1fQVRUUl9G U1VVSUQ9eQojIENPTkZJR19FVk1fQUREX1hBVFRSUyBpcyBub3Qgc2V0CiMgQ09ORklHX0VWTV9M T0FEX1g1MDkgaXMgbm90IHNldApDT05GSUdfREVGQVVMVF9TRUNVUklUWV9TRUxJTlVYPXkKIyBD T05GSUdfREVGQVVMVF9TRUNVUklUWV9BUFBBUk1PUiBpcyBub3Qgc2V0CiMgQ09ORklHX0RFRkFV TFRfU0VDVVJJVFlfREFDIGlzIG5vdCBzZXQKQ09ORklHX0xTTT0ibG9ja2Rvd24seWFtYSxsb2Fk cGluLHNhZmVzZXRpZCxpbnRlZ3JpdHksc2VsaW51eCxzbWFjayx0b21veW8sYXBwYXJtb3IsYnBm IgoKIwojIEtlcm5lbCBoYXJkZW5pbmcgb3B0aW9ucwojCgojCiMgTWVtb3J5IGluaXRpYWxpemF0 aW9uCiMKQ09ORklHX0lOSVRfU1RBQ0tfTk9ORT15CiMgQ09ORklHX0dDQ19QTFVHSU5fU1RSVUNU TEVBS19VU0VSIGlzIG5vdCBzZXQKIyBDT05GSUdfR0NDX1BMVUdJTl9TVFJVQ1RMRUFLX0JZUkVG IGlzIG5vdCBzZXQKIyBDT05GSUdfR0NDX1BMVUdJTl9TVFJVQ1RMRUFLX0JZUkVGX0FMTCBpcyBu b3Qgc2V0CiMgQ09ORklHX0dDQ19QTFVHSU5fU1RBQ0tMRUFLIGlzIG5vdCBzZXQKIyBDT05GSUdf SU5JVF9PTl9BTExPQ19ERUZBVUxUX09OIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5JVF9PTl9GUkVF X0RFRkFVTFRfT04gaXMgbm90IHNldAojIGVuZCBvZiBNZW1vcnkgaW5pdGlhbGl6YXRpb24KIyBl bmQgb2YgS2VybmVsIGhhcmRlbmluZyBvcHRpb25zCiMgZW5kIG9mIFNlY3VyaXR5IG9wdGlvbnMK CkNPTkZJR19YT1JfQkxPQ0tTPW0KQ09ORklHX0FTWU5DX0NPUkU9bQpDT05GSUdfQVNZTkNfTUVN Q1BZPW0KQ09ORklHX0FTWU5DX1hPUj1tCkNPTkZJR19BU1lOQ19QUT1tCkNPTkZJR19BU1lOQ19S QUlENl9SRUNPVj1tCkNPTkZJR19DUllQVE89eQoKIwojIENyeXB0byBjb3JlIG9yIGhlbHBlcgoj CkNPTkZJR19DUllQVE9fQUxHQVBJPXkKQ09ORklHX0NSWVBUT19BTEdBUEkyPXkKQ09ORklHX0NS WVBUT19BRUFEPXkKQ09ORklHX0NSWVBUT19BRUFEMj15CkNPTkZJR19DUllQVE9fU0tDSVBIRVI9 eQpDT05GSUdfQ1JZUFRPX1NLQ0lQSEVSMj15CkNPTkZJR19DUllQVE9fSEFTSD15CkNPTkZJR19D UllQVE9fSEFTSDI9eQpDT05GSUdfQ1JZUFRPX1JORz15CkNPTkZJR19DUllQVE9fUk5HMj15CkNP TkZJR19DUllQVE9fUk5HX0RFRkFVTFQ9eQpDT05GSUdfQ1JZUFRPX0FLQ0lQSEVSMj15CkNPTkZJ R19DUllQVE9fQUtDSVBIRVI9eQpDT05GSUdfQ1JZUFRPX0tQUDI9eQpDT05GSUdfQ1JZUFRPX0tQ UD1tCkNPTkZJR19DUllQVE9fQUNPTVAyPXkKQ09ORklHX0NSWVBUT19NQU5BR0VSPXkKQ09ORklH X0NSWVBUT19NQU5BR0VSMj15CkNPTkZJR19DUllQVE9fVVNFUj1tCkNPTkZJR19DUllQVE9fTUFO QUdFUl9ESVNBQkxFX1RFU1RTPXkKQ09ORklHX0NSWVBUT19HRjEyOE1VTD15CkNPTkZJR19DUllQ VE9fTlVMTD15CkNPTkZJR19DUllQVE9fTlVMTDI9eQpDT05GSUdfQ1JZUFRPX1BDUllQVD1tCkNP TkZJR19DUllQVE9fQ1JZUFREPW0KQ09ORklHX0NSWVBUT19BVVRIRU5DPW0KQ09ORklHX0NSWVBU T19URVNUPW0KQ09ORklHX0NSWVBUT19TSU1EPW0KQ09ORklHX0NSWVBUT19HTFVFX0hFTFBFUl9Y ODY9bQpDT05GSUdfQ1JZUFRPX0VOR0lORT1tCgojCiMgUHVibGljLWtleSBjcnlwdG9ncmFwaHkK IwpDT05GSUdfQ1JZUFRPX1JTQT15CkNPTkZJR19DUllQVE9fREg9bQpDT05GSUdfQ1JZUFRPX0VD Qz1tCkNPTkZJR19DUllQVE9fRUNESD1tCiMgQ09ORklHX0NSWVBUT19FQ1JEU0EgaXMgbm90IHNl dAojIENPTkZJR19DUllQVE9fQ1VSVkUyNTUxOSBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19D VVJWRTI1NTE5X1g4NiBpcyBub3Qgc2V0CgojCiMgQXV0aGVudGljYXRlZCBFbmNyeXB0aW9uIHdp dGggQXNzb2NpYXRlZCBEYXRhCiMKQ09ORklHX0NSWVBUT19DQ009bQpDT05GSUdfQ1JZUFRPX0dD TT15CiMgQ09ORklHX0NSWVBUT19DSEFDSEEyMFBPTFkxMzA1IGlzIG5vdCBzZXQKIyBDT05GSUdf Q1JZUFRPX0FFR0lTMTI4IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0FFR0lTMTI4X0FFU05J X1NTRTIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1NFUUlWPXkKQ09ORklHX0NSWVBUT19FQ0hB SU5JVj1tCgojCiMgQmxvY2sgbW9kZXMKIwpDT05GSUdfQ1JZUFRPX0NCQz15CiMgQ09ORklHX0NS WVBUT19DRkIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0NUUj15CkNPTkZJR19DUllQVE9fQ1RT PW0KQ09ORklHX0NSWVBUT19FQ0I9eQpDT05GSUdfQ1JZUFRPX0xSVz1tCiMgQ09ORklHX0NSWVBU T19PRkIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1BDQkM9bQpDT05GSUdfQ1JZUFRPX1hUUz1t CiMgQ09ORklHX0NSWVBUT19LRVlXUkFQIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX05IUE9M WTEzMDVfU1NFMiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19OSFBPTFkxMzA1X0FWWDIgaXMg bm90IHNldAojIENPTkZJR19DUllQVE9fQURJQU5UVU0gaXMgbm90IHNldApDT05GSUdfQ1JZUFRP X0VTU0lWPW0KCiMKIyBIYXNoIG1vZGVzCiMKQ09ORklHX0NSWVBUT19DTUFDPW0KQ09ORklHX0NS WVBUT19ITUFDPXkKQ09ORklHX0NSWVBUT19YQ0JDPW0KQ09ORklHX0NSWVBUT19WTUFDPW0KCiMK IyBEaWdlc3QKIwpDT05GSUdfQ1JZUFRPX0NSQzMyQz15CkNPTkZJR19DUllQVE9fQ1JDMzJDX0lO VEVMPW0KQ09ORklHX0NSWVBUT19DUkMzMj1tCkNPTkZJR19DUllQVE9fQ1JDMzJfUENMTVVMPW0K Q09ORklHX0NSWVBUT19YWEhBU0g9bQpDT05GSUdfQ1JZUFRPX0JMQUtFMkI9bQojIENPTkZJR19D UllQVE9fQkxBS0UyUyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19CTEFLRTJTX1g4NiBpcyBu b3Qgc2V0CkNPTkZJR19DUllQVE9fQ1JDVDEwRElGPXkKQ09ORklHX0NSWVBUT19DUkNUMTBESUZf UENMTVVMPW0KQ09ORklHX0NSWVBUT19HSEFTSD15CiMgQ09ORklHX0NSWVBUT19QT0xZMTMwNSBp cyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19QT0xZMTMwNV9YODZfNjQgaXMgbm90IHNldApDT05G SUdfQ1JZUFRPX01END1tCkNPTkZJR19DUllQVE9fTUQ1PXkKQ09ORklHX0NSWVBUT19NSUNIQUVM X01JQz1tCkNPTkZJR19DUllQVE9fUk1EMTI4PW0KQ09ORklHX0NSWVBUT19STUQxNjA9bQpDT05G SUdfQ1JZUFRPX1JNRDI1Nj1tCkNPTkZJR19DUllQVE9fUk1EMzIwPW0KQ09ORklHX0NSWVBUT19T SEExPXkKQ09ORklHX0NSWVBUT19TSEExX1NTU0UzPXkKQ09ORklHX0NSWVBUT19TSEEyNTZfU1NT RTM9eQpDT05GSUdfQ1JZUFRPX1NIQTUxMl9TU1NFMz1tCkNPTkZJR19DUllQVE9fU0hBMjU2PXkK Q09ORklHX0NSWVBUT19TSEE1MTI9bQojIENPTkZJR19DUllQVE9fU0hBMyBpcyBub3Qgc2V0CiMg Q09ORklHX0NSWVBUT19TTTMgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fU1RSRUVCT0cgaXMg bm90IHNldApDT05GSUdfQ1JZUFRPX1RHUjE5Mj1tCkNPTkZJR19DUllQVE9fV1A1MTI9bQpDT05G SUdfQ1JZUFRPX0dIQVNIX0NMTVVMX05JX0lOVEVMPW0KCiMKIyBDaXBoZXJzCiMKQ09ORklHX0NS WVBUT19BRVM9eQojIENPTkZJR19DUllQVE9fQUVTX1RJIGlzIG5vdCBzZXQKQ09ORklHX0NSWVBU T19BRVNfTklfSU5URUw9bQpDT05GSUdfQ1JZUFRPX0FOVUJJUz1tCkNPTkZJR19DUllQVE9fQVJD ND1tCkNPTkZJR19DUllQVE9fQkxPV0ZJU0g9bQpDT05GSUdfQ1JZUFRPX0JMT1dGSVNIX0NPTU1P Tj1tCkNPTkZJR19DUllQVE9fQkxPV0ZJU0hfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19DQU1FTExJ QT1tCkNPTkZJR19DUllQVE9fQ0FNRUxMSUFfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19DQU1FTExJ QV9BRVNOSV9BVlhfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19DQU1FTExJQV9BRVNOSV9BVlgyX1g4 Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FTVF9DT01NT049bQpDT05GSUdfQ1JZUFRPX0NBU1Q1PW0K Q09ORklHX0NSWVBUT19DQVNUNV9BVlhfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19DQVNUNj1tCkNP TkZJR19DUllQVE9fQ0FTVDZfQVZYX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fREVTPW0KIyBDT05G SUdfQ1JZUFRPX0RFUzNfRURFX1g4Nl82NCBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fRkNSWVBU PW0KQ09ORklHX0NSWVBUT19LSEFaQUQ9bQpDT05GSUdfQ1JZUFRPX1NBTFNBMjA9bQojIENPTkZJ R19DUllQVE9fQ0hBQ0hBMjAgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQ0hBQ0hBMjBfWDg2 XzY0IGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19TRUVEPW0KQ09ORklHX0NSWVBUT19TRVJQRU5U PW0KQ09ORklHX0NSWVBUT19TRVJQRU5UX1NTRTJfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19TRVJQ RU5UX0FWWF9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX1NFUlBFTlRfQVZYMl9YODZfNjQ9bQojIENP TkZJR19DUllQVE9fU000IGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19URUE9bQpDT05GSUdfQ1JZ UFRPX1RXT0ZJU0g9bQpDT05GSUdfQ1JZUFRPX1RXT0ZJU0hfQ09NTU9OPW0KQ09ORklHX0NSWVBU T19UV09GSVNIX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fVFdPRklTSF9YODZfNjRfM1dBWT1tCkNP TkZJR19DUllQVE9fVFdPRklTSF9BVlhfWDg2XzY0PW0KCiMKIyBDb21wcmVzc2lvbgojCkNPTkZJ R19DUllQVE9fREVGTEFURT15CkNPTkZJR19DUllQVE9fTFpPPXkKIyBDT05GSUdfQ1JZUFRPXzg0 MiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19MWjQgaXMgbm90IHNldAojIENPTkZJR19DUllQ VE9fTFo0SEMgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fWlNURCBpcyBub3Qgc2V0CgojCiMg UmFuZG9tIE51bWJlciBHZW5lcmF0aW9uCiMKQ09ORklHX0NSWVBUT19BTlNJX0NQUk5HPW0KQ09O RklHX0NSWVBUT19EUkJHX01FTlU9eQpDT05GSUdfQ1JZUFRPX0RSQkdfSE1BQz15CkNPTkZJR19D UllQVE9fRFJCR19IQVNIPXkKQ09ORklHX0NSWVBUT19EUkJHX0NUUj15CkNPTkZJR19DUllQVE9f RFJCRz15CkNPTkZJR19DUllQVE9fSklUVEVSRU5UUk9QWT15CkNPTkZJR19DUllQVE9fVVNFUl9B UEk9eQpDT05GSUdfQ1JZUFRPX1VTRVJfQVBJX0hBU0g9eQpDT05GSUdfQ1JZUFRPX1VTRVJfQVBJ X1NLQ0lQSEVSPXkKQ09ORklHX0NSWVBUT19VU0VSX0FQSV9STkc9bQojIENPTkZJR19DUllQVE9f VVNFUl9BUElfQUVBRCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19TVEFUUyBpcyBub3Qgc2V0 CkNPTkZJR19DUllQVE9fSEFTSF9JTkZPPXkKCiMKIyBDcnlwdG8gbGlicmFyeSByb3V0aW5lcwoj CkNPTkZJR19DUllQVE9fTElCX0FFUz15CkNPTkZJR19DUllQVE9fTElCX0FSQzQ9bQojIENPTkZJ R19DUllQVE9fTElCX0JMQUtFMlMgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fTElCX0NIQUNI QSBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19MSUJfQ1VSVkUyNTUxOSBpcyBub3Qgc2V0CkNP TkZJR19DUllQVE9fTElCX0RFUz1tCkNPTkZJR19DUllQVE9fTElCX1BPTFkxMzA1X1JTSVpFPTEx CiMgQ09ORklHX0NSWVBUT19MSUJfUE9MWTEzMDUgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9f TElCX0NIQUNIQTIwUE9MWTEzMDUgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0xJQl9TSEEyNTY9 eQpDT05GSUdfQ1JZUFRPX0hXPXkKQ09ORklHX0NSWVBUT19ERVZfUEFETE9DSz1tCkNPTkZJR19D UllQVE9fREVWX1BBRExPQ0tfQUVTPW0KQ09ORklHX0NSWVBUT19ERVZfUEFETE9DS19TSEE9bQoj IENPTkZJR19DUllQVE9fREVWX0FUTUVMX0VDQyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19E RVZfQVRNRUxfU0hBMjA0QSBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fREVWX0NDUD15CkNPTkZJ R19DUllQVE9fREVWX0NDUF9ERD1tCkNPTkZJR19DUllQVE9fREVWX1NQX0NDUD15CkNPTkZJR19D UllQVE9fREVWX0NDUF9DUllQVE89bQpDT05GSUdfQ1JZUFRPX0RFVl9TUF9QU1A9eQojIENPTkZJ R19DUllQVE9fREVWX0NDUF9ERUJVR0ZTIGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19ERVZfUUFU PW0KQ09ORklHX0NSWVBUT19ERVZfUUFUX0RIODk1eENDPW0KQ09ORklHX0NSWVBUT19ERVZfUUFU X0MzWFhYPW0KQ09ORklHX0NSWVBUT19ERVZfUUFUX0M2Mlg9bQpDT05GSUdfQ1JZUFRPX0RFVl9R QVRfREg4OTV4Q0NWRj1tCkNPTkZJR19DUllQVE9fREVWX1FBVF9DM1hYWFZGPW0KQ09ORklHX0NS WVBUT19ERVZfUUFUX0M2MlhWRj1tCiMgQ09ORklHX0NSWVBUT19ERVZfTklUUk9YX0NOTjU1WFgg aXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0RFVl9DSEVMU0lPPW0KQ09ORklHX0NSWVBUT19ERVZf VklSVElPPW0KIyBDT05GSUdfQ1JZUFRPX0RFVl9TQUZFWENFTCBpcyBub3Qgc2V0CiMgQ09ORklH X0NSWVBUT19ERVZfQU1MT0dJQ19HWEwgaXMgbm90IHNldApDT05GSUdfQVNZTU1FVFJJQ19LRVlf VFlQRT15CkNPTkZJR19BU1lNTUVUUklDX1BVQkxJQ19LRVlfU1VCVFlQRT15CiMgQ09ORklHX0FT WU1NRVRSSUNfVFBNX0tFWV9TVUJUWVBFIGlzIG5vdCBzZXQKQ09ORklHX1g1MDlfQ0VSVElGSUNB VEVfUEFSU0VSPXkKIyBDT05GSUdfUEtDUzhfUFJJVkFURV9LRVlfUEFSU0VSIGlzIG5vdCBzZXQK Q09ORklHX1BLQ1M3X01FU1NBR0VfUEFSU0VSPXkKIyBDT05GSUdfUEtDUzdfVEVTVF9LRVkgaXMg bm90IHNldApDT05GSUdfU0lHTkVEX1BFX0ZJTEVfVkVSSUZJQ0FUSU9OPXkKCiMKIyBDZXJ0aWZp Y2F0ZXMgZm9yIHNpZ25hdHVyZSBjaGVja2luZwojCkNPTkZJR19NT0RVTEVfU0lHX0tFWT0iY2Vy dHMvc2lnbmluZ19rZXkucGVtIgpDT05GSUdfU1lTVEVNX1RSVVNURURfS0VZUklORz15CkNPTkZJ R19TWVNURU1fVFJVU1RFRF9LRVlTPSIiCiMgQ09ORklHX1NZU1RFTV9FWFRSQV9DRVJUSUZJQ0FU RSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFQ09OREFSWV9UUlVTVEVEX0tFWVJJTkcgaXMgbm90IHNl dApDT05GSUdfU1lTVEVNX0JMQUNLTElTVF9LRVlSSU5HPXkKQ09ORklHX1NZU1RFTV9CTEFDS0xJ U1RfSEFTSF9MSVNUPSIiCiMgZW5kIG9mIENlcnRpZmljYXRlcyBmb3Igc2lnbmF0dXJlIGNoZWNr aW5nCgpDT05GSUdfQklOQVJZX1BSSU5URj15CgojCiMgTGlicmFyeSByb3V0aW5lcwojCkNPTkZJ R19SQUlENl9QUT1tCkNPTkZJR19SQUlENl9QUV9CRU5DSE1BUks9eQojIENPTkZJR19QQUNLSU5H IGlzIG5vdCBzZXQKQ09ORklHX0JJVFJFVkVSU0U9eQpDT05GSUdfR0VORVJJQ19TVFJOQ1BZX0ZS T01fVVNFUj15CkNPTkZJR19HRU5FUklDX1NUUk5MRU5fVVNFUj15CkNPTkZJR19HRU5FUklDX05F VF9VVElMUz15CkNPTkZJR19HRU5FUklDX0ZJTkRfRklSU1RfQklUPXkKQ09ORklHX0NPUkRJQz1t CkNPTkZJR19QUklNRV9OVU1CRVJTPW0KQ09ORklHX1JBVElPTkFMPXkKQ09ORklHX0dFTkVSSUNf UENJX0lPTUFQPXkKQ09ORklHX0dFTkVSSUNfSU9NQVA9eQpDT05GSUdfQVJDSF9VU0VfQ01QWENI R19MT0NLUkVGPXkKQ09ORklHX0FSQ0hfSEFTX0ZBU1RfTVVMVElQTElFUj15CkNPTkZJR19DUkNf Q0NJVFQ9eQpDT05GSUdfQ1JDMTY9eQpDT05GSUdfQ1JDX1QxMERJRj15CkNPTkZJR19DUkNfSVRV X1Q9bQpDT05GSUdfQ1JDMzI9eQojIENPTkZJR19DUkMzMl9TRUxGVEVTVCBpcyBub3Qgc2V0CkNP TkZJR19DUkMzMl9TTElDRUJZOD15CiMgQ09ORklHX0NSQzMyX1NMSUNFQlk0IGlzIG5vdCBzZXQK IyBDT05GSUdfQ1JDMzJfU0FSV0FURSBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQzMyX0JJVCBpcyBu b3Qgc2V0CiMgQ09ORklHX0NSQzY0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JDNCBpcyBub3Qgc2V0 CiMgQ09ORklHX0NSQzcgaXMgbm90IHNldApDT05GSUdfTElCQ1JDMzJDPW0KQ09ORklHX0NSQzg9 bQpDT05GSUdfWFhIQVNIPXkKIyBDT05GSUdfUkFORE9NMzJfU0VMRlRFU1QgaXMgbm90IHNldApD T05GSUdfWkxJQl9JTkZMQVRFPXkKQ09ORklHX1pMSUJfREVGTEFURT15CkNPTkZJR19MWk9fQ09N UFJFU1M9eQpDT05GSUdfTFpPX0RFQ09NUFJFU1M9eQpDT05GSUdfTFo0X0RFQ09NUFJFU1M9eQpD T05GSUdfWlNURF9DT01QUkVTUz1tCkNPTkZJR19aU1REX0RFQ09NUFJFU1M9bQpDT05GSUdfWFpf REVDPXkKQ09ORklHX1haX0RFQ19YODY9eQpDT05GSUdfWFpfREVDX1BPV0VSUEM9eQpDT05GSUdf WFpfREVDX0lBNjQ9eQpDT05GSUdfWFpfREVDX0FSTT15CkNPTkZJR19YWl9ERUNfQVJNVEhVTUI9 eQpDT05GSUdfWFpfREVDX1NQQVJDPXkKQ09ORklHX1haX0RFQ19CQ0o9eQojIENPTkZJR19YWl9E RUNfVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19ERUNPTVBSRVNTX0daSVA9eQpDT05GSUdfREVDT01Q UkVTU19CWklQMj15CkNPTkZJR19ERUNPTVBSRVNTX0xaTUE9eQpDT05GSUdfREVDT01QUkVTU19Y Wj15CkNPTkZJR19ERUNPTVBSRVNTX0xaTz15CkNPTkZJR19ERUNPTVBSRVNTX0xaND15CkNPTkZJ R19HRU5FUklDX0FMTE9DQVRPUj15CkNPTkZJR19SRUVEX1NPTE9NT049bQpDT05GSUdfUkVFRF9T T0xPTU9OX0VOQzg9eQpDT05GSUdfUkVFRF9TT0xPTU9OX0RFQzg9eQpDT05GSUdfVEVYVFNFQVJD SD15CkNPTkZJR19URVhUU0VBUkNIX0tNUD1tCkNPTkZJR19URVhUU0VBUkNIX0JNPW0KQ09ORklH X1RFWFRTRUFSQ0hfRlNNPW0KQ09ORklHX0JUUkVFPXkKQ09ORklHX0lOVEVSVkFMX1RSRUU9eQpD T05GSUdfWEFSUkFZX01VTFRJPXkKQ09ORklHX0FTU09DSUFUSVZFX0FSUkFZPXkKQ09ORklHX0hB U19JT01FTT15CkNPTkZJR19IQVNfSU9QT1JUX01BUD15CkNPTkZJR19IQVNfRE1BPXkKQ09ORklH X05FRURfU0dfRE1BX0xFTkdUSD15CkNPTkZJR19ORUVEX0RNQV9NQVBfU1RBVEU9eQpDT05GSUdf QVJDSF9ETUFfQUREUl9UXzY0QklUPXkKQ09ORklHX0FSQ0hfSEFTX0ZPUkNFX0RNQV9VTkVOQ1JZ UFRFRD15CkNPTkZJR19ETUFfVklSVF9PUFM9eQpDT05GSUdfU1dJT1RMQj15CkNPTkZJR19ETUFf Q01BPXkKCiMKIyBEZWZhdWx0IGNvbnRpZ3VvdXMgbWVtb3J5IGFyZWEgc2l6ZToKIwpDT05GSUdf Q01BX1NJWkVfTUJZVEVTPTIwMApDT05GSUdfQ01BX1NJWkVfU0VMX01CWVRFUz15CiMgQ09ORklH X0NNQV9TSVpFX1NFTF9QRVJDRU5UQUdFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ01BX1NJWkVfU0VM X01JTiBpcyBub3Qgc2V0CiMgQ09ORklHX0NNQV9TSVpFX1NFTF9NQVggaXMgbm90IHNldApDT05G SUdfQ01BX0FMSUdOTUVOVD04CiMgQ09ORklHX0RNQV9BUElfREVCVUcgaXMgbm90IHNldApDT05G SUdfU0dMX0FMTE9DPXkKQ09ORklHX0lPTU1VX0hFTFBFUj15CkNPTkZJR19DSEVDS19TSUdOQVRV UkU9eQpDT05GSUdfQ1BVTUFTS19PRkZTVEFDSz15CkNPTkZJR19DUFVfUk1BUD15CkNPTkZJR19E UUw9eQpDT05GSUdfR0xPQj15CiMgQ09ORklHX0dMT0JfU0VMRlRFU1QgaXMgbm90IHNldApDT05G SUdfTkxBVFRSPXkKQ09ORklHX0NMWl9UQUI9eQpDT05GSUdfSVJRX1BPTEw9eQpDT05GSUdfTVBJ TElCPXkKQ09ORklHX1NJR05BVFVSRT15CkNPTkZJR19ESU1MSUI9eQpDT05GSUdfT0lEX1JFR0lT VFJZPXkKQ09ORklHX1VDUzJfU1RSSU5HPXkKQ09ORklHX0hBVkVfR0VORVJJQ19WRFNPPXkKQ09O RklHX0dFTkVSSUNfR0VUVElNRU9GREFZPXkKQ09ORklHX0dFTkVSSUNfVkRTT19USU1FX05TPXkK Q09ORklHX0ZPTlRfU1VQUE9SVD15CiMgQ09ORklHX0ZPTlRTIGlzIG5vdCBzZXQKQ09ORklHX0ZP TlRfOHg4PXkKQ09ORklHX0ZPTlRfOHgxNj15CkNPTkZJR19TR19QT09MPXkKQ09ORklHX0FSQ0hf SEFTX1BNRU1fQVBJPXkKQ09ORklHX01FTVJFR0lPTj15CkNPTkZJR19BUkNIX0hBU19VQUNDRVNT X0ZMVVNIQ0FDSEU9eQpDT05GSUdfQVJDSF9IQVNfVUFDQ0VTU19NQ1NBRkU9eQpDT05GSUdfQVJD SF9TVEFDS1dBTEs9eQpDT05GSUdfU0JJVE1BUD15CiMgQ09ORklHX1NUUklOR19TRUxGVEVTVCBp cyBub3Qgc2V0CiMgZW5kIG9mIExpYnJhcnkgcm91dGluZXMKCiMKIyBLZXJuZWwgaGFja2luZwoj CgojCiMgcHJpbnRrIGFuZCBkbWVzZyBvcHRpb25zCiMKQ09ORklHX1BSSU5US19USU1FPXkKIyBD T05GSUdfUFJJTlRLX0NBTExFUiBpcyBub3Qgc2V0CkNPTkZJR19DT05TT0xFX0xPR0xFVkVMX0RF RkFVTFQ9NwpDT05GSUdfQ09OU09MRV9MT0dMRVZFTF9RVUlFVD00CkNPTkZJR19NRVNTQUdFX0xP R0xFVkVMX0RFRkFVTFQ9NApDT05GSUdfQk9PVF9QUklOVEtfREVMQVk9eQpDT05GSUdfRFlOQU1J Q19ERUJVRz15CkNPTkZJR19TWU1CT0xJQ19FUlJOQU1FPXkKQ09ORklHX0RFQlVHX0JVR1ZFUkJP U0U9eQojIGVuZCBvZiBwcmludGsgYW5kIGRtZXNnIG9wdGlvbnMKCiMKIyBDb21waWxlLXRpbWUg Y2hlY2tzIGFuZCBjb21waWxlciBvcHRpb25zCiMKQ09ORklHX0RFQlVHX0lORk89eQpDT05GSUdf REVCVUdfSU5GT19SRURVQ0VEPXkKIyBDT05GSUdfREVCVUdfSU5GT19TUExJVCBpcyBub3Qgc2V0 CiMgQ09ORklHX0RFQlVHX0lORk9fRFdBUkY0IGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfSU5G T19CVEYgaXMgbm90IHNldAojIENPTkZJR19HREJfU0NSSVBUUyBpcyBub3Qgc2V0CkNPTkZJR19F TkFCTEVfTVVTVF9DSEVDSz15CkNPTkZJR19GUkFNRV9XQVJOPTIwNDgKQ09ORklHX1NUUklQX0FT TV9TWU1TPXkKIyBDT05GSUdfUkVBREFCTEVfQVNNIGlzIG5vdCBzZXQKIyBDT05GSUdfSEVBREVS U19JTlNUQUxMIGlzIG5vdCBzZXQKQ09ORklHX09QVElNSVpFX0lOTElOSU5HPXkKQ09ORklHX0RF QlVHX1NFQ1RJT05fTUlTTUFUQ0g9eQpDT05GSUdfU0VDVElPTl9NSVNNQVRDSF9XQVJOX09OTFk9 eQpDT05GSUdfU1RBQ0tfVkFMSURBVElPTj15CiMgQ09ORklHX0RFQlVHX0ZPUkNFX1dFQUtfUEVS X0NQVSBpcyBub3Qgc2V0CiMgZW5kIG9mIENvbXBpbGUtdGltZSBjaGVja3MgYW5kIGNvbXBpbGVy IG9wdGlvbnMKCiMKIyBHZW5lcmljIEtlcm5lbCBEZWJ1Z2dpbmcgSW5zdHJ1bWVudHMKIwpDT05G SUdfTUFHSUNfU1lTUlE9eQpDT05GSUdfTUFHSUNfU1lTUlFfREVGQVVMVF9FTkFCTEU9MHgxCkNP TkZJR19NQUdJQ19TWVNSUV9TRVJJQUw9eQpDT05GSUdfTUFHSUNfU1lTUlFfU0VSSUFMX1NFUVVF TkNFPSIiCkNPTkZJR19ERUJVR19GUz15CkNPTkZJR19IQVZFX0FSQ0hfS0dEQj15CiMgQ09ORklH X0tHREIgaXMgbm90IHNldApDT05GSUdfQVJDSF9IQVNfVUJTQU5fU0FOSVRJWkVfQUxMPXkKIyBD T05GSUdfVUJTQU4gaXMgbm90IHNldApDT05GSUdfVUJTQU5fQUxJR05NRU5UPXkKIyBlbmQgb2Yg R2VuZXJpYyBLZXJuZWwgRGVidWdnaW5nIEluc3RydW1lbnRzCgpDT05GSUdfREVCVUdfS0VSTkVM PXkKQ09ORklHX0RFQlVHX01JU0M9eQoKIwojIE1lbW9yeSBEZWJ1Z2dpbmcKIwojIENPTkZJR19Q QUdFX0VYVEVOU0lPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1BBR0VBTExPQyBpcyBub3Qg c2V0CiMgQ09ORklHX1BBR0VfT1dORVIgaXMgbm90IHNldAojIENPTkZJR19QQUdFX1BPSVNPTklO RyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1BBR0VfUkVGIGlzIG5vdCBzZXQKQ09ORklHX0RF QlVHX1JPREFUQV9URVNUPXkKQ09ORklHX0dFTkVSSUNfUFREVU1QPXkKIyBDT05GSUdfUFREVU1Q X0RFQlVHRlMgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19PQkpFQ1RTIGlzIG5vdCBzZXQKIyBD T05GSUdfU0xVQl9ERUJVR19PTiBpcyBub3Qgc2V0CiMgQ09ORklHX1NMVUJfU1RBVFMgaXMgbm90 IHNldApDT05GSUdfSEFWRV9ERUJVR19LTUVNTEVBSz15CiMgQ09ORklHX0RFQlVHX0tNRU1MRUFL IGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfU1RBQ0tfVVNBR0UgaXMgbm90IHNldAojIENPTkZJ R19TQ0hFRF9TVEFDS19FTkRfQ0hFQ0sgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19WTSBpcyBu b3Qgc2V0CkNPTkZJR19BUkNIX0hBU19ERUJVR19WSVJUVUFMPXkKIyBDT05GSUdfREVCVUdfVklS VFVBTCBpcyBub3Qgc2V0CkNPTkZJR19ERUJVR19NRU1PUllfSU5JVD15CkNPTkZJR19NRU1PUllf Tk9USUZJRVJfRVJST1JfSU5KRUNUPW0KIyBDT05GSUdfREVCVUdfUEVSX0NQVV9NQVBTIGlzIG5v dCBzZXQKQ09ORklHX0hBVkVfQVJDSF9LQVNBTj15CkNPTkZJR19IQVZFX0FSQ0hfS0FTQU5fVk1B TExPQz15CkNPTkZJR19DQ19IQVNfS0FTQU5fR0VORVJJQz15CiMgQ09ORklHX0tBU0FOIGlzIG5v dCBzZXQKQ09ORklHX0tBU0FOX1NUQUNLPTEKIyBlbmQgb2YgTWVtb3J5IERlYnVnZ2luZwoKQ09O RklHX0RFQlVHX1NISVJRPXkKCiMKIyBEZWJ1ZyBPb3BzLCBMb2NrdXBzIGFuZCBIYW5ncwojCkNP TkZJR19QQU5JQ19PTl9PT1BTPXkKQ09ORklHX1BBTklDX09OX09PUFNfVkFMVUU9MQpDT05GSUdf UEFOSUNfVElNRU9VVD0wCkNPTkZJR19MT0NLVVBfREVURUNUT1I9eQpDT05GSUdfU09GVExPQ0tV UF9ERVRFQ1RPUj15CiMgQ09ORklHX0JPT1RQQVJBTV9TT0ZUTE9DS1VQX1BBTklDIGlzIG5vdCBz ZXQKQ09ORklHX0JPT1RQQVJBTV9TT0ZUTE9DS1VQX1BBTklDX1ZBTFVFPTAKQ09ORklHX0hBUkRM T0NLVVBfREVURUNUT1JfUEVSRj15CkNPTkZJR19IQVJETE9DS1VQX0NIRUNLX1RJTUVTVEFNUD15 CkNPTkZJR19IQVJETE9DS1VQX0RFVEVDVE9SPXkKQ09ORklHX0JPT1RQQVJBTV9IQVJETE9DS1VQ X1BBTklDPXkKQ09ORklHX0JPT1RQQVJBTV9IQVJETE9DS1VQX1BBTklDX1ZBTFVFPTEKIyBDT05G SUdfREVURUNUX0hVTkdfVEFTSyBpcyBub3Qgc2V0CiMgQ09ORklHX1dRX1dBVENIRE9HIGlzIG5v dCBzZXQKIyBlbmQgb2YgRGVidWcgT29wcywgTG9ja3VwcyBhbmQgSGFuZ3MKCiMKIyBTY2hlZHVs ZXIgRGVidWdnaW5nCiMKQ09ORklHX1NDSEVEX0RFQlVHPXkKQ09ORklHX1NDSEVEX0lORk89eQpD T05GSUdfU0NIRURTVEFUUz15CiMgZW5kIG9mIFNjaGVkdWxlciBEZWJ1Z2dpbmcKCiMgQ09ORklH X0RFQlVHX1RJTUVLRUVQSU5HIGlzIG5vdCBzZXQKCiMKIyBMb2NrIERlYnVnZ2luZyAoc3Bpbmxv Y2tzLCBtdXRleGVzLCBldGMuLi4pCiMKQ09ORklHX0xPQ0tfREVCVUdHSU5HX1NVUFBPUlQ9eQoj IENPTkZJR19QUk9WRV9MT0NLSU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfTE9DS19TVEFUIGlzIG5v dCBzZXQKIyBDT05GSUdfREVCVUdfUlRfTVVURVhFUyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVH X1NQSU5MT0NLIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfTVVURVhFUyBpcyBub3Qgc2V0CiMg Q09ORklHX0RFQlVHX1dXX01VVEVYX1NMT1dQQVRIIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdf UldTRU1TIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfTE9DS19BTExPQyBpcyBub3Qgc2V0CkNP TkZJR19ERUJVR19BVE9NSUNfU0xFRVA9eQojIENPTkZJR19ERUJVR19MT0NLSU5HX0FQSV9TRUxG VEVTVFMgaXMgbm90IHNldApDT05GSUdfTE9DS19UT1JUVVJFX1RFU1Q9bQpDT05GSUdfV1dfTVVU RVhfU0VMRlRFU1Q9bQojIGVuZCBvZiBMb2NrIERlYnVnZ2luZyAoc3BpbmxvY2tzLCBtdXRleGVz LCBldGMuLi4pCgpDT05GSUdfU1RBQ0tUUkFDRT15CiMgQ09ORklHX1dBUk5fQUxMX1VOU0VFREVE X1JBTkRPTSBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0tPQkpFQ1QgaXMgbm90IHNldAoKIwoj IERlYnVnIGtlcm5lbCBkYXRhIHN0cnVjdHVyZXMKIwpDT05GSUdfREVCVUdfTElTVD15CiMgQ09O RklHX0RFQlVHX1BMSVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfU0cgaXMgbm90IHNldAoj IENPTkZJR19ERUJVR19OT1RJRklFUlMgaXMgbm90IHNldAojIENPTkZJR19CVUdfT05fREFUQV9D T1JSVVBUSU9OIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGVidWcga2VybmVsIGRhdGEgc3RydWN0dXJl cwoKIyBDT05GSUdfREVCVUdfQ1JFREVOVElBTFMgaXMgbm90IHNldAoKIwojIFJDVSBEZWJ1Z2dp bmcKIwpDT05GSUdfVE9SVFVSRV9URVNUPW0KQ09ORklHX1JDVV9QRVJGX1RFU1Q9bQpDT05GSUdf UkNVX1RPUlRVUkVfVEVTVD1tCkNPTkZJR19SQ1VfQ1BVX1NUQUxMX1RJTUVPVVQ9NjAKIyBDT05G SUdfUkNVX1RSQUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfUkNVX0VRU19ERUJVRyBpcyBub3Qgc2V0 CiMgZW5kIG9mIFJDVSBEZWJ1Z2dpbmcKCiMgQ09ORklHX0RFQlVHX1dRX0ZPUkNFX1JSX0NQVSBp cyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0JMT0NLX0VYVF9ERVZUIGlzIG5vdCBzZXQKIyBDT05G SUdfQ1BVX0hPVFBMVUdfU1RBVEVfQ09OVFJPTCBpcyBub3Qgc2V0CkNPTkZJR19MQVRFTkNZVE9Q PXkKQ09ORklHX1VTRVJfU1RBQ0tUUkFDRV9TVVBQT1JUPXkKQ09ORklHX05PUF9UUkFDRVI9eQpD T05GSUdfSEFWRV9GVU5DVElPTl9UUkFDRVI9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9HUkFQSF9U UkFDRVI9eQpDT05GSUdfSEFWRV9EWU5BTUlDX0ZUUkFDRT15CkNPTkZJR19IQVZFX0RZTkFNSUNf RlRSQUNFX1dJVEhfUkVHUz15CkNPTkZJR19IQVZFX0RZTkFNSUNfRlRSQUNFX1dJVEhfRElSRUNU X0NBTExTPXkKQ09ORklHX0hBVkVfRlRSQUNFX01DT1VOVF9SRUNPUkQ9eQpDT05GSUdfSEFWRV9T WVNDQUxMX1RSQUNFUE9JTlRTPXkKQ09ORklHX0hBVkVfRkVOVFJZPXkKQ09ORklHX0hBVkVfQ19S RUNPUkRNQ09VTlQ9eQpDT05GSUdfVFJBQ0VSX01BWF9UUkFDRT15CkNPTkZJR19UUkFDRV9DTE9D Sz15CkNPTkZJR19SSU5HX0JVRkZFUj15CkNPTkZJR19FVkVOVF9UUkFDSU5HPXkKQ09ORklHX0NP TlRFWFRfU1dJVENIX1RSQUNFUj15CkNPTkZJR19SSU5HX0JVRkZFUl9BTExPV19TV0FQPXkKQ09O RklHX1RSQUNJTkc9eQpDT05GSUdfR0VORVJJQ19UUkFDRVI9eQpDT05GSUdfVFJBQ0lOR19TVVBQ T1JUPXkKQ09ORklHX0ZUUkFDRT15CiMgQ09ORklHX0JPT1RUSU1FX1RSQUNJTkcgaXMgbm90IHNl dApDT05GSUdfRlVOQ1RJT05fVFJBQ0VSPXkKQ09ORklHX0ZVTkNUSU9OX0dSQVBIX1RSQUNFUj15 CkNPTkZJR19EWU5BTUlDX0ZUUkFDRT15CkNPTkZJR19EWU5BTUlDX0ZUUkFDRV9XSVRIX1JFR1M9 eQpDT05GSUdfRFlOQU1JQ19GVFJBQ0VfV0lUSF9ESVJFQ1RfQ0FMTFM9eQpDT05GSUdfRlVOQ1RJ T05fUFJPRklMRVI9eQpDT05GSUdfU1RBQ0tfVFJBQ0VSPXkKIyBDT05GSUdfUFJFRU1QVElSUV9F VkVOVFMgaXMgbm90IHNldAojIENPTkZJR19JUlFTT0ZGX1RSQUNFUiBpcyBub3Qgc2V0CkNPTkZJ R19TQ0hFRF9UUkFDRVI9eQpDT05GSUdfSFdMQVRfVFJBQ0VSPXkKIyBDT05GSUdfTU1JT1RSQUNF IGlzIG5vdCBzZXQKQ09ORklHX0ZUUkFDRV9TWVNDQUxMUz15CkNPTkZJR19UUkFDRVJfU05BUFNI T1Q9eQojIENPTkZJR19UUkFDRVJfU05BUFNIT1RfUEVSX0NQVV9TV0FQIGlzIG5vdCBzZXQKQ09O RklHX0JSQU5DSF9QUk9GSUxFX05PTkU9eQojIENPTkZJR19QUk9GSUxFX0FOTk9UQVRFRF9CUkFO Q0hFUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BST0ZJTEVfQUxMX0JSQU5DSEVTIGlzIG5vdCBzZXQK Q09ORklHX0JMS19ERVZfSU9fVFJBQ0U9eQpDT05GSUdfS1BST0JFX0VWRU5UUz15CiMgQ09ORklH X0tQUk9CRV9FVkVOVFNfT05fTk9UUkFDRSBpcyBub3Qgc2V0CkNPTkZJR19VUFJPQkVfRVZFTlRT PXkKQ09ORklHX0JQRl9FVkVOVFM9eQpDT05GSUdfRFlOQU1JQ19FVkVOVFM9eQpDT05GSUdfUFJP QkVfRVZFTlRTPXkKIyBDT05GSUdfQlBGX0tQUk9CRV9PVkVSUklERSBpcyBub3Qgc2V0CkNPTkZJ R19GVFJBQ0VfTUNPVU5UX1JFQ09SRD15CkNPTkZJR19UUkFDSU5HX01BUD15CkNPTkZJR19ISVNU X1RSSUdHRVJTPXkKIyBDT05GSUdfVFJBQ0VfRVZFTlRfSU5KRUNUIGlzIG5vdCBzZXQKIyBDT05G SUdfVFJBQ0VQT0lOVF9CRU5DSE1BUksgaXMgbm90IHNldApDT05GSUdfUklOR19CVUZGRVJfQkVO Q0hNQVJLPW0KIyBDT05GSUdfVFJBQ0VfRVZBTF9NQVBfRklMRSBpcyBub3Qgc2V0CiMgQ09ORklH X0ZUUkFDRV9TVEFSVFVQX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19SSU5HX0JVRkZFUl9TVEFS VFVQX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19QUkVFTVBUSVJRX0RFTEFZX1RFU1QgaXMgbm90 IHNldAojIENPTkZJR19TWU5USF9FVkVOVF9HRU5fVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0tQ Uk9CRV9FVkVOVF9HRU5fVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19QUk9WSURFX09IQ0kxMzk0X0RN QV9JTklUPXkKIyBDT05GSUdfU0FNUExFUyBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX0hBU19ERVZN RU1fSVNfQUxMT1dFRD15CkNPTkZJR19TVFJJQ1RfREVWTUVNPXkKIyBDT05GSUdfSU9fU1RSSUNU X0RFVk1FTSBpcyBub3Qgc2V0CgojCiMgeDg2IERlYnVnZ2luZwojCkNPTkZJR19UUkFDRV9JUlFG TEFHU19TVVBQT1JUPXkKQ09ORklHX0VBUkxZX1BSSU5US19VU0I9eQpDT05GSUdfWDg2X1ZFUkJP U0VfQk9PVFVQPXkKQ09ORklHX0VBUkxZX1BSSU5USz15CkNPTkZJR19FQVJMWV9QUklOVEtfREJH UD15CiMgQ09ORklHX0VBUkxZX1BSSU5US19VU0JfWERCQyBpcyBub3Qgc2V0CiMgQ09ORklHX0VG SV9QR1RfRFVNUCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1dYIGlzIG5vdCBzZXQKQ09ORklH X0RPVUJMRUZBVUxUPXkKIyBDT05GSUdfREVCVUdfVExCRkxVU0ggaXMgbm90IHNldAojIENPTkZJ R19JT01NVV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19IQVZFX01NSU9UUkFDRV9TVVBQT1JUPXkK Q09ORklHX1g4Nl9ERUNPREVSX1NFTEZURVNUPXkKQ09ORklHX0lPX0RFTEFZXzBYODA9eQojIENP TkZJR19JT19ERUxBWV8wWEVEIGlzIG5vdCBzZXQKIyBDT05GSUdfSU9fREVMQVlfVURFTEFZIGlz IG5vdCBzZXQKIyBDT05GSUdfSU9fREVMQVlfTk9ORSBpcyBub3Qgc2V0CkNPTkZJR19ERUJVR19C T09UX1BBUkFNUz15CiMgQ09ORklHX0NQQV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVH X0VOVFJZIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfTk1JX1NFTEZURVNUIGlzIG5vdCBzZXQK Q09ORklHX1g4Nl9ERUJVR19GUFU9eQojIENPTkZJR19QVU5JVF9BVE9NX0RFQlVHIGlzIG5vdCBz ZXQKQ09ORklHX1VOV0lOREVSX09SQz15CiMgQ09ORklHX1VOV0lOREVSX0ZSQU1FX1BPSU5URVIg aXMgbm90IHNldAojIENPTkZJR19VTldJTkRFUl9HVUVTUyBpcyBub3Qgc2V0CiMgZW5kIG9mIHg4 NiBEZWJ1Z2dpbmcKCiMKIyBLZXJuZWwgVGVzdGluZyBhbmQgQ292ZXJhZ2UKIwojIENPTkZJR19L VU5JVCBpcyBub3Qgc2V0CkNPTkZJR19OT1RJRklFUl9FUlJPUl9JTkpFQ1RJT049bQpDT05GSUdf UE1fTk9USUZJRVJfRVJST1JfSU5KRUNUPW0KIyBDT05GSUdfTkVUREVWX05PVElGSUVSX0VSUk9S X0lOSkVDVCBpcyBub3Qgc2V0CkNPTkZJR19GVU5DVElPTl9FUlJPUl9JTkpFQ1RJT049eQpDT05G SUdfRkFVTFRfSU5KRUNUSU9OPXkKIyBDT05GSUdfRkFJTFNMQUIgaXMgbm90IHNldAojIENPTkZJ R19GQUlMX1BBR0VfQUxMT0MgaXMgbm90IHNldApDT05GSUdfRkFJTF9NQUtFX1JFUVVFU1Q9eQoj IENPTkZJR19GQUlMX0lPX1RJTUVPVVQgaXMgbm90IHNldAojIENPTkZJR19GQUlMX0ZVVEVYIGlz IG5vdCBzZXQKQ09ORklHX0ZBVUxUX0lOSkVDVElPTl9ERUJVR19GUz15CiMgQ09ORklHX0ZBSUxf RlVOQ1RJT04gaXMgbm90IHNldAojIENPTkZJR19GQUlMX01NQ19SRVFVRVNUIGlzIG5vdCBzZXQK Q09ORklHX0FSQ0hfSEFTX0tDT1Y9eQpDT05GSUdfQ0NfSEFTX1NBTkNPVl9UUkFDRV9QQz15CiMg Q09ORklHX0tDT1YgaXMgbm90IHNldApDT05GSUdfUlVOVElNRV9URVNUSU5HX01FTlU9eQojIENP TkZJR19MS0RUTSBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfTElTVF9TT1JUIGlzIG5vdCBzZXQK IyBDT05GSUdfVEVTVF9NSU5fSEVBUCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfU09SVCBpcyBu b3Qgc2V0CiMgQ09ORklHX0tQUk9CRVNfU0FOSVRZX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19C QUNLVFJBQ0VfU0VMRl9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfUkJUUkVFX1RFU1QgaXMgbm90 IHNldAojIENPTkZJR19SRUVEX1NPTE9NT05fVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVS VkFMX1RSRUVfVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX1BFUkNQVV9URVNUIGlzIG5vdCBzZXQK Q09ORklHX0FUT01JQzY0X1NFTEZURVNUPXkKIyBDT05GSUdfQVNZTkNfUkFJRDZfVEVTVCBpcyBu b3Qgc2V0CiMgQ09ORklHX1RFU1RfSEVYRFVNUCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfU1RS SU5HX0hFTFBFUlMgaXMgbm90IHNldApDT05GSUdfVEVTVF9TVFJTQ1BZPW0KIyBDT05GSUdfVEVT VF9LU1RSVE9YIGlzIG5vdCBzZXQKQ09ORklHX1RFU1RfUFJJTlRGPW0KQ09ORklHX1RFU1RfQklU TUFQPW0KIyBDT05GSUdfVEVTVF9CSVRGSUVMRCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfVVVJ RCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfWEFSUkFZIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVT VF9PVkVSRkxPVyBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfUkhBU0hUQUJMRSBpcyBub3Qgc2V0 CiMgQ09ORklHX1RFU1RfSEFTSCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfSURBIGlzIG5vdCBz ZXQKQ09ORklHX1RFU1RfTEtNPW0KQ09ORklHX1RFU1RfVk1BTExPQz1tCkNPTkZJR19URVNUX1VT RVJfQ09QWT1tCkNPTkZJR19URVNUX0JQRj1tCkNPTkZJR19URVNUX0JMQUNLSE9MRV9ERVY9bQoj IENPTkZJR19GSU5EX0JJVF9CRU5DSE1BUksgaXMgbm90IHNldApDT05GSUdfVEVTVF9GSVJNV0FS RT1tCkNPTkZJR19URVNUX1NZU0NUTD1tCiMgQ09ORklHX1RFU1RfVURFTEFZIGlzIG5vdCBzZXQK Q09ORklHX1RFU1RfU1RBVElDX0tFWVM9bQpDT05GSUdfVEVTVF9LTU9EPW0KIyBDT05GSUdfVEVT VF9NRU1DQVRfUCBpcyBub3Qgc2V0CkNPTkZJR19URVNUX0xJVkVQQVRDSD1tCiMgQ09ORklHX1RF U1RfU1RBQ0tJTklUIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9NRU1JTklUIGlzIG5vdCBzZXQK IyBDT05GSUdfTUVNVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0hZUEVSVl9URVNUSU5HIGlzIG5v dCBzZXQKIyBlbmQgb2YgS2VybmVsIFRlc3RpbmcgYW5kIENvdmVyYWdlCiMgZW5kIG9mIEtlcm5l bCBoYWNraW5nCg== --===============0928540541104583573== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="job-script.ksh" IyEvYmluL3NoCgpleHBvcnRfdG9wX2VudigpCnsKCWV4cG9ydCBzdWl0ZT0ndm0tc2NhbGFiaWxp dHknCglleHBvcnQgdGVzdGNhc2U9J3ZtLXNjYWxhYmlsaXR5JwoJZXhwb3J0IGNhdGVnb3J5PSdi ZW5jaG1hcmsnCglleHBvcnQgcnVudGltZT0zMDAKCWV4cG9ydCBzaXplPTg3OTYwOTMwMjIyMDgK CWV4cG9ydCBqb2Jfb3JpZ2luPScvbGtwL2xrcC8uc3JjLTIwMjAwNDIwLTIyNTQxMC9hbGxvdC9j eWNsaWM6cDE6bGludXgtZGV2ZWw6ZGV2ZWwtaG91cmx5L2xrcC1rbm0wMS92bS1zY2FsYWJpbGl0 eS1odWdldGxiLnlhbWwnCglleHBvcnQgcXVldWVfY21kbGluZV9rZXlzPSdicmFuY2gKY29tbWl0 CnF1ZXVlX2F0X2xlYXN0X29uY2UnCglleHBvcnQgcXVldWU9J3ZhbGlkYXRlJwoJZXhwb3J0IHRl c3Rib3g9J2xrcC1rbm0wMScKCWV4cG9ydCB0Ym94X2dyb3VwPSdsa3Ata25tMDEnCglleHBvcnQg c3VibWl0X2lkPSc1ZWVmNzU3OTNiYTRmZTBlZjk4MDZmOTEnCglleHBvcnQgam9iX2ZpbGU9Jy9s a3Avam9icy9zY2hlZHVsZWQvbGtwLWtubTAxL3ZtLXNjYWxhYmlsaXR5LXBlcmZvcm1hbmNlLTMw MHMtOFQtYW5vbi1jb3ctc2VxLWh1Z2V0bGItdWNvZGU9MHgxMS1kZWJpYW4teDg2XzY0LTIwMTkx MTE0LmNnei1jMGQwMzgxYWRlNzk4ODVjMDRhMDRjMzAzMjg0YjA0MDYxLTIwMjAwNjIxLTM4MzMt MW5meHprby0zLnlhbWwnCglleHBvcnQgaWQ9J2EzNjQ5Mzk0OTJlMzUyOWFiN2M1ZWRhNGE5M2U2 ZDNmZTNiZjc0YjknCglleHBvcnQgcXVldWVyX3ZlcnNpb249Jy9sa3Atc3JjJwoJZXhwb3J0IG1v ZGVsPSdLbmlnaHRzIE1pbGwnCglleHBvcnQgbnJfbm9kZT0xCglleHBvcnQgbnJfY3B1PTI4OAoJ ZXhwb3J0IG1lbW9yeT0nODBHJwoJZXhwb3J0IGhkZF9wYXJ0aXRpb25zPQoJZXhwb3J0IHN3YXBf cGFydGl0aW9ucz0nTEFCRUw9U1dBUCcKCWV4cG9ydCByb290ZnNfcGFydGl0aW9uPScvZGV2L2Rp c2svYnktaWQvYXRhLVdEQ19XRDMwRVpSWC0wMFNQRUIwX1dELVdDQzRFNEVLNUoyMy1wYXJ0MScK CWV4cG9ydCBicmFuZD0nSW50ZWwoUikgWGVvbiBQaGkoVE0pIENQVSA3Mjk1IEAgMS41MEdIeicK CWV4cG9ydCBuZWVkX2tjb25maWc9J0NPTkZJR19CTEtfREVWX0xPT1AnCglleHBvcnQgY29tbWl0 PSdjMGQwMzgxYWRlNzk4ODVjMDRhMDRjMzAzMjg0YjA0MDYxNmIxMTZlJwoJZXhwb3J0IG5lZWRf a2NvbmZpZ19odz0nQ09ORklHX0lHQj15CkNPTkZJR19TQVRBX0FIQ0knCglleHBvcnQgdWNvZGU9 JzB4MTEnCglleHBvcnQga2NvbmZpZz0neDg2XzY0LXJoZWwtNy42JwoJZXhwb3J0IGNvbXBpbGVy PSdnY2MtNycKCWV4cG9ydCBlbnF1ZXVlX3RpbWU9JzIwMjAtMDYtMjEgMjI6NTg6MDEgKzA4MDAn CglleHBvcnQgX2lkPSc1ZWVmNzU3ZDNiYTRmZTBlZjk4MDZmOTInCglleHBvcnQgX3J0PScvcmVz dWx0L3ZtLXNjYWxhYmlsaXR5L3BlcmZvcm1hbmNlLTMwMHMtOFQtYW5vbi1jb3ctc2VxLWh1Z2V0 bGItdWNvZGU9MHgxMS9sa3Ata25tMDEvZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3oveDg2XzY0 LXJoZWwtNy42L2djYy03L2MwZDAzODFhZGU3OTg4NWMwNGEwNGMzMDMyODRiMDQwNjE2YjExNmUn CglleHBvcnQgdXNlcj0nbGtwJwoJZXhwb3J0IGhlYWRfY29tbWl0PScxNGQ0OTA2NGQ5NTI3M2Mx NGFlYTUxMWI5OTEzMTA0ZmU3MDYyZGQxJwoJZXhwb3J0IGJhc2VfY29tbWl0PSc4ZjNkOWYzNTQy ODY3NDVjNzUxMzc0ZjVmMWZjYWZlZTZiM2YzMTM2JwoJZXhwb3J0IGJyYW5jaD0nbGludXgtZGV2 ZWwvZGV2ZWwtaG91cmx5LTIwMjAwNDE3MDQnCglleHBvcnQgcm9vdGZzPSdkZWJpYW4teDg2XzY0 LTIwMTkxMTE0LmNneicKCWV4cG9ydCByZXN1bHRfcm9vdD0nL3Jlc3VsdC92bS1zY2FsYWJpbGl0 eS9wZXJmb3JtYW5jZS0zMDBzLThULWFub24tY293LXNlcS1odWdldGxiLXVjb2RlPTB4MTEvbGtw LWtubTAxL2RlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy9j MGQwMzgxYWRlNzk4ODVjMDRhMDRjMzAzMjg0YjA0MDYxNmIxMTZlLzMnCglleHBvcnQgc2NoZWR1 bGVyX3ZlcnNpb249Jy9sa3AvbGtwLy5zcmMtMjAyMDA2MTktMTkwNzAwJwoJZXhwb3J0IExLUF9T RVJWRVI9J2lubicKCWV4cG9ydCBhcmNoPSd4ODZfNjQnCglleHBvcnQgbWF4X3VwdGltZT0xNTAw CglleHBvcnQgaW5pdHJkPScvb3NpbWFnZS9kZWJpYW4vZGViaWFuLXg4Nl82NC0yMDE5MTExNC5j Z3onCglleHBvcnQgYm9vdGxvYWRlcl9hcHBlbmQ9J3Jvb3Q9L2Rldi9yYW0wCnVzZXI9bGtwCmpv Yj0vbGtwL2pvYnMvc2NoZWR1bGVkL2xrcC1rbm0wMS92bS1zY2FsYWJpbGl0eS1wZXJmb3JtYW5j ZS0zMDBzLThULWFub24tY293LXNlcS1odWdldGxiLXVjb2RlPTB4MTEtZGViaWFuLXg4Nl82NC0y MDE5MTExNC5jZ3otYzBkMDM4MWFkZTc5ODg1YzA0YTA0YzMwMzI4NGIwNDA2MS0yMDIwMDYyMS0z ODMzLTFuZnh6a28tMy55YW1sCkFSQ0g9eDg2XzY0Cmtjb25maWc9eDg2XzY0LXJoZWwtNy42CmJy YW5jaD1saW51eC1kZXZlbC9kZXZlbC1ob3VybHktMjAyMDA0MTcwNApjb21taXQ9YzBkMDM4MWFk ZTc5ODg1YzA0YTA0YzMwMzI4NGIwNDA2MTZiMTE2ZQpCT09UX0lNQUdFPS9wa2cvbGludXgveDg2 XzY0LXJoZWwtNy42L2djYy03L2MwZDAzODFhZGU3OTg4NWMwNGEwNGMzMDMyODRiMDQwNjE2YjEx NmUvdm1saW51ei01LjYuMC0wNTc1MC1nYzBkMDM4MWFkZTc5OAptYXhfdXB0aW1lPTE1MDAKUkVT VUxUX1JPT1Q9L3Jlc3VsdC92bS1zY2FsYWJpbGl0eS9wZXJmb3JtYW5jZS0zMDBzLThULWFub24t Y293LXNlcS1odWdldGxiLXVjb2RlPTB4MTEvbGtwLWtubTAxL2RlYmlhbi14ODZfNjQtMjAxOTEx MTQuY2d6L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy9jMGQwMzgxYWRlNzk4ODVjMDRhMDRjMzAzMjg0 YjA0MDYxNmIxMTZlLzMKTEtQX1NFUlZFUj1pbm4Kbm9rYXNscgpzZWxpbnV4PTAKZGVidWcKYXBp Yz1kZWJ1ZwpzeXNycV9hbHdheXNfZW5hYmxlZApyY3VwZGF0ZS5yY3VfY3B1X3N0YWxsX3RpbWVv dXQ9MTAwCm5ldC5pZm5hbWVzPTAKcHJpbnRrLmRldmttc2c9b24KcGFuaWM9LTEKc29mdGxvY2t1 cF9wYW5pYz0xCm5taV93YXRjaGRvZz1wYW5pYwpvb3BzPXBhbmljCmxvYWRfcmFtZGlzaz0yCnBy b21wdF9yYW1kaXNrPTAKZHJiZC5taW5vcl9jb3VudD04CnN5c3RlbWQubG9nX2xldmVsPWVycgpp Z25vcmVfbG9nbGV2ZWwKY29uc29sZT10dHkwCmVhcmx5cHJpbnRrPXR0eVMwLDExNTIwMApjb25z b2xlPXR0eVMwLDExNTIwMAp2Z2E9bm9ybWFsCnJ3JwoJZXhwb3J0IG1vZHVsZXNfaW5pdHJkPScv cGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy9jMGQwMzgxYWRlNzk4ODVjMDRhMDRjMzAz Mjg0YjA0MDYxNmIxMTZlL21vZHVsZXMuY2d6JwoJZXhwb3J0IGJtX2luaXRyZD0nL29zaW1hZ2Uv ZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei9ydW4taXBjb25maWdfMjAxOC0wNC0wMy5j Z3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei9sa3BfMjAxOS0wOC0w NS5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei9yc3luYy1yb290 ZnNfMjAxOC0wNC0wMy5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNn ei9wZXJmXzIwMjAwMzI1LmNneiwvb3NpbWFnZS9wa2cvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5j Z3ovcGVyZi14ODZfNjQtNzZjY2QyMzQyNjliLTFfMjAyMDAzMjUuY2d6LC9vc2ltYWdlL2RlcHMv ZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovdm0tc2NhbGFiaWxpdHlfMjAyMC0wMS0wNy5jZ3os L29zaW1hZ2UvcGtnL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L3ZtLXNjYWxhYmlsaXR5LXg4 Nl82NC0xLjAtMF8yMDIwLTAxLTA3LmNneiwvb3NpbWFnZS9wa2cvY29tbW9uL3ZtLXNjYWxhYmls aXR5LXg4Nl82NC5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei9t cHN0YXRfMjAyMC0wMS0wMy5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAz LmNnei92bXN0YXRfMjAyMC0wMS0wNy5jZ3osL29zaW1hZ2UvcGtnL2RlYmlhbi14ODZfNjQtMjAx ODA0MDMuY2d6L3Nhci14ODZfNjQtZTAxMWQ5Ny0xXzIwMjAtMDEtMDMuY2d6LC9vc2ltYWdlL2Rl cHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovaHdfMjAyMC0wMS0wMi5jZ3onCglleHBvcnQg bGtwX2luaXRyZD0nL29zaW1hZ2UvdXNlci9sa3AvbGtwLXg4Nl82NC5jZ3onCglleHBvcnQgc2l0 ZT0naW5uJwoJZXhwb3J0IExLUF9DR0lfUE9SVD04MAoJZXhwb3J0IExLUF9DSUZTX1BPUlQ9MTM5 CglleHBvcnQgbGFzdF9rZXJuZWw9JzUuNy4wLXJjMS0wNDIxMC1nMTRkNDkwNjRkOTUyNycKCWV4 cG9ydCByZXBlYXRfdG89NAoJZXhwb3J0IGJhZF9zYW1wbGVzPScyNTk4OQoyODQ3MwoyNTkwNScK CWV4cG9ydCBzY2hlZHVsZV9ub3RpZnlfYWRkcmVzcz0KCWV4cG9ydCBxdWV1ZV9hdF9sZWFzdF9v bmNlPTEKCWV4cG9ydCBrZXJuZWw9Jy9wa2cvbGludXgveDg2XzY0LXJoZWwtNy42L2djYy03L2Mw ZDAzODFhZGU3OTg4NWMwNGEwNGMzMDMyODRiMDQwNjE2YjExNmUvdm1saW51ei01LjYuMC0wNTc1 MC1nYzBkMDM4MWFkZTc5OCcKCWV4cG9ydCBkZXF1ZXVlX3RpbWU9JzIwMjAtMDYtMjEgMjM6NDY6 MTMgKzA4MDAnCglleHBvcnQgdWNvZGVfaW5pdHJkPScvb3NpbWFnZS91Y29kZS9pbnRlbC11Y29k ZS0yMDE5MTExNC5jZ3onCglleHBvcnQgam9iX2luaXRyZD0nL2xrcC9qb2JzL3NjaGVkdWxlZC9s a3Ata25tMDEvdm0tc2NhbGFiaWxpdHktcGVyZm9ybWFuY2UtMzAwcy04VC1hbm9uLWNvdy1zZXEt aHVnZXRsYi11Y29kZT0weDExLWRlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6LWMwZDAzODFhZGU3 OTg4NWMwNGEwNGMzMDMyODRiMDQwNjEtMjAyMDA2MjEtMzgzMy0xbmZ4emtvLTMuY2d6JwoKCVsg LW4gIiRMS1BfU1JDIiBdIHx8CglleHBvcnQgTEtQX1NSQz0vbGtwLyR7dXNlcjotbGtwfS9zcmMK fQoKcnVuX2pvYigpCnsKCWVjaG8gJCQgPiAkVE1QL3J1bi1qb2IucGlkCgoJLiAkTEtQX1NSQy9s aWIvaHR0cC5zaAoJLiAkTEtQX1NSQy9saWIvam9iLnNoCgkuICRMS1BfU1JDL2xpYi9lbnYuc2gK CglleHBvcnRfdG9wX2VudgoKCXJ1bl9zZXR1cCAkTEtQX1NSQy9zZXR1cC9jcHVmcmVxX2dvdmVy bm9yICdwZXJmb3JtYW5jZScKCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy9uby1zdGRv dXQvd3JhcHBlciBwZXJmLXByb2ZpbGUKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dy YXBwZXIga21zZwoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvbm8tc3Rkb3V0L3dyYXBw ZXIgYm9vdC10aW1lCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIGlvc3Rh dAoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBoZWFydGJlYXQKCXJ1bl9t b25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgdm1zdGF0CglydW5fbW9uaXRvciAkTEtQ X1NSQy9tb25pdG9ycy93cmFwcGVyIG51bWEtbnVtYXN0YXQKCXJ1bl9tb25pdG9yICRMS1BfU1JD L21vbml0b3JzL3dyYXBwZXIgbnVtYS12bXN0YXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0 b3JzL3dyYXBwZXIgbnVtYS1tZW1pbmZvCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93 cmFwcGVyIHByb2Mtdm1zdGF0CglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVy IHByb2Mtc3RhdAoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBtZW1pbmZv CglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIHNsYWJpbmZvCglydW5fbW9u aXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIGludGVycnVwdHMKCXJ1bl9tb25pdG9yICRM S1BfU1JDL21vbml0b3JzL3dyYXBwZXIgbG9ja19zdGF0CglydW5fbW9uaXRvciAkTEtQX1NSQy9t b25pdG9ycy93cmFwcGVyIGxhdGVuY3lfc3RhdHMKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0 b3JzL3dyYXBwZXIgc29mdGlycXMKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL29uZS1z aG90L3dyYXBwZXIgYmRpX2Rldl9tYXBwaW5nCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9y cy93cmFwcGVyIGRpc2tzdGF0cwoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBl ciBuZnNzdGF0CglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIGNwdWlkbGUK CXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgY3B1ZnJlcS1zdGF0cwoJcnVu X21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBzY2hlZF9kZWJ1ZwoJcnVuX21vbml0 b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBwZXJmLXN0YXQKCXJ1bl9tb25pdG9yICRMS1Bf U1JDL21vbml0b3JzL3dyYXBwZXIgbXBzdGF0CglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9y cy93cmFwcGVyIG9vbS1raWxsZXIKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3BsYWlu L3dhdGNoZG9nCgoJcnVuX3Rlc3QgdGVzdD0nYW5vbi1jb3ctc2VxLWh1Z2V0bGInICRMS1BfU1JD L3Rlc3RzL3dyYXBwZXIgdm0tc2NhbGFiaWxpdHkKfQoKZXh0cmFjdF9zdGF0cygpCnsKCWV4cG9y dCBzdGF0c19wYXJ0X2JlZ2luPQoJZXhwb3J0IHN0YXRzX3BhcnRfZW5kPQoKCSRMS1BfU1JDL3N0 YXRzL3dyYXBwZXIgcGVyZi1wcm9maWxlCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIHZtLXNjYWxh YmlsaXR5CgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGttc2cKCSRMS1BfU1JDL3N0YXRzL3dyYXBw ZXIgYm9vdC10aW1lCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGlvc3RhdAoJJExLUF9TUkMvc3Rh dHMvd3JhcHBlciB2bXN0YXQKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgbnVtYS1udW1hc3RhdAoJ JExLUF9TUkMvc3RhdHMvd3JhcHBlciBudW1hLXZtc3RhdAoJJExLUF9TUkMvc3RhdHMvd3JhcHBl ciBudW1hLW1lbWluZm8KCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgcHJvYy12bXN0YXQKCSRMS1Bf U1JDL3N0YXRzL3dyYXBwZXIgbWVtaW5mbwoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBzbGFiaW5m bwoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBpbnRlcnJ1cHRzCgkkTEtQX1NSQy9zdGF0cy93cmFw cGVyIGxvY2tfc3RhdAoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBsYXRlbmN5X3N0YXRzCgkkTEtQ X1NSQy9zdGF0cy93cmFwcGVyIHNvZnRpcnFzCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGRpc2tz dGF0cwoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBuZnNzdGF0CgkkTEtQX1NSQy9zdGF0cy93cmFw cGVyIGNwdWlkbGUKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgc2NoZWRfZGVidWcKCSRMS1BfU1JD L3N0YXRzL3dyYXBwZXIgcGVyZi1zdGF0CgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIG1wc3RhdAoK CSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgdGltZSB2bS1zY2FsYWJpbGl0eS50aW1lCgkkTEtQX1NS Qy9zdGF0cy93cmFwcGVyIGRtZXNnCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGttc2cKCSRMS1Bf U1JDL3N0YXRzL3dyYXBwZXIgbGFzdF9zdGF0ZQoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBzdGRl cnIKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgdGltZQp9CgoiJEAiCg== --===============0928540541104583573== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="job.yaml" LS0tCgojISBqb2JzL3ZtLXNjYWxhYmlsaXR5LWh1Z2V0bGIueWFtbApzdWl0ZTogdm0tc2NhbGFi aWxpdHkKdGVzdGNhc2U6IHZtLXNjYWxhYmlsaXR5CmNhdGVnb3J5OiBiZW5jaG1hcmsKcGVyZi1w cm9maWxlOiAKcnVudGltZTogMzAwcwpzaXplOiA4VAp2bS1zY2FsYWJpbGl0eToKICB0ZXN0OiBh bm9uLWNvdy1zZXEtaHVnZXRsYgpqb2Jfb3JpZ2luOiAiL2xrcC9sa3AvLnNyYy0yMDIwMDQyMC0y MjU0MTAvYWxsb3QvY3ljbGljOnAxOmxpbnV4LWRldmVsOmRldmVsLWhvdXJseS9sa3Ata25tMDEv dm0tc2NhbGFiaWxpdHktaHVnZXRsYi55YW1sIgoKIyEgcXVldWUgb3B0aW9ucwpxdWV1ZV9jbWRs aW5lX2tleXM6Ci0gYnJhbmNoCi0gY29tbWl0Ci0gcXVldWVfYXRfbGVhc3Rfb25jZQpxdWV1ZTog YmlzZWN0CnRlc3Rib3g6IGxrcC1rbm0wMQp0Ym94X2dyb3VwOiBsa3Ata25tMDEKc3VibWl0X2lk OiA1ZWVjMGQ2OWUwNjE3YTE1OTgxMzgzN2MKam9iX2ZpbGU6ICIvbGtwL2pvYnMvc2NoZWR1bGVk L2xrcC1rbm0wMS92bS1zY2FsYWJpbGl0eS1wZXJmb3JtYW5jZS0zMDBzLThULWFub24tY293LXNl cS1odWdldGxiLXVjb2RlPTB4MTEtZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3otYzBkMDM4MWFk ZTc5ODg1YzA0YTA0YzMwMzI4NGIwNDA2MS0yMDIwMDYxOS01NTI4LWdhZnk1Zi0wLnlhbWwiCmlk OiBjMzY0YzFmY2VlN2I1MmVlNWNjNTMyMWE5MzA0NTNlMDU5OTk5NGZiCnF1ZXVlcl92ZXJzaW9u OiAiL2xrcC1zcmMiCgojISBob3N0cy9sa3Ata25tMDEKbW9kZWw6IEtuaWdodHMgTWlsbApucl9u b2RlOiAxCm5yX2NwdTogMjg4Cm1lbW9yeTogODBHCmhkZF9wYXJ0aXRpb25zOiAKc3dhcF9wYXJ0 aXRpb25zOiBMQUJFTD1TV0FQCnJvb3Rmc19wYXJ0aXRpb246ICIvZGV2L2Rpc2svYnktaWQvYXRh LVdEQ19XRDMwRVpSWC0wMFNQRUIwX1dELVdDQzRFNEVLNUoyMy1wYXJ0MSIKYnJhbmQ6IEludGVs KFIpIFhlb24gUGhpKFRNKSBDUFUgNzI5NSBAIDEuNTBHSHoKCiMhIGluY2x1ZGUvY2F0ZWdvcnkv YmVuY2htYXJrCmttc2c6IApib290LXRpbWU6IAppb3N0YXQ6IApoZWFydGJlYXQ6IAp2bXN0YXQ6 IApudW1hLW51bWFzdGF0OiAKbnVtYS12bXN0YXQ6IApudW1hLW1lbWluZm86IApwcm9jLXZtc3Rh dDogCnByb2Mtc3RhdDogCm1lbWluZm86IApzbGFiaW5mbzogCmludGVycnVwdHM6IApsb2NrX3N0 YXQ6IApsYXRlbmN5X3N0YXRzOiAKc29mdGlycXM6IApiZGlfZGV2X21hcHBpbmc6IApkaXNrc3Rh dHM6IApuZnNzdGF0OiAKY3B1aWRsZTogCmNwdWZyZXEtc3RhdHM6IApzY2hlZF9kZWJ1ZzogCnBl cmYtc3RhdDogCm1wc3RhdDogCgojISBpbmNsdWRlL2NhdGVnb3J5L0FMTApjcHVmcmVxX2dvdmVy bm9yOiBwZXJmb3JtYW5jZQoKIyEgaW5jbHVkZS92bS1zY2FsYWJpbGl0eQpuZWVkX2tjb25maWc6 IENPTkZJR19CTEtfREVWX0xPT1AKCiMhIGluY2x1ZGUvcXVldWUvY3ljbGljCmNvbW1pdDogYzBk MDM4MWFkZTc5ODg1YzA0YTA0YzMwMzI4NGIwNDA2MTZiMTE2ZQoKIyEgaW5jbHVkZS90ZXN0Ym94 L2xrcC1rbm0wMQpuZWVkX2tjb25maWdfaHc6Ci0gQ09ORklHX0lHQj15Ci0gQ09ORklHX1NBVEFf QUhDSQp1Y29kZTogJzB4MTEnCgojISBkZWZhdWx0IHBhcmFtcwprY29uZmlnOiB4ODZfNjQtcmhl bC03LjYKY29tcGlsZXI6IGdjYy03CmVucXVldWVfdGltZTogMjAyMC0wNi0xOSAwODo1NzoxMy4z NTc2MjAwODEgKzA4OjAwCl9pZDogNWVlYzBkNjllMDYxN2ExNTk4MTM4MzdjCl9ydDogIi9yZXN1 bHQvdm0tc2NhbGFiaWxpdHkvcGVyZm9ybWFuY2UtMzAwcy04VC1hbm9uLWNvdy1zZXEtaHVnZXRs Yi11Y29kZT0weDExL2xrcC1rbm0wMS9kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnei94ODZfNjQt cmhlbC03LjYvZ2NjLTcvYzBkMDM4MWFkZTc5ODg1YzA0YTA0YzMwMzI4NGIwNDA2MTZiMTE2ZSIK CiMhIHNjaGVkdWxlIG9wdGlvbnMKdXNlcjogbGtwCmhlYWRfY29tbWl0OiAxNGQ0OTA2NGQ5NTI3 M2MxNGFlYTUxMWI5OTEzMTA0ZmU3MDYyZGQxCmJhc2VfY29tbWl0OiA4ZjNkOWYzNTQyODY3NDVj NzUxMzc0ZjVmMWZjYWZlZTZiM2YzMTM2CmJyYW5jaDogbGludXgtZGV2ZWwvZGV2ZWwtaG91cmx5 LTIwMjAwNDE3MDQKcm9vdGZzOiBkZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnegpyZXN1bHRfcm9v dDogIi9yZXN1bHQvdm0tc2NhbGFiaWxpdHkvcGVyZm9ybWFuY2UtMzAwcy04VC1hbm9uLWNvdy1z ZXEtaHVnZXRsYi11Y29kZT0weDExL2xrcC1rbm0wMS9kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNn ei94ODZfNjQtcmhlbC03LjYvZ2NjLTcvYzBkMDM4MWFkZTc5ODg1YzA0YTA0YzMwMzI4NGIwNDA2 MTZiMTE2ZS8wIgpzY2hlZHVsZXJfdmVyc2lvbjogIi9sa3AvbGtwLy5zcmMtMjAyMDA2MTgtMTgw ODQ0IgpMS1BfU0VSVkVSOiBpbm4KYXJjaDogeDg2XzY0Cm1heF91cHRpbWU6IDE1MDAKaW5pdHJk OiAiL29zaW1hZ2UvZGViaWFuL2RlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6Igpib290bG9hZGVy X2FwcGVuZDoKLSByb290PS9kZXYvcmFtMAotIHVzZXI9bGtwCi0gam9iPS9sa3Avam9icy9zY2hl ZHVsZWQvbGtwLWtubTAxL3ZtLXNjYWxhYmlsaXR5LXBlcmZvcm1hbmNlLTMwMHMtOFQtYW5vbi1j b3ctc2VxLWh1Z2V0bGItdWNvZGU9MHgxMS1kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnei1jMGQw MzgxYWRlNzk4ODVjMDRhMDRjMzAzMjg0YjA0MDYxLTIwMjAwNjE5LTU1MjgtZ2FmeTVmLTAueWFt bAotIEFSQ0g9eDg2XzY0Ci0ga2NvbmZpZz14ODZfNjQtcmhlbC03LjYKLSBicmFuY2g9bGludXgt ZGV2ZWwvZGV2ZWwtaG91cmx5LTIwMjAwNDE3MDQKLSBjb21taXQ9YzBkMDM4MWFkZTc5ODg1YzA0 YTA0YzMwMzI4NGIwNDA2MTZiMTE2ZQotIEJPT1RfSU1BR0U9L3BrZy9saW51eC94ODZfNjQtcmhl bC03LjYvZ2NjLTcvYzBkMDM4MWFkZTc5ODg1YzA0YTA0YzMwMzI4NGIwNDA2MTZiMTE2ZS92bWxp bnV6LTUuNi4wLTA1NzUwLWdjMGQwMzgxYWRlNzk4Ci0gbWF4X3VwdGltZT0xNTAwCi0gUkVTVUxU X1JPT1Q9L3Jlc3VsdC92bS1zY2FsYWJpbGl0eS9wZXJmb3JtYW5jZS0zMDBzLThULWFub24tY293 LXNlcS1odWdldGxiLXVjb2RlPTB4MTEvbGtwLWtubTAxL2RlYmlhbi14ODZfNjQtMjAxOTExMTQu Y2d6L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy9jMGQwMzgxYWRlNzk4ODVjMDRhMDRjMzAzMjg0YjA0 MDYxNmIxMTZlLzAKLSBMS1BfU0VSVkVSPWlubgotIG5va2FzbHIKLSBzZWxpbnV4PTAKLSBkZWJ1 ZwotIGFwaWM9ZGVidWcKLSBzeXNycV9hbHdheXNfZW5hYmxlZAotIHJjdXBkYXRlLnJjdV9jcHVf c3RhbGxfdGltZW91dD0xMDAKLSBuZXQuaWZuYW1lcz0wCi0gcHJpbnRrLmRldmttc2c9b24KLSBw YW5pYz0tMQotIHNvZnRsb2NrdXBfcGFuaWM9MQotIG5taV93YXRjaGRvZz1wYW5pYwotIG9vcHM9 cGFuaWMKLSBsb2FkX3JhbWRpc2s9MgotIHByb21wdF9yYW1kaXNrPTAKLSBkcmJkLm1pbm9yX2Nv dW50PTgKLSBzeXN0ZW1kLmxvZ19sZXZlbD1lcnIKLSBpZ25vcmVfbG9nbGV2ZWwKLSBjb25zb2xl PXR0eTAKLSBlYXJseXByaW50az10dHlTMCwxMTUyMDAKLSBjb25zb2xlPXR0eVMwLDExNTIwMAot IHZnYT1ub3JtYWwKLSBydwptb2R1bGVzX2luaXRyZDogIi9wa2cvbGludXgveDg2XzY0LXJoZWwt Ny42L2djYy03L2MwZDAzODFhZGU3OTg4NWMwNGEwNGMzMDMyODRiMDQwNjE2YjExNmUvbW9kdWxl cy5jZ3oiCmJtX2luaXRyZDogIi9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5j Z3ovcnVuLWlwY29uZmlnXzIwMTgtMDQtMDMuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82 NC0yMDE4MDQwMy5jZ3ovbGtwXzIwMTktMDgtMDUuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4 Nl82NC0yMDE4MDQwMy5jZ3ovcnN5bmMtcm9vdGZzXzIwMTgtMDQtMDMuY2d6LC9vc2ltYWdlL2Rl cHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovcGVyZl8yMDIwMDMyNS5jZ3osL29zaW1hZ2Uv cGtnL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L3BlcmYteDg2XzY0LTc2Y2NkMjM0MjY5Yi0x XzIwMjAwMzI1LmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L3Zt LXNjYWxhYmlsaXR5XzIwMjAtMDEtMDcuY2d6LC9vc2ltYWdlL3BrZy9kZWJpYW4teDg2XzY0LTIw MTgwNDAzLmNnei92bS1zY2FsYWJpbGl0eS14ODZfNjQtMS4wLTBfMjAyMC0wMS0wNy5jZ3osL29z aW1hZ2UvcGtnL2NvbW1vbi92bS1zY2FsYWJpbGl0eS14ODZfNjQuY2d6LC9vc2ltYWdlL2RlcHMv ZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovbXBzdGF0XzIwMjAtMDEtMDMuY2d6LC9vc2ltYWdl L2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovdm1zdGF0XzIwMjAtMDEtMDcuY2d6LC9v c2ltYWdlL3BrZy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei9zYXIteDg2XzY0LWUwMTFkOTct MV8yMDIwLTAxLTAzLmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6 L2h3XzIwMjAtMDEtMDIuY2d6Igpsa3BfaW5pdHJkOiAiL29zaW1hZ2UvdXNlci9sa3AvbGtwLXg4 Nl82NC5jZ3oiCnNpdGU6IGlubgoKIyEgL2xrcC9sa3AvLnNyYy0yMDIwMDQyMS0xMjAxNTcvaW5j bHVkZS9zaXRlL2lubgpMS1BfQ0dJX1BPUlQ6IDgwCkxLUF9DSUZTX1BPUlQ6IDEzOQpvb20ta2ls bGVyOiAKd2F0Y2hkb2c6IAoKIyEgcnVudGltZSBzdGF0dXMKbGFzdF9rZXJuZWw6IDQuMjAuMApy ZXBlYXRfdG86IDIKc2NoZWR1bGVfbm90aWZ5X2FkZHJlc3M6IAoKIyEgdXNlciBvdmVycmlkZXMK cXVldWVfYXRfbGVhc3Rfb25jZTogMAprZXJuZWw6ICIvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcu Ni9nY2MtNy9jMGQwMzgxYWRlNzk4ODVjMDRhMDRjMzAzMjg0YjA0MDYxNmIxMTZlL3ZtbGludXot NS42LjAtMDU3NTAtZ2MwZDAzODFhZGU3OTgiCmRlcXVldWVfdGltZTogMjAyMC0wNi0xOSAwODo1 ODo1OC43MDI2NTQ0NTkgKzA4OjAwCnVjb2RlX2luaXRyZDogIi9vc2ltYWdlL3Vjb2RlL2ludGVs LXVjb2RlLTIwMTkxMTE0LmNneiIKCiMhIC9sa3AvbGtwLy5zcmMtMjAyMDA2MTgtMTgwODQ0L2lu Y2x1ZGUvc2l0ZS9pbm4Kam9iX3N0YXRlOiBmaW5pc2hlZApsb2FkYXZnOiA3Mi4zNSAxMTcuOTYg NjAuMzMgMy8xODY5IDI1MzIzCnN0YXJ0X3RpbWU6ICcxNTkyNTI4NDIzJwplbmRfdGltZTogJzE1 OTI1Mjg3MjcnCnZlcnNpb246ICIvbGtwL2xrcC8uc3JjLTIwMjAwNjE4LTE4MDkxNjpiMmI1YzA2 MDo5ZjA5Mjc5OGUiCg== --===============0928540541104583573== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="reproduce.ksh" CmZvciBjcHVfZGlyIGluIC9zeXMvZGV2aWNlcy9zeXN0ZW0vY3B1L2NwdVswLTldKgpkbwoJb25s aW5lX2ZpbGU9IiRjcHVfZGlyIi9vbmxpbmUKCVsgLWYgIiRvbmxpbmVfZmlsZSIgXSAmJiBbICIk KGNhdCAiJG9ubGluZV9maWxlIikiIC1lcSAwIF0gJiYgY29udGludWUKCglmaWxlPSIkY3B1X2Rp ciIvY3B1ZnJlcS9zY2FsaW5nX2dvdmVybm9yCglbIC1mICIkZmlsZSIgXSAmJiBlY2hvICJwZXJm b3JtYW5jZSIgPiAiJGZpbGUiCmRvbmUKCmNkIC9sa3AvYmVuY2htYXJrcy92bS1zY2FsYWJpbGl0 eQogbW91bnQgLXQgdG1wZnMgLW8gc2l6ZT0xMDAlIHZtLXNjYWxhYmlsaXR5LXRtcCAvdG1wL3Zt LXNjYWxhYmlsaXR5LXRtcAogdHJ1bmNhdGUgLXMgODQyODEwMjg2MDggL3RtcC92bS1zY2FsYWJp bGl0eS10bXAvdm0tc2NhbGFiaWxpdHkuaW1nCiBta2ZzLnhmcyAtcSAvdG1wL3ZtLXNjYWxhYmls aXR5LXRtcC92bS1zY2FsYWJpbGl0eS5pbWcKIG1vdW50IC1vIGxvb3AgL3RtcC92bS1zY2FsYWJp bGl0eS10bXAvdm0tc2NhbGFiaWxpdHkuaW1nIC90bXAvdm0tc2NhbGFiaWxpdHktdG1wL3ZtLXNj YWxhYmlsaXR5CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGlt ZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2Fz ZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAyODggLS1w cmVhbGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293LXNlcS1o dWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1 bHQgLU8gLVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVt IC0tcnVudGltZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5 MjgKIC4vY2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAt biAyODggLS1wcmVhbGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24t Y293LXNlcS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9j IC0tcHJlZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIK IC4vdXNlbWVtIC0tcnVudGltZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAt VSAxNDU4MTQ5MjgKIC4vY2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50 aW1lIDMwMCAtbiAyODggLS1wcmVhbGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9j YXNlLWFub24tY293LXNlcS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAt LXByZWFsbG9jIC0tcHJlZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2Vx LWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGltZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVm YXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2Vt ZW0gLS1ydW50aW1lIDMwMCAtbiAyODggLS1wcmVhbGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgx NDkyOAogLi9jYXNlLWFub24tY293LXNlcS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAw IC1uIDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5v bi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGltZSAzMDAgLW4gMjg4IC0tcHJlYWxs b2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRs YgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAyODggLS1wcmVhbGxvYyAtLXByZWZhdWx0IC1P IC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293LXNlcS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1 bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiAu L2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGltZSAzMDAgLW4gMjg4 IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2FzZS1hbm9uLWNvdy1z ZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAyODggLS1wcmVhbGxvYyAtLXBy ZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293LXNlcS1odWdldGxiCiAuL3Vz ZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1bHQgLU8gLVUgMTQ1 ODE0OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGltZSAz MDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2FzZS1h bm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAyODggLS1wcmVh bGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293LXNlcS1odWdl dGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1bHQg LU8gLVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0t cnVudGltZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgK IC4vY2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAy ODggLS1wcmVhbGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293 LXNlcS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0t cHJlZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4v dXNlbWVtIC0tcnVudGltZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAx NDU4MTQ5MjgKIC4vY2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1l IDMwMCAtbiAyODggLS1wcmVhbGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNl LWFub24tY293LXNlcS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXBy ZWFsbG9jIC0tcHJlZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1 Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGltZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVs dCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0g LS1ydW50aW1lIDMwMCAtbiAyODggLS1wcmVhbGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDky OAogLi9jYXNlLWFub24tY293LXNlcS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1u IDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5vbi1j b3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGltZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2Mg LS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgog Li91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAyODggLS1wcmVhbGxvYyAtLXByZWZhdWx0IC1PIC1V IDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293LXNlcS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRp bWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiAuL2Nh c2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGltZSAzMDAgLW4gMjg4IC0t cHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2FzZS1hbm9uLWNvdy1zZXEt aHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAyODggLS1wcmVhbGxvYyAtLXByZWZh dWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293LXNlcS1odWdldGxiCiAuL3VzZW1l bSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1bHQgLU8gLVUgMTQ1ODE0 OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVudGltZSAzMDAg LW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4vY2FzZS1hbm9u LWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAyODggLS1wcmVhbGxv YyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293LXNlcS1odWdldGxi CiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0tcHJlZmF1bHQgLU8g LVUgMTQ1ODE0OTI4CiAuL2Nhc2UtYW5vbi1jb3ctc2VxLWh1Z2V0bGIKIC4vdXNlbWVtIC0tcnVu dGltZSAzMDAgLW4gMjg4IC0tcHJlYWxsb2MgLS1wcmVmYXVsdCAtTyAtVSAxNDU4MTQ5MjgKIC4v Y2FzZS1hbm9uLWNvdy1zZXEtaHVnZXRsYgogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAtbiAyODgg LS1wcmVhbGxvYyAtLXByZWZhdWx0IC1PIC1VIDE0NTgxNDkyOAogLi9jYXNlLWFub24tY293LXNl cS1odWdldGxiCiAuL3VzZW1lbSAtLXJ1bnRpbWUgMzAwIC1uIDI4OCAtLXByZWFsbG9jIC0tcHJl ZmF1bHQgLU8gLVUgMTQ1ODE0OTI4CiB1bW91bnQgL3RtcC92bS1zY2FsYWJpbGl0eS10bXAvdm0t c2NhbGFiaWxpdHkKIHJtIC90bXAvdm0tc2NhbGFiaWxpdHktdG1wL3ZtLXNjYWxhYmlsaXR5Lmlt ZwogdW1vdW50IC90bXAvdm0tc2NhbGFiaWxpdHktdG1wCg== --===============0928540541104583573==-- From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.7 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS, UPPERCASE_50_75,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 08159C433E0 for ; Mon, 22 Jun 2020 01:10:02 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 91AEF2532F for ; Mon, 22 Jun 2020 01:10:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726631AbgFVBKA (ORCPT ); Sun, 21 Jun 2020 21:10:00 -0400 Received: from mga05.intel.com ([192.55.52.43]:5256 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726529AbgFVBJ7 (ORCPT ); Sun, 21 Jun 2020 21:09:59 -0400 IronPort-SDR: W1mXTO8Jw082UDdAm9WLcHIQGXxyxgcRDxztLkV/kt6DfYaIRFhJHbYEtiCeVn9HyuZ+OYet/P d2JB1r/ai/GQ== X-IronPort-AV: E=McAfee;i="6000,8403,9659"; a="228307606" X-IronPort-AV: E=Sophos;i="5.75,265,1589266800"; d="yaml'?scan'208";a="228307606" X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Jun 2020 17:56:17 -0700 IronPort-SDR: 8TXdK2l75om5h/rXVMDAxtMNPfvQIR/OsnB1lOvidUg5K5LhsHfF5ByOUUwwWxQ+4YLW5QY66s eYkGaynFe+3w== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.75,265,1589266800"; d="yaml'?scan'208";a="478269918" Received: from shao2-debian.sh.intel.com (HELO localhost) ([10.239.13.3]) by fmsmga005.fm.intel.com with ESMTP; 21 Jun 2020 17:56:13 -0700 Date: Mon, 22 Jun 2020 08:55:51 +0800 From: kernel test robot To: Mike Kravetz Cc: Linus Torvalds , Andrew Morton , Michal Hocko , Hugh Dickins , Naoya Horiguchi , "Aneesh Kumar K . V" , Andrea Arcangeli , "Kirill A . Shutemov" , Davidlohr Bueso , Prakash Sangappa , LKML , lkp@lists.01.org Subject: [hugetlbfs] c0d0381ade: vm-scalability.throughput -33.4% regression Message-ID: <20200622005551.GK5535@shao2-debian> MIME-Version: 1.0 Content-Type: multipart/mixed; boundary="tBhgiDt8dP1efIIJ" Content-Disposition: inline Content-Transfer-Encoding: 8bit User-Agent: NeoMutt/20170113 (1.7.2) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --tBhgiDt8dP1efIIJ Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit Greeting, FYI, we noticed a -33.4% regression of vm-scalability.throughput due to commit: commit: c0d0381ade79885c04a04c303284b040616b116e ("hugetlbfs: use i_mmap_rwsem for more pmd sharing synchronization") https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git master in testcase: vm-scalability on test machine: 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with 80G memory with following parameters: runtime: 300s size: 8T test: anon-cow-seq-hugetlb cpufreq_governor: performance ucode: 0x11 test-description: The motivation behind this suite is to exercise functions and regions of the mm/ of the Linux kernel which are of interest to us. test-url: https://git.kernel.org/cgit/linux/kernel/git/wfg/vm-scalability.git/ If you fix the issue, kindly add following tag Reported-by: kernel test robot Details are as below: --------------------------------------------------------------------------------------------------> To reproduce: git clone https://github.com/intel/lkp-tests.git cd lkp-tests bin/lkp install job.yaml # job file is attached in this email bin/lkp run job.yaml ========================================================================================= compiler/cpufreq_governor/kconfig/rootfs/runtime/size/tbox_group/test/testcase/ucode: gcc-7/performance/x86_64-rhel-7.6/debian-x86_64-20191114.cgz/300s/8T/lkp-knm01/anon-cow-seq-hugetlb/vm-scalability/0x11 commit: 49aef7175c ("mm/memblock.c: remove redundant assignment to variable max_addr") c0d0381ade ("hugetlbfs: use i_mmap_rwsem for more pmd sharing synchronization") 49aef7175cc6eb70 c0d0381ade79885c04a04c30328 ---------------- --------------------------- fail:runs %reproduction fail:runs | | | 1:4 -25% :4 dmesg.WARNING:at#for_ip_swapgs_restore_regs_and_return_to_usermode/0x :4 25% 1:4 dmesg.WARNING:at_ip__mutex_lock/0x :4 25% 1:4 dmesg.WARNING:at_ip_perf_event_mmap_output/0x %stddev %change %stddev \ | \ 37643 -29.5% 26549 ± 4% vm-scalability.median 9.18 ± 16% +9.3 18.48 ± 21% vm-scalability.median_stddev% 12666048 -33.4% 8429873 ± 4% vm-scalability.throughput 1701516 -19.5% 1369683 ± 5% vm-scalability.time.minor_page_faults 13447 ± 3% -19.3% 10848 vm-scalability.time.percent_of_cpu_this_job_got 26620 ± 4% -10.5% 23830 vm-scalability.time.system_time 14297 ± 3% -35.3% 9255 ± 4% vm-scalability.time.user_time 125377 ± 2% +621.3% 904348 ± 4% vm-scalability.time.voluntary_context_switches 2.468e+09 -19.6% 1.984e+09 ± 5% vm-scalability.workload 3.807e+10 ± 4% +20.9% 4.605e+10 ± 2% cpuidle.C1.time 9524 ± 10% -17.3% 7873 ± 4% numa-vmstat.node0.nr_mapped 2494252 -12.4% 2184278 ± 3% numa-numastat.node0.local_node 2494194 -12.4% 2184223 ± 3% numa-numastat.node0.numa_hit 49.26 ± 3% +9.4 58.62 mpstat.cpu.all.idle% 32.89 ± 4% -3.2 29.70 mpstat.cpu.all.sys% 17.79 ± 3% -6.2 11.64 ± 4% mpstat.cpu.all.usr% 4856 +47.6% 7169 numa-meminfo.node0.HugePages_Surp 4856 +47.6% 7169 numa-meminfo.node0.HugePages_Total 37725 ± 10% -17.7% 31054 ± 4% numa-meminfo.node0.Mapped 12274212 +38.3% 16981169 numa-meminfo.node0.MemUsed 49.00 ± 3% +18.9% 58.25 vmstat.cpu.id 17.00 ± 4% -33.8% 11.25 ± 3% vmstat.cpu.us 138.25 ± 2% -19.5% 111.25 ± 2% vmstat.procs.r 5836 ± 2% +88.0% 10969 ± 3% vmstat.system.cs 4855 +48.0% 7186 meminfo.HugePages_Surp 4856 +48.0% 7186 meminfo.HugePages_Total 9946017 +48.0% 14718559 meminfo.Hugetlb 48593 ± 8% -13.9% 41859 ± 3% meminfo.Mapped 12877361 +36.8% 17619364 meminfo.Memused 81607 ± 2% +29.1% 105324 meminfo.max_used_kB 2890 ±100% +285.4% 11139 ± 3% perf-stat.i.context-switches 298.31 ±100% +243.7% 1025 ± 2% perf-stat.i.cpu-migrations 0.11 ±100% +119.3% 0.24 perf-stat.i.ipc 0.04 ±100% +129.7% 0.10 ± 4% perf-stat.i.metric.K/sec 0.11 ±100% +122.1% 0.24 perf-stat.overall.ipc 3107 ±100% +137.3% 7372 ± 3% perf-stat.overall.path-length 2836 ±100% +284.4% 10902 ± 3% perf-stat.ps.context-switches 275.01 ±100% +257.9% 984.31 ± 2% perf-stat.ps.cpu-migrations 111986 -11.7% 98924 ± 2% slabinfo.anon_vma.active_objs 2434 -11.7% 2150 ± 2% slabinfo.anon_vma.active_slabs 111986 -11.7% 98924 ± 2% slabinfo.anon_vma.num_objs 2434 -11.7% 2150 ± 2% slabinfo.anon_vma.num_slabs 258615 -9.1% 235038 ± 2% slabinfo.anon_vma_chain.active_objs 4041 -9.1% 3672 ± 2% slabinfo.anon_vma_chain.active_slabs 258670 -9.1% 235049 ± 2% slabinfo.anon_vma_chain.num_objs 4041 -9.1% 3672 ± 2% slabinfo.anon_vma_chain.num_slabs 1500 -17.8% 1232 ± 5% slabinfo.hugetlbfs_inode_cache.active_objs 1500 -17.8% 1232 ± 5% slabinfo.hugetlbfs_inode_cache.num_objs 682.00 ± 6% +15.9% 790.50 ± 6% slabinfo.numa_policy.active_objs 682.00 ± 6% +15.9% 790.50 ± 6% slabinfo.numa_policy.num_objs 1082230 -19.6% 869890 ± 5% proc-vmstat.htlb_buddy_alloc_success 1721553 -6.8% 1604364 proc-vmstat.nr_dirty_background_threshold 3447317 -6.8% 3212652 proc-vmstat.nr_dirty_threshold 17371789 -6.8% 16197198 proc-vmstat.nr_free_pages 351.00 +3.8% 364.25 proc-vmstat.nr_inactive_file 39705 +1.4% 40269 proc-vmstat.nr_kernel_stack 12252 ± 7% -13.7% 10570 ± 3% proc-vmstat.nr_mapped 2632 +8.8% 2863 proc-vmstat.nr_page_table_pages 98880 -1.6% 97341 proc-vmstat.nr_slab_unreclaimable 351.00 +3.8% 364.25 proc-vmstat.nr_zone_inactive_file 6285 ± 50% -90.8% 577.50 ± 47% proc-vmstat.numa_hint_faults 6285 ± 50% -90.8% 577.50 ± 47% proc-vmstat.numa_hint_faults_local 2514799 -12.3% 2205532 ± 3% proc-vmstat.numa_hit 2514798 -12.3% 2205531 ± 3% proc-vmstat.numa_local 5.557e+08 -19.6% 4.469e+08 ± 5% proc-vmstat.pgalloc_normal 2510883 -12.9% 2187221 ± 3% proc-vmstat.pgfault 5.553e+08 -19.5% 4.468e+08 ± 5% proc-vmstat.pgfree 60107 ± 2% -19.7% 48269 ± 17% sched_debug.cfs_rq:/.exec_clock.avg 71511 ± 2% -23.4% 54794 ± 16% sched_debug.cfs_rq:/.exec_clock.max 44464 ± 7% -16.9% 36954 ± 18% sched_debug.cfs_rq:/.exec_clock.min 4619 ± 4% -47.8% 2412 ± 11% sched_debug.cfs_rq:/.exec_clock.stddev 614.00 ± 10% +371.9% 2897 ±124% sched_debug.cfs_rq:/.load_avg.max 49.58 ± 11% +321.1% 208.79 ±123% sched_debug.cfs_rq:/.load_avg.stddev 11526482 ± 4% -37.6% 7189313 ± 17% sched_debug.cfs_rq:/.min_vruntime.avg 13399855 ± 4% -40.0% 8039878 ± 15% sched_debug.cfs_rq:/.min_vruntime.max 8425626 ± 8% -37.2% 5294770 ± 18% sched_debug.cfs_rq:/.min_vruntime.min 788640 ± 4% -56.4% 343805 ± 11% sched_debug.cfs_rq:/.min_vruntime.stddev 0.37 ± 8% -40.0% 0.22 ± 10% sched_debug.cfs_rq:/.nr_running.avg 21.17 ± 5% +134.9% 49.72 ± 21% sched_debug.cfs_rq:/.nr_spread_over.avg 56.15 ± 13% +60.7% 90.25 ± 19% sched_debug.cfs_rq:/.nr_spread_over.max 6.95 ± 7% +289.4% 27.06 ± 23% sched_debug.cfs_rq:/.nr_spread_over.min 7.32 ± 5% +39.4% 10.20 ± 19% sched_debug.cfs_rq:/.nr_spread_over.stddev 413.38 ± 11% -27.5% 299.85 ± 14% sched_debug.cfs_rq:/.runnable_avg.avg 834.44 ± 53% -65.7% 286.48 ± 5% sched_debug.cfs_rq:/.runnable_avg.stddev 2625208 ± 11% -29.7% 1845657 ± 13% sched_debug.cfs_rq:/.spread0.avg 4483653 ± 6% -39.8% 2699533 ± 11% sched_debug.cfs_rq:/.spread0.max -475138 -94.3% -26940 sched_debug.cfs_rq:/.spread0.min 801419 ± 4% -56.8% 345835 ± 11% sched_debug.cfs_rq:/.spread0.stddev 371.84 ± 8% -22.5% 288.10 ± 14% sched_debug.cfs_rq:/.util_avg.avg 382.64 ± 4% -32.5% 258.09 ± 4% sched_debug.cfs_rq:/.util_avg.stddev 330.75 ± 10% -54.8% 149.57 ± 7% sched_debug.cfs_rq:/.util_est_enqueued.avg 358.21 ± 6% -27.6% 259.25 ± 2% sched_debug.cfs_rq:/.util_est_enqueued.stddev 4047967 ± 4% +17.6% 4760305 ± 4% sched_debug.cpu.avg_idle.avg 561715 ± 52% +116.4% 1215479 ± 7% sched_debug.cpu.avg_idle.min 731.80 ± 6% -38.6% 449.23 ± 8% sched_debug.cpu.clock.stddev 731.80 ± 6% -38.6% 449.23 ± 8% sched_debug.cpu.clock_task.stddev 4741 ± 13% -43.0% 2702 ± 18% sched_debug.cpu.curr->pid.avg 5519 ± 7% -15.8% 4650 ± 11% sched_debug.cpu.curr->pid.stddev 2119875 ± 5% +16.3% 2465873 ± 4% sched_debug.cpu.max_idle_balance_cost.avg 1107931 ± 2% +24.6% 1380330 ± 3% sched_debug.cpu.max_idle_balance_cost.min 581556 ± 5% +11.1% 646020 ± 5% sched_debug.cpu.max_idle_balance_cost.stddev 0.00 ± 4% -30.8% 0.00 ± 11% sched_debug.cpu.next_balance.stddev 0.31 ± 12% -32.6% 0.21 ± 10% sched_debug.cpu.nr_running.avg 5116 +46.1% 7477 ± 11% sched_debug.cpu.nr_switches.avg 2301 ± 5% +85.0% 4257 ± 22% sched_debug.cpu.nr_switches.min 0.09 ± 44% +300.2% 0.34 ± 17% sched_debug.cpu.nr_uninterruptible.avg 296.40 ± 3% +24.1% 367.95 ± 8% sched_debug.cpu.nr_uninterruptible.max -50.40 +38.8% -69.98 sched_debug.cpu.nr_uninterruptible.min 23.04 ± 3% +53.3% 35.32 ± 12% sched_debug.cpu.nr_uninterruptible.stddev 2343 +98.2% 4646 ± 18% sched_debug.cpu.sched_count.avg 1110 ± 2% +193.0% 3252 ± 23% sched_debug.cpu.sched_count.min 913.60 ± 2% +125.6% 2060 ± 18% sched_debug.cpu.sched_goidle.avg 356.95 +296.7% 1416 ± 25% sched_debug.cpu.sched_goidle.min 1148 +102.6% 2326 ± 18% sched_debug.cpu.ttwu_count.avg 510.15 ± 5% +80.8% 922.26 ± 21% sched_debug.cpu.ttwu_count.min 148.25 ± 6% -11.3% 131.52 ± 6% sched_debug.cpu.ttwu_local.stddev 21.96 ± 6% -10.0 11.99 ± 11% perf-profile.calltrace.cycles-pp.hugetlb_cow.hugetlb_fault.handle_mm_fault.do_page_fault.page_fault 19.05 ± 5% -8.1 10.96 ± 11% perf-profile.calltrace.cycles-pp.copy_user_huge_page.hugetlb_cow.hugetlb_fault.handle_mm_fault.do_page_fault 18.72 ± 5% -8.0 10.76 ± 11% perf-profile.calltrace.cycles-pp.copy_subpage.copy_user_huge_page.hugetlb_cow.hugetlb_fault.handle_mm_fault 17.82 ± 4% -7.6 10.17 ± 10% perf-profile.calltrace.cycles-pp.copy_page.copy_subpage.copy_user_huge_page.hugetlb_cow.hugetlb_fault 2.22 ± 44% -1.5 0.68 ± 23% perf-profile.calltrace.cycles-pp.alloc_huge_page.hugetlb_cow.hugetlb_fault.handle_mm_fault.do_page_fault 1.03 ± 22% -0.6 0.40 ±102% perf-profile.calltrace.cycles-pp.apic_timer_interrupt.do_access 0.91 ± 23% -0.6 0.32 ±103% perf-profile.calltrace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.do_access 0.81 ± 19% -0.2 0.60 ± 14% perf-profile.calltrace.cycles-pp.tlb_finish_mmu.exit_mmap.mmput.do_exit.do_group_exit 0.81 ± 19% -0.2 0.60 ± 14% perf-profile.calltrace.cycles-pp.tlb_flush_mmu.tlb_finish_mmu.exit_mmap.mmput.do_exit 0.80 ± 19% -0.2 0.60 ± 14% perf-profile.calltrace.cycles-pp.release_pages.tlb_flush_mmu.tlb_finish_mmu.exit_mmap.mmput 0.79 ± 19% -0.2 0.59 ± 15% perf-profile.calltrace.cycles-pp.__free_huge_page.release_pages.tlb_flush_mmu.tlb_finish_mmu.exit_mmap 1.44 ± 22% +0.6 2.00 ± 28% perf-profile.calltrace.cycles-pp.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues 0.71 ± 80% +1.5 2.16 ± 33% perf-profile.calltrace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.osq_lock 1.03 ± 55% +1.6 2.67 ± 32% perf-profile.calltrace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.osq_lock.__mutex_lock 1.24 ± 57% +2.0 3.29 ± 26% perf-profile.calltrace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.osq_lock.__mutex_lock.hugetlb_fault 1.38 ± 55% +2.3 3.66 ± 25% perf-profile.calltrace.cycles-pp.apic_timer_interrupt.osq_lock.__mutex_lock.hugetlb_fault.handle_mm_fault 29.76 ± 21% +20.1 49.83 ± 13% perf-profile.calltrace.cycles-pp.__mutex_lock.hugetlb_fault.handle_mm_fault.do_page_fault.page_fault 15.71 ± 27% +23.2 38.88 ± 18% perf-profile.calltrace.cycles-pp.osq_lock.__mutex_lock.hugetlb_fault.handle_mm_fault.do_page_fault 21.96 ± 6% -10.0 12.00 ± 11% perf-profile.children.cycles-pp.hugetlb_cow 19.36 ± 5% -8.2 11.11 ± 11% perf-profile.children.cycles-pp.copy_user_huge_page 18.74 ± 5% -8.0 10.77 ± 11% perf-profile.children.cycles-pp.copy_subpage 18.31 ± 5% -7.8 10.54 ± 11% perf-profile.children.cycles-pp.copy_page 16.95 ± 20% -7.0 10.00 ± 53% perf-profile.children.cycles-pp.do_rw_once 2.46 ± 41% -1.7 0.80 ± 14% perf-profile.children.cycles-pp.alloc_huge_page 3.11 ± 36% -1.6 1.48 ± 4% perf-profile.children.cycles-pp._raw_spin_lock 2.64 ± 44% -1.5 1.10 ± 6% perf-profile.children.cycles-pp.native_queued_spin_lock_slowpath 1.60 ± 38% -1.0 0.57 ± 14% perf-profile.children.cycles-pp.alloc_surplus_huge_page 1.81 ± 12% -0.5 1.34 ± 4% perf-profile.children.cycles-pp.do_syscall_64 1.81 ± 12% -0.5 1.35 ± 4% perf-profile.children.cycles-pp.entry_SYSCALL_64_after_hwframe 0.76 ± 28% -0.4 0.38 ± 12% perf-profile.children.cycles-pp.alloc_fresh_huge_page 1.21 ± 10% -0.4 0.85 ± 11% perf-profile.children.cycles-pp.perf_mux_hrtimer_handler 0.40 ± 52% -0.3 0.09 ± 20% perf-profile.children.cycles-pp.prep_new_huge_page 0.81 ± 19% -0.2 0.60 ± 14% perf-profile.children.cycles-pp.tlb_finish_mmu 0.81 ± 19% -0.2 0.60 ± 14% perf-profile.children.cycles-pp.tlb_flush_mmu 0.80 ± 18% -0.2 0.60 ± 15% perf-profile.children.cycles-pp.release_pages 0.79 ± 19% -0.2 0.59 ± 15% perf-profile.children.cycles-pp.__free_huge_page 0.44 ± 13% -0.2 0.26 ± 14% perf-profile.children.cycles-pp.___might_sleep 0.20 ± 14% -0.1 0.06 ± 6% perf-profile.children.cycles-pp.update_and_free_page 0.32 ± 12% -0.1 0.21 ± 6% perf-profile.children.cycles-pp.ksys_read 0.29 ± 13% -0.1 0.18 ± 10% perf-profile.children.cycles-pp.read 0.31 ± 11% -0.1 0.20 ± 8% perf-profile.children.cycles-pp.vfs_read 0.18 ± 17% -0.1 0.09 ± 8% perf-profile.children.cycles-pp._cond_resched 0.16 ± 9% -0.1 0.09 ± 17% perf-profile.children.cycles-pp.__libc_start_main 0.16 ± 11% -0.1 0.08 ± 17% perf-profile.children.cycles-pp.main 0.19 ± 14% -0.1 0.12 ± 17% perf-profile.children.cycles-pp.x86_pmu_disable 0.26 ± 8% -0.1 0.19 ± 6% perf-profile.children.cycles-pp.ksys_write 0.26 ± 9% -0.1 0.19 ± 8% perf-profile.children.cycles-pp.vfs_write 0.15 ± 12% -0.1 0.09 ± 20% perf-profile.children.cycles-pp.new_sync_read 0.15 ± 11% -0.1 0.09 ± 17% perf-profile.children.cycles-pp.pipe_read 0.24 ± 9% -0.1 0.18 ± 7% perf-profile.children.cycles-pp.new_sync_write 0.08 ± 6% -0.1 0.03 ±100% perf-profile.children.cycles-pp.__perf_sw_event 0.11 ± 14% -0.0 0.06 ± 14% perf-profile.children.cycles-pp.__wake_up_common 0.12 ± 3% -0.0 0.08 ± 10% perf-profile.children.cycles-pp.schedule_timeout 0.12 ± 13% -0.0 0.07 ± 17% perf-profile.children.cycles-pp.__wake_up_common_lock 0.10 ± 15% -0.0 0.06 ± 15% perf-profile.children.cycles-pp.autoremove_wake_function 0.11 ± 29% -0.0 0.07 ± 10% perf-profile.children.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.26 ± 6% -0.0 0.22 ± 5% perf-profile.children.cycles-pp.tick_program_event 0.09 ± 31% -0.0 0.05 ± 8% perf-profile.children.cycles-pp.prepare_exit_to_usermode 0.09 ± 9% -0.0 0.06 ± 13% perf-profile.children.cycles-pp.rcu_gp_kthread 0.08 ± 10% -0.0 0.06 ± 14% perf-profile.children.cycles-pp.cmd_stat 0.01 ±173% +0.0 0.06 ± 11% perf-profile.children.cycles-pp.select_task_rq_fair 0.11 ± 11% +0.0 0.16 ± 9% perf-profile.children.cycles-pp.finish_task_switch 0.00 +0.1 0.06 ± 14% perf-profile.children.cycles-pp.rwsem_wake 0.00 +0.1 0.06 ± 7% perf-profile.children.cycles-pp.arch_stack_walk 0.00 +0.1 0.06 ± 13% perf-profile.children.cycles-pp.dequeue_task_fair 0.00 +0.1 0.07 ± 13% perf-profile.children.cycles-pp.stack_trace_save_tsk 0.13 ± 6% +0.1 0.21 ± 10% perf-profile.children.cycles-pp.schedule_idle 0.06 ± 11% +0.1 0.14 ± 10% perf-profile.children.cycles-pp.enqueue_entity 0.03 ±100% +0.1 0.11 ± 7% perf-profile.children.cycles-pp.update_load_avg 0.00 +0.1 0.09 ± 12% perf-profile.children.cycles-pp.__account_scheduler_latency 0.07 ± 17% +0.1 0.16 ± 11% perf-profile.children.cycles-pp.activate_task 0.07 ± 17% +0.1 0.16 ± 11% perf-profile.children.cycles-pp.ttwu_do_activate 0.07 ± 17% +0.1 0.16 ± 11% perf-profile.children.cycles-pp.enqueue_task_fair 0.00 +0.1 0.09 ± 8% perf-profile.children.cycles-pp.wake_up_q 0.14 ± 24% +0.1 0.27 ± 13% perf-profile.children.cycles-pp.schedule_preempt_disabled 0.00 +0.1 0.14 ± 15% perf-profile.children.cycles-pp.sched_ttwu_pending 1.17 ± 13% +0.4 1.56 ± 8% perf-profile.children.cycles-pp.load_balance 0.99 ± 11% +0.4 1.41 ± 9% perf-profile.children.cycles-pp.find_busiest_group 0.96 ± 11% +0.4 1.38 ± 9% perf-profile.children.cycles-pp.update_sd_lb_stats 0.66 ± 9% +0.5 1.20 ± 11% perf-profile.children.cycles-pp.newidle_balance 0.53 ± 7% +0.6 1.11 ± 12% perf-profile.children.cycles-pp.pick_next_task_fair 0.71 ± 8% +0.6 1.35 ± 10% perf-profile.children.cycles-pp.schedule 0.00 +0.7 0.68 ± 17% perf-profile.children.cycles-pp.rwsem_down_read_slowpath 0.86 ± 7% +0.7 1.58 ± 9% perf-profile.children.cycles-pp.__schedule 52.14 ± 14% +10.7 62.86 ± 9% perf-profile.children.cycles-pp.page_fault 52.09 ± 14% +10.7 62.83 ± 9% perf-profile.children.cycles-pp.do_page_fault 51.96 ± 14% +10.8 62.74 ± 9% perf-profile.children.cycles-pp.handle_mm_fault 51.86 ± 14% +10.8 62.67 ± 9% perf-profile.children.cycles-pp.hugetlb_fault 29.77 ± 21% +20.1 49.84 ± 13% perf-profile.children.cycles-pp.__mutex_lock 15.83 ± 27% +23.4 39.18 ± 18% perf-profile.children.cycles-pp.osq_lock 16.53 ± 4% -7.1 9.48 ± 9% perf-profile.self.cycles-pp.copy_page 15.27 ± 22% -6.4 8.90 ± 53% perf-profile.self.cycles-pp.do_rw_once 2.38 ± 42% -1.4 1.02 ± 7% perf-profile.self.cycles-pp.native_queued_spin_lock_slowpath 0.70 ± 9% -0.2 0.48 ± 14% perf-profile.self.cycles-pp.perf_mux_hrtimer_handler 0.38 ± 2% -0.2 0.21 ± 11% perf-profile.self.cycles-pp.copy_subpage 0.33 ± 4% -0.2 0.17 ± 11% perf-profile.self.cycles-pp.copy_user_huge_page 0.18 ± 18% -0.1 0.05 ± 8% perf-profile.self.cycles-pp.update_and_free_page 0.19 ± 14% -0.1 0.11 ± 18% perf-profile.self.cycles-pp.x86_pmu_disable 0.19 ± 6% -0.1 0.12 ± 10% perf-profile.self.cycles-pp.___might_sleep 0.35 ± 14% -0.1 0.28 ± 8% perf-profile.self.cycles-pp.run_timer_softirq 0.18 ± 10% -0.1 0.12 ± 6% perf-profile.self.cycles-pp.get_page_from_freelist 0.26 ± 6% -0.0 0.22 ± 5% perf-profile.self.cycles-pp.tick_program_event 0.07 -0.0 0.06 ± 7% perf-profile.self.cycles-pp.try_to_wake_up 0.00 +0.1 0.06 ± 9% perf-profile.self.cycles-pp.update_load_avg 0.73 ± 12% +0.3 1.06 ± 8% perf-profile.self.cycles-pp.update_sd_lb_stats 14.37 ± 25% +21.2 35.60 ± 18% perf-profile.self.cycles-pp.osq_lock 22773 ± 3% +11.6% 25420 ± 2% softirqs.CPU0.SCHED 15462 ± 6% +24.5% 19248 ± 5% softirqs.CPU1.SCHED 8331 ± 11% +27.1% 10590 ± 11% softirqs.CPU10.RCU 14783 ± 4% +16.0% 17145 ± 4% softirqs.CPU10.SCHED 14236 ± 3% +15.6% 16462 ± 2% softirqs.CPU100.SCHED 14117 ± 3% +18.2% 16683 ± 3% softirqs.CPU101.SCHED 13918 ± 4% +18.4% 16472 ± 5% softirqs.CPU102.SCHED 14183 ± 6% +18.0% 16742 ± 3% softirqs.CPU103.SCHED 13795 ± 5% +19.8% 16528 softirqs.CPU104.SCHED 14326 ± 6% +17.7% 16859 softirqs.CPU105.SCHED 13842 ± 5% +19.4% 16530 ± 2% softirqs.CPU106.SCHED 14155 ± 4% +20.0% 16983 ± 2% softirqs.CPU107.SCHED 13907 ± 3% +18.6% 16492 ± 2% softirqs.CPU108.SCHED 14411 ± 7% +16.1% 16726 ± 2% softirqs.CPU109.SCHED 14354 +19.0% 17085 ± 2% softirqs.CPU11.SCHED 13689 ± 6% +21.8% 16667 ± 3% softirqs.CPU110.SCHED 13461 ± 6% +25.6% 16907 ± 3% softirqs.CPU111.SCHED 13738 ± 9% +23.2% 16925 softirqs.CPU112.SCHED 14135 ± 3% +20.5% 17032 softirqs.CPU113.SCHED 14477 ± 4% +20.8% 17491 ± 4% softirqs.CPU114.SCHED 123003 ± 2% -7.8% 113426 ± 2% softirqs.CPU114.TIMER 14014 ± 4% +23.4% 17299 softirqs.CPU115.SCHED 13528 ± 6% +24.4% 16824 ± 2% softirqs.CPU116.SCHED 13530 ± 6% +24.5% 16840 ± 2% softirqs.CPU117.SCHED 14263 ± 3% +16.1% 16557 ± 2% softirqs.CPU119.SCHED 7902 ± 2% +22.1% 9648 ± 6% softirqs.CPU12.RCU 14332 ± 3% +19.5% 17130 ± 4% softirqs.CPU12.SCHED 13476 ± 5% +26.5% 17047 softirqs.CPU120.SCHED 14240 ± 6% +20.7% 17183 softirqs.CPU121.SCHED 13161 ± 5% +27.0% 16708 ± 2% softirqs.CPU122.SCHED 13037 ± 7% +28.8% 16786 softirqs.CPU123.SCHED 14229 ± 5% +16.5% 16577 ± 3% softirqs.CPU124.SCHED 14427 ± 4% +15.4% 16652 softirqs.CPU125.SCHED 14426 ± 4% +16.3% 16771 softirqs.CPU126.SCHED 6680 +39.3% 9305 ± 22% softirqs.CPU127.RCU 13659 ± 3% +23.7% 16890 ± 3% softirqs.CPU128.SCHED 14396 ± 5% +17.9% 16979 ± 3% softirqs.CPU129.SCHED 14183 ± 7% +20.2% 17048 ± 2% softirqs.CPU13.SCHED 6700 ± 2% +35.8% 9097 ± 17% softirqs.CPU130.RCU 13949 ± 4% +22.2% 17051 ± 4% softirqs.CPU130.SCHED 14271 ± 4% +21.8% 17379 ± 2% softirqs.CPU131.SCHED 129315 ± 3% -7.0% 120290 softirqs.CPU131.TIMER 14135 ± 2% +16.0% 16396 ± 2% softirqs.CPU132.SCHED 13567 ± 4% +22.5% 16617 ± 3% softirqs.CPU133.SCHED 13912 ± 5% +20.1% 16712 ± 2% softirqs.CPU134.SCHED 14309 ± 5% +18.9% 17016 ± 2% softirqs.CPU135.SCHED 13637 ± 4% +20.3% 16402 ± 5% softirqs.CPU136.SCHED 13843 ± 4% +19.3% 16518 ± 2% softirqs.CPU137.SCHED 14049 ± 5% +19.2% 16750 ± 2% softirqs.CPU138.SCHED 14244 ± 7% +18.1% 16816 softirqs.CPU139.SCHED 14139 +22.1% 17271 ± 2% softirqs.CPU14.SCHED 13460 ± 8% +22.9% 16546 softirqs.CPU140.SCHED 13645 ± 6% +21.7% 16601 ± 2% softirqs.CPU141.SCHED 13278 ± 6% +25.5% 16661 ± 3% softirqs.CPU142.SCHED 12487 ± 5% +29.2% 16136 ± 2% softirqs.CPU143.SCHED 13440 ± 9% +22.8% 16502 softirqs.CPU144.SCHED 126064 ± 2% -8.1% 115836 softirqs.CPU144.TIMER 13995 ± 6% +21.2% 16966 ± 3% softirqs.CPU145.SCHED 13834 ± 3% +14.8% 15883 ± 6% softirqs.CPU146.SCHED 14297 ± 9% +17.1% 16735 softirqs.CPU147.SCHED 14500 ± 3% +15.2% 16711 softirqs.CPU148.SCHED 14419 ± 6% +17.5% 16945 softirqs.CPU149.SCHED 8018 ± 6% +24.4% 9977 ± 7% softirqs.CPU15.RCU 13832 ± 5% +28.2% 17737 ± 5% softirqs.CPU15.SCHED 14538 ± 5% +15.0% 16723 ± 2% softirqs.CPU150.SCHED 15092 +9.5% 16526 ± 4% softirqs.CPU152.SCHED 14533 ± 2% +15.6% 16804 softirqs.CPU153.SCHED 14415 ± 2% +14.8% 16554 ± 2% softirqs.CPU154.SCHED 14583 ± 2% +15.4% 16833 ± 2% softirqs.CPU155.SCHED 14851 ± 2% +11.8% 16598 ± 2% softirqs.CPU156.SCHED 6747 +35.2% 9124 ± 19% softirqs.CPU158.RCU 13839 ± 4% +25.9% 17429 ± 4% softirqs.CPU158.SCHED 15020 ± 5% +11.8% 16785 ± 2% softirqs.CPU159.SCHED 13468 ± 5% +25.8% 16945 ± 2% softirqs.CPU16.SCHED 128305 ± 3% -8.1% 117855 softirqs.CPU160.TIMER 15111 ± 2% +13.7% 17184 softirqs.CPU162.SCHED 14788 ± 2% +12.8% 16685 ± 3% softirqs.CPU163.SCHED 13903 ± 5% +21.5% 16889 softirqs.CPU164.SCHED 14547 ± 5% +13.5% 16510 ± 2% softirqs.CPU165.SCHED 14440 ± 4% +13.3% 16354 ± 3% softirqs.CPU166.SCHED 14450 ± 5% +14.1% 16494 ± 2% softirqs.CPU167.SCHED 131454 ± 3% -6.9% 122396 ± 2% softirqs.CPU167.TIMER 13683 ± 6% +23.0% 16824 ± 3% softirqs.CPU168.SCHED 14468 ± 5% +18.1% 17085 ± 3% softirqs.CPU169.SCHED 7703 +22.5% 9437 ± 4% softirqs.CPU17.RCU 14392 +19.8% 17237 softirqs.CPU17.SCHED 14570 ± 6% +16.9% 17038 ± 3% softirqs.CPU170.SCHED 14172 ± 5% +19.3% 16905 softirqs.CPU171.SCHED 14176 ± 3% +17.9% 16709 softirqs.CPU172.SCHED 127159 ± 2% -8.4% 116497 ± 2% softirqs.CPU172.TIMER 15034 ± 2% +11.1% 16698 ± 2% softirqs.CPU174.SCHED 14923 ± 8% +17.0% 17458 ± 5% softirqs.CPU175.SCHED 14164 ± 5% +18.8% 16833 ± 2% softirqs.CPU176.SCHED 127027 ± 2% -8.4% 116378 ± 2% softirqs.CPU176.TIMER 14359 ± 3% +16.9% 16788 ± 4% softirqs.CPU177.SCHED 14466 ± 3% +18.7% 17169 softirqs.CPU178.SCHED 14632 ± 2% +15.1% 16837 softirqs.CPU179.SCHED 123562 ± 3% -8.2% 113392 ± 2% softirqs.CPU179.TIMER 7677 +27.6% 9794 ± 2% softirqs.CPU18.RCU 14177 ± 2% +21.6% 17233 softirqs.CPU18.SCHED 14429 ± 7% +15.8% 16707 softirqs.CPU180.SCHED 15194 ± 5% +12.4% 17084 softirqs.CPU181.SCHED 13917 ± 3% +20.2% 16723 ± 3% softirqs.CPU182.SCHED 14587 ± 2% +15.1% 16786 ± 3% softirqs.CPU183.SCHED 14266 ± 3% +18.0% 16827 ± 2% softirqs.CPU184.SCHED 14661 ± 3% +16.3% 17053 softirqs.CPU185.SCHED 14222 ± 5% +21.0% 17202 ± 3% softirqs.CPU186.SCHED 15059 ± 2% +13.0% 17022 ± 3% softirqs.CPU187.SCHED 125388 ± 2% -7.6% 115887 ± 2% softirqs.CPU187.TIMER 13435 ± 4% +25.0% 16801 ± 3% softirqs.CPU188.SCHED 13434 ± 2% +28.8% 17297 ± 2% softirqs.CPU189.SCHED 7719 +27.0% 9806 ± 9% softirqs.CPU19.RCU 14075 ± 2% +20.7% 16986 softirqs.CPU19.SCHED 13735 ± 3% +20.4% 16536 ± 2% softirqs.CPU190.SCHED 13772 ± 3% +19.8% 16494 softirqs.CPU192.SCHED 13911 ± 2% +17.4% 16327 ± 2% softirqs.CPU193.SCHED 6417 +34.3% 8616 ± 17% softirqs.CPU194.RCU 14008 +17.6% 16468 ± 8% softirqs.CPU194.SCHED 14094 ± 4% +19.9% 16905 softirqs.CPU195.SCHED 14387 ± 7% +16.1% 16698 ± 5% softirqs.CPU196.SCHED 13704 ± 3% +23.7% 16952 softirqs.CPU198.SCHED 8214 ± 10% +23.7% 10157 ± 7% softirqs.CPU2.RCU 14431 +17.4% 16946 ± 4% softirqs.CPU2.SCHED 7770 +30.4% 10135 ± 8% softirqs.CPU20.RCU 13996 ± 2% +23.7% 17320 softirqs.CPU20.SCHED 14611 ± 5% +12.7% 16463 ± 3% softirqs.CPU200.SCHED 14897 ± 3% +15.5% 17199 softirqs.CPU201.SCHED 14105 ± 6% +21.7% 17167 ± 2% softirqs.CPU202.SCHED 127698 ± 3% -7.1% 118685 softirqs.CPU202.TIMER 14369 ± 6% +18.6% 17048 ± 2% softirqs.CPU203.SCHED 126668 ± 3% -8.8% 115539 softirqs.CPU203.TIMER 14461 ± 4% +13.1% 16356 ± 3% softirqs.CPU205.SCHED 13139 ± 10% +26.6% 16634 ± 3% softirqs.CPU206.SCHED 14808 ± 2% +11.8% 16550 ± 2% softirqs.CPU207.SCHED 13744 ± 5% +21.0% 16624 ± 4% softirqs.CPU208.SCHED 14039 ± 5% +18.7% 16661 ± 2% softirqs.CPU209.SCHED 127488 ± 2% -8.2% 116998 softirqs.CPU209.TIMER 7755 ± 2% +30.5% 10122 ± 12% softirqs.CPU21.RCU 13731 ± 5% +25.2% 17185 ± 2% softirqs.CPU21.SCHED 14755 ± 6% +16.1% 17123 ± 4% softirqs.CPU211.SCHED 13920 ± 3% +18.5% 16501 ± 2% softirqs.CPU212.SCHED 14435 ± 4% +16.1% 16765 ± 3% softirqs.CPU213.SCHED 13857 ± 6% +21.6% 16844 ± 2% softirqs.CPU214.SCHED 13417 ± 8% +16.5% 15635 ± 2% softirqs.CPU215.SCHED 127636 ± 3% -7.4% 118224 softirqs.CPU215.TIMER 13715 ± 3% +21.7% 16686 ± 3% softirqs.CPU216.SCHED 126421 ± 2% -7.8% 116544 softirqs.CPU216.TIMER 13885 ± 5% +18.2% 16416 softirqs.CPU217.SCHED 14003 ± 8% +20.5% 16875 softirqs.CPU218.SCHED 13891 ± 4% +23.9% 17210 ± 4% softirqs.CPU22.SCHED 14901 ± 2% +12.0% 16694 ± 2% softirqs.CPU220.SCHED 14623 ± 6% +17.3% 17153 softirqs.CPU221.SCHED 14613 ± 8% +13.9% 16643 ± 2% softirqs.CPU224.SCHED 14745 ± 4% +12.9% 16643 softirqs.CPU225.SCHED 126232 -8.3% 115717 softirqs.CPU225.TIMER 14290 ± 2% +17.2% 16753 softirqs.CPU226.SCHED 15229 ± 3% +10.3% 16800 ± 3% softirqs.CPU228.SCHED 14282 ± 6% +15.4% 16479 ± 3% softirqs.CPU23.SCHED 13785 ± 9% +24.2% 17126 ± 4% softirqs.CPU230.SCHED 126791 ± 4% -9.4% 114889 ± 3% softirqs.CPU231.TIMER 14749 ± 3% +15.0% 16958 ± 3% softirqs.CPU232.SCHED 15099 ± 5% +11.9% 16893 ± 2% softirqs.CPU233.SCHED 14825 ± 6% +12.9% 16738 softirqs.CPU234.SCHED 14272 ± 5% +18.7% 16945 ± 2% softirqs.CPU236.SCHED 15187 ± 2% +10.9% 16846 softirqs.CPU237.SCHED 15267 ± 7% +11.1% 16955 ± 3% softirqs.CPU239.SCHED 14156 ± 4% +16.3% 16466 ± 3% softirqs.CPU24.SCHED 14671 ± 3% +13.9% 16711 ± 3% softirqs.CPU240.SCHED 127318 ± 2% -7.6% 117651 ± 2% softirqs.CPU240.TIMER 14218 ± 5% +20.2% 17097 softirqs.CPU241.SCHED 14554 ± 3% +15.2% 16771 softirqs.CPU242.SCHED 14003 +19.9% 16785 softirqs.CPU243.SCHED 13761 ± 6% +21.5% 16724 ± 2% softirqs.CPU244.SCHED 14418 ± 6% +16.4% 16781 softirqs.CPU245.SCHED 14760 ± 7% +14.8% 16940 ± 4% softirqs.CPU246.SCHED 14891 ± 3% +12.3% 16722 ± 4% softirqs.CPU249.SCHED 13823 ± 4% +24.1% 17148 softirqs.CPU25.SCHED 14201 ± 4% +18.1% 16774 ± 3% softirqs.CPU250.SCHED 14620 ± 10% +18.5% 17331 softirqs.CPU251.SCHED 14877 ± 3% +11.3% 16564 ± 2% softirqs.CPU252.SCHED 14517 ± 6% +16.3% 16877 ± 3% softirqs.CPU254.SCHED 14284 ± 7% +18.0% 16858 ± 4% softirqs.CPU255.SCHED 121538 ± 3% -7.5% 112473 softirqs.CPU255.TIMER 14582 +14.8% 16736 softirqs.CPU256.SCHED 14057 ± 3% +22.8% 17259 softirqs.CPU257.SCHED 15076 ± 3% +13.4% 17097 ± 3% softirqs.CPU258.SCHED 14356 ± 3% +20.2% 17251 ± 3% softirqs.CPU259.SCHED 13998 ± 3% +20.1% 16806 ± 2% softirqs.CPU26.SCHED 13899 ± 4% +19.0% 16534 ± 5% softirqs.CPU260.SCHED 128277 ± 4% -7.4% 118758 softirqs.CPU260.TIMER 14288 ± 5% +20.7% 17251 softirqs.CPU261.SCHED 14456 ± 5% +15.1% 16644 softirqs.CPU262.SCHED 14114 ± 2% +17.8% 16624 ± 4% softirqs.CPU263.SCHED 13328 ± 4% +25.0% 16657 softirqs.CPU264.SCHED 13328 ± 4% +25.1% 16676 ± 4% softirqs.CPU266.SCHED 14367 ± 3% +19.5% 17165 ± 2% softirqs.CPU267.SCHED 122663 ± 3% -7.6% 113293 ± 2% softirqs.CPU268.TIMER 13527 ± 6% +25.2% 16940 softirqs.CPU27.SCHED 14341 ± 5% +19.8% 17187 softirqs.CPU270.SCHED 14345 ± 5% +14.3% 16403 ± 5% softirqs.CPU271.SCHED 14990 ± 3% +14.4% 17152 ± 4% softirqs.CPU272.SCHED 15007 ± 2% +13.4% 17012 softirqs.CPU273.SCHED 14668 ± 8% +17.0% 17157 ± 4% softirqs.CPU274.SCHED 14287 ± 6% +17.2% 16749 ± 4% softirqs.CPU277.SCHED 6301 +41.8% 8938 ± 16% softirqs.CPU278.RCU 13980 ± 10% +24.6% 17424 ± 2% softirqs.CPU278.SCHED 14763 ± 7% +16.0% 17119 softirqs.CPU279.SCHED 13682 ± 5% +23.9% 16950 softirqs.CPU28.SCHED 14204 ± 3% +17.0% 16617 ± 3% softirqs.CPU280.SCHED 14202 ± 3% +14.4% 16240 ± 2% softirqs.CPU281.SCHED 14629 ± 7% +16.3% 17013 ± 3% softirqs.CPU283.SCHED 13692 ± 6% +22.7% 16795 softirqs.CPU284.SCHED 14194 ± 7% +17.5% 16679 ± 3% softirqs.CPU285.SCHED 123721 ± 3% -8.1% 113741 ± 3% softirqs.CPU285.TIMER 14757 ± 7% +15.5% 17050 softirqs.CPU286.SCHED 13560 ± 6% +17.2% 15894 softirqs.CPU287.SCHED 14201 ± 4% +19.9% 17020 ± 2% softirqs.CPU29.SCHED 14345 ± 3% +20.5% 17292 softirqs.CPU3.SCHED 13910 ± 4% +20.9% 16814 ± 4% softirqs.CPU30.SCHED 7587 +41.8% 10759 ± 23% softirqs.CPU31.RCU 13401 ± 4% +26.6% 16967 ± 2% softirqs.CPU31.SCHED 13593 +24.6% 16937 softirqs.CPU32.SCHED 13175 ± 2% +29.0% 16989 softirqs.CPU33.SCHED 13491 ± 5% +25.8% 16974 ± 3% softirqs.CPU34.SCHED 13520 ± 7% +25.9% 17018 ± 2% softirqs.CPU35.SCHED 13723 ± 6% +22.1% 16763 ± 2% softirqs.CPU36.SCHED 13449 ± 3% +27.1% 17091 softirqs.CPU37.SCHED 7405 +40.0% 10368 ± 17% softirqs.CPU38.RCU 14299 ± 6% +22.4% 17509 ± 3% softirqs.CPU38.SCHED 14269 ± 3% +18.6% 16918 softirqs.CPU39.SCHED 7977 ± 2% +23.6% 9862 ± 5% softirqs.CPU4.RCU 14055 ± 2% +23.4% 17349 ± 3% softirqs.CPU4.SCHED 14257 ± 2% +19.4% 17030 ± 2% softirqs.CPU40.SCHED 13774 ± 2% +24.1% 17090 softirqs.CPU41.SCHED 14425 ± 8% +17.7% 16976 softirqs.CPU42.SCHED 14314 ± 2% +21.2% 17345 ± 2% softirqs.CPU43.SCHED 13274 ± 4% +27.7% 16954 softirqs.CPU44.SCHED 135612 ± 10% -15.7% 114264 ± 3% softirqs.CPU44.TIMER 13919 ± 2% +20.9% 16829 softirqs.CPU45.SCHED 13156 +27.9% 16834 ± 2% softirqs.CPU46.SCHED 13617 ± 2% +22.0% 16614 softirqs.CPU47.SCHED 13565 ± 3% +25.7% 17054 ± 2% softirqs.CPU48.SCHED 13791 ± 4% +21.6% 16769 softirqs.CPU49.SCHED 14260 ± 3% +20.1% 17126 ± 4% softirqs.CPU5.SCHED 13510 ± 7% +25.3% 16934 softirqs.CPU50.SCHED 12790 ± 10% +30.3% 16669 softirqs.CPU51.SCHED 13989 +19.9% 16774 ± 3% softirqs.CPU52.SCHED 14279 ± 3% +17.1% 16722 ± 2% softirqs.CPU53.SCHED 7263 +36.9% 9940 ± 21% softirqs.CPU54.RCU 14088 ± 2% +20.1% 16918 softirqs.CPU54.SCHED 13508 ± 6% +23.1% 16629 softirqs.CPU55.SCHED 130302 ± 6% -9.4% 118014 ± 7% softirqs.CPU55.TIMER 13313 ± 3% +27.9% 17030 ± 2% softirqs.CPU56.SCHED 7360 ± 2% +33.2% 9803 ± 12% softirqs.CPU57.RCU 13818 ± 2% +21.3% 16768 ± 2% softirqs.CPU57.SCHED 7296 +27.1% 9274 ± 7% softirqs.CPU58.RCU 13922 ± 3% +23.4% 17181 ± 2% softirqs.CPU58.SCHED 7271 +30.3% 9476 ± 11% softirqs.CPU59.RCU 14169 ± 5% +19.7% 16956 ± 2% softirqs.CPU59.SCHED 8176 ± 7% +16.5% 9524 ± 3% softirqs.CPU6.RCU 13689 ± 3% +25.2% 17132 ± 5% softirqs.CPU6.SCHED 13645 ± 2% +23.3% 16825 softirqs.CPU60.SCHED 13441 ± 6% +24.9% 16786 ± 2% softirqs.CPU61.SCHED 13497 ± 5% +25.7% 16959 softirqs.CPU62.SCHED 13682 ± 4% +25.5% 17170 softirqs.CPU63.SCHED 13656 ± 6% +22.3% 16695 ± 3% softirqs.CPU64.SCHED 13704 ± 7% +22.7% 16819 softirqs.CPU65.SCHED 13683 ± 3% +23.0% 16826 softirqs.CPU66.SCHED 14076 ± 2% +19.3% 16797 ± 2% softirqs.CPU67.SCHED 13713 ± 4% +18.2% 16215 ± 2% softirqs.CPU68.SCHED 13396 ± 3% +25.1% 16754 ± 2% softirqs.CPU69.SCHED 8042 ± 3% +21.0% 9730 ± 7% softirqs.CPU7.RCU 13604 ± 3% +27.3% 17320 ± 5% softirqs.CPU7.SCHED 13023 ± 2% +29.2% 16828 ± 2% softirqs.CPU70.SCHED 12307 ± 3% +32.1% 16255 softirqs.CPU71.SCHED 7727 ± 22% +37.3% 10612 ± 22% softirqs.CPU72.RCU 13320 ± 3% +28.0% 17050 ± 2% softirqs.CPU72.SCHED 13838 ± 3% +22.0% 16883 ± 3% softirqs.CPU73.SCHED 14604 ± 2% +14.4% 16707 ± 4% softirqs.CPU74.SCHED 14184 ± 4% +19.1% 16892 ± 2% softirqs.CPU75.SCHED 14138 ± 4% +19.0% 16830 softirqs.CPU76.SCHED 7098 +28.1% 9090 ± 12% softirqs.CPU77.RCU 13082 ± 4% +28.0% 16741 softirqs.CPU77.SCHED 126355 ± 4% -10.8% 112765 ± 2% softirqs.CPU78.TIMER 14718 ± 5% +12.6% 16576 ± 3% softirqs.CPU79.SCHED 7959 ± 2% +27.1% 10119 ± 10% softirqs.CPU8.RCU 13775 ± 4% +25.1% 17232 ± 5% softirqs.CPU8.SCHED 14397 +13.6% 16355 ± 2% softirqs.CPU80.SCHED 13999 ± 6% +20.7% 16896 ± 2% softirqs.CPU81.SCHED 14129 ± 7% +18.2% 16706 softirqs.CPU82.SCHED 13931 +17.6% 16385 ± 3% softirqs.CPU83.SCHED 14455 ± 5% +16.1% 16776 ± 2% softirqs.CPU84.SCHED 14426 ± 5% +16.4% 16799 softirqs.CPU86.SCHED 7049 +28.2% 9036 ± 10% softirqs.CPU88.RCU 13901 ± 3% +20.1% 16697 ± 2% softirqs.CPU88.SCHED 127258 ± 2% -7.3% 118017 softirqs.CPU88.TIMER 14353 ± 5% +17.4% 16855 ± 2% softirqs.CPU89.SCHED 14823 ± 4% +14.7% 17004 softirqs.CPU9.SCHED 14278 ± 4% +18.4% 16908 softirqs.CPU90.SCHED 14225 ± 2% +18.8% 16894 ± 2% softirqs.CPU91.SCHED 7091 +26.7% 8987 ± 10% softirqs.CPU92.RCU 13726 ± 3% +24.0% 17014 ± 3% softirqs.CPU92.SCHED 14051 ± 5% +20.6% 16939 softirqs.CPU93.SCHED 14123 ± 4% +17.9% 16649 ± 3% softirqs.CPU94.SCHED 130109 ± 5% -8.2% 119400 softirqs.CPU95.TIMER 13638 ± 4% +23.5% 16847 ± 2% softirqs.CPU96.SCHED 13134 ± 2% +29.4% 17001 ± 3% softirqs.CPU97.SCHED 13357 ± 3% +25.7% 16791 ± 2% softirqs.CPU98.SCHED 14112 ± 6% +20.0% 16938 softirqs.CPU99.SCHED 1991578 +21.8% 2426642 ± 3% softirqs.RCU 4100803 +18.4% 4855612 softirqs.SCHED 454.00 ± 27% +675.8% 3522 ±139% interrupts.30:IR-PCI-MSI.2097153-edge.eth0-TxRx-0 384622 -1.6% 378485 interrupts.CAL:Function_call_interrupts 930.25 ± 8% -46.7% 496.00 ± 10% interrupts.CPU0.TLB:TLB_shootdowns 758.50 ± 9% -44.8% 418.75 ± 11% interrupts.CPU1.TLB:TLB_shootdowns 454.00 ± 27% +675.8% 3522 ±139% interrupts.CPU10.30:IR-PCI-MSI.2097153-edge.eth0-TxRx-0 886.75 ± 5% -39.4% 537.00 ± 3% interrupts.CPU10.TLB:TLB_shootdowns 169.50 ± 11% +67.0% 283.00 ± 9% interrupts.CPU100.TLB:TLB_shootdowns 178.50 ± 20% +44.0% 257.00 ± 9% interrupts.CPU101.TLB:TLB_shootdowns 169.00 ± 23% +62.7% 275.00 ± 20% interrupts.CPU104.TLB:TLB_shootdowns 1463 ± 28% +88.1% 2753 ± 22% interrupts.CPU105.NMI:Non-maskable_interrupts 1463 ± 28% +88.1% 2753 ± 22% interrupts.CPU105.PMI:Performance_monitoring_interrupts 158.75 ± 21% +73.4% 275.25 ± 4% interrupts.CPU106.TLB:TLB_shootdowns 157.50 ± 24% +67.3% 263.50 ± 13% interrupts.CPU109.TLB:TLB_shootdowns 2884 ± 27% -43.7% 1625 ± 6% interrupts.CPU11.NMI:Non-maskable_interrupts 2884 ± 27% -43.7% 1625 ± 6% interrupts.CPU11.PMI:Performance_monitoring_interrupts 713.50 ± 5% -38.8% 436.50 ± 13% interrupts.CPU11.TLB:TLB_shootdowns 146.00 ± 38% +79.3% 261.75 ± 14% interrupts.CPU110.TLB:TLB_shootdowns 162.00 ± 14% +82.6% 295.75 ± 12% interrupts.CPU112.TLB:TLB_shootdowns 445.75 ± 52% +170.1% 1204 ± 91% interrupts.CPU114.RES:Rescheduling_interrupts 160.25 ± 37% +70.8% 273.75 ± 14% interrupts.CPU114.TLB:TLB_shootdowns 1417 ± 17% +66.0% 2352 ± 34% interrupts.CPU115.NMI:Non-maskable_interrupts 1417 ± 17% +66.0% 2352 ± 34% interrupts.CPU115.PMI:Performance_monitoring_interrupts 380.75 ± 9% +37.9% 525.00 ± 15% interrupts.CPU116.RES:Rescheduling_interrupts 183.00 ± 9% +48.2% 271.25 ± 14% interrupts.CPU116.TLB:TLB_shootdowns 170.50 ± 15% +74.5% 297.50 ± 5% interrupts.CPU118.TLB:TLB_shootdowns 454.25 ± 38% +251.3% 1596 ±103% interrupts.CPU12.RES:Rescheduling_interrupts 847.00 ± 12% -36.9% 534.25 ± 10% interrupts.CPU12.TLB:TLB_shootdowns 173.25 ± 20% +65.7% 287.00 ± 13% interrupts.CPU122.TLB:TLB_shootdowns 420.50 ± 32% +80.5% 759.00 ± 37% interrupts.CPU123.RES:Rescheduling_interrupts 247.75 ± 22% +75.9% 435.75 ± 14% interrupts.CPU124.RES:Rescheduling_interrupts 181.75 ± 33% +58.7% 288.50 ± 15% interrupts.CPU126.TLB:TLB_shootdowns 364.75 ± 21% +39.1% 507.50 ± 11% interrupts.CPU128.RES:Rescheduling_interrupts 337.75 ± 24% +248.5% 1177 ± 74% interrupts.CPU13.RES:Rescheduling_interrupts 783.25 ± 14% -47.8% 409.00 ± 3% interrupts.CPU13.TLB:TLB_shootdowns 277.00 ± 14% +84.9% 512.25 ± 10% interrupts.CPU131.RES:Rescheduling_interrupts 155.75 ± 24% +71.7% 267.50 ± 21% interrupts.CPU132.TLB:TLB_shootdowns 174.25 ± 24% +50.4% 262.00 ± 19% interrupts.CPU133.TLB:TLB_shootdowns 137.00 ± 7% +116.4% 296.50 ± 11% interrupts.CPU134.TLB:TLB_shootdowns 152.00 ± 24% +86.3% 283.25 ± 17% interrupts.CPU138.TLB:TLB_shootdowns 820.00 ± 10% -32.5% 553.75 ± 3% interrupts.CPU14.TLB:TLB_shootdowns 277.75 ± 19% +81.1% 503.00 ± 7% interrupts.CPU140.RES:Rescheduling_interrupts 298.25 ± 31% +59.3% 475.00 ± 15% interrupts.CPU142.RES:Rescheduling_interrupts 192.50 ± 22% +38.6% 266.75 ± 4% interrupts.CPU143.TLB:TLB_shootdowns 290.00 ± 38% +103.4% 590.00 ± 18% interrupts.CPU145.RES:Rescheduling_interrupts 104.50 ± 34% +90.4% 199.00 ± 16% interrupts.CPU145.TLB:TLB_shootdowns 226.50 ± 10% +96.9% 446.00 ± 15% interrupts.CPU146.RES:Rescheduling_interrupts 95.75 ± 8% +145.4% 235.00 ± 12% interrupts.CPU146.TLB:TLB_shootdowns 145.00 ± 22% +65.2% 239.50 ± 16% interrupts.CPU147.TLB:TLB_shootdowns 90.25 ± 23% +212.2% 281.75 ± 19% interrupts.CPU148.TLB:TLB_shootdowns 104.25 ± 22% +142.7% 253.00 ± 11% interrupts.CPU149.TLB:TLB_shootdowns 2888 ± 16% -35.6% 1860 ± 30% interrupts.CPU15.NMI:Non-maskable_interrupts 2888 ± 16% -35.6% 1860 ± 30% interrupts.CPU15.PMI:Performance_monitoring_interrupts 472.25 ± 31% +275.2% 1771 ±106% interrupts.CPU15.RES:Rescheduling_interrupts 816.50 ± 16% -50.0% 408.50 ± 11% interrupts.CPU15.TLB:TLB_shootdowns 84.75 ± 24% +207.4% 260.50 ± 10% interrupts.CPU150.TLB:TLB_shootdowns 133.50 ± 16% +108.6% 278.50 ± 17% interrupts.CPU151.TLB:TLB_shootdowns 103.75 ± 25% +132.0% 240.75 ± 8% interrupts.CPU152.TLB:TLB_shootdowns 105.00 ± 60% +155.0% 267.75 ± 7% interrupts.CPU153.TLB:TLB_shootdowns 100.50 ± 28% +133.1% 234.25 ± 8% interrupts.CPU154.TLB:TLB_shootdowns 73.50 ± 36% +220.4% 235.50 ± 11% interrupts.CPU155.TLB:TLB_shootdowns 229.50 ± 18% +182.1% 647.50 ± 8% interrupts.CPU156.RES:Rescheduling_interrupts 114.50 ± 20% +110.9% 241.50 ± 29% interrupts.CPU156.TLB:TLB_shootdowns 125.75 ± 27% +79.7% 226.00 ± 8% interrupts.CPU157.TLB:TLB_shootdowns 97.50 ± 21% +143.1% 237.00 ± 16% interrupts.CPU158.TLB:TLB_shootdowns 94.75 ± 49% +136.4% 224.00 ± 21% interrupts.CPU159.TLB:TLB_shootdowns 452.00 ± 36% +89.2% 855.25 ± 39% interrupts.CPU16.RES:Rescheduling_interrupts 959.00 ± 16% -54.3% 438.25 ± 8% interrupts.CPU16.TLB:TLB_shootdowns 96.75 ± 9% +145.0% 237.00 ± 9% interrupts.CPU161.TLB:TLB_shootdowns 94.25 ± 24% +169.5% 254.00 ± 10% interrupts.CPU162.TLB:TLB_shootdowns 100.50 ± 8% +141.8% 243.00 ± 14% interrupts.CPU163.TLB:TLB_shootdowns 87.00 ± 42% +186.5% 249.25 ± 8% interrupts.CPU164.TLB:TLB_shootdowns 93.50 ± 29% +145.7% 229.75 ± 9% interrupts.CPU165.TLB:TLB_shootdowns 110.50 ± 33% +165.4% 293.25 ± 15% interrupts.CPU166.TLB:TLB_shootdowns 323.25 ± 37% +105.7% 665.00 ± 39% interrupts.CPU167.RES:Rescheduling_interrupts 96.75 ± 48% +140.3% 232.50 ± 14% interrupts.CPU167.TLB:TLB_shootdowns 224.00 ± 22% +140.8% 539.50 ± 40% interrupts.CPU168.RES:Rescheduling_interrupts 87.50 ± 26% +151.1% 219.75 ± 14% interrupts.CPU168.TLB:TLB_shootdowns 1120 ± 47% +79.9% 2015 ± 27% interrupts.CPU169.NMI:Non-maskable_interrupts 1120 ± 47% +79.9% 2015 ± 27% interrupts.CPU169.PMI:Performance_monitoring_interrupts 100.25 ± 22% +117.5% 218.00 ± 9% interrupts.CPU169.TLB:TLB_shootdowns 667.75 ± 12% -30.3% 465.50 ± 14% interrupts.CPU17.TLB:TLB_shootdowns 75.00 ± 28% +252.7% 264.50 ± 22% interrupts.CPU170.TLB:TLB_shootdowns 94.25 ± 19% +126.0% 213.00 ± 13% interrupts.CPU171.TLB:TLB_shootdowns 318.25 ± 28% +53.3% 488.00 ± 18% interrupts.CPU172.RES:Rescheduling_interrupts 85.25 ± 33% +221.1% 273.75 ± 19% interrupts.CPU172.TLB:TLB_shootdowns 82.25 ± 18% +130.7% 189.75 ± 20% interrupts.CPU173.TLB:TLB_shootdowns 67.75 ± 55% +261.6% 245.00 ± 12% interrupts.CPU174.TLB:TLB_shootdowns 227.75 ± 41% +588.6% 1568 ± 95% interrupts.CPU175.RES:Rescheduling_interrupts 91.50 ± 10% +150.8% 229.50 ± 10% interrupts.CPU175.TLB:TLB_shootdowns 99.50 ± 17% +147.2% 246.00 ± 22% interrupts.CPU176.TLB:TLB_shootdowns 79.25 ± 18% +200.0% 237.75 ± 27% interrupts.CPU177.TLB:TLB_shootdowns 87.50 ± 36% +129.7% 201.00 ± 4% interrupts.CPU178.TLB:TLB_shootdowns 127.25 ± 44% +82.7% 232.50 ± 15% interrupts.CPU179.TLB:TLB_shootdowns 1161 ± 15% +137.6% 2758 ± 27% interrupts.CPU18.NMI:Non-maskable_interrupts 1161 ± 15% +137.6% 2758 ± 27% interrupts.CPU18.PMI:Performance_monitoring_interrupts 425.75 ± 15% +149.5% 1062 ± 64% interrupts.CPU18.RES:Rescheduling_interrupts 985.50 ± 13% -50.1% 492.25 ± 13% interrupts.CPU18.TLB:TLB_shootdowns 112.25 ± 33% +120.7% 247.75 ± 8% interrupts.CPU180.TLB:TLB_shootdowns 126.25 ± 15% +96.0% 247.50 ± 9% interrupts.CPU181.TLB:TLB_shootdowns 229.25 ± 25% +74.6% 400.25 ± 7% interrupts.CPU182.RES:Rescheduling_interrupts 102.50 ± 41% +173.4% 280.25 ± 4% interrupts.CPU182.TLB:TLB_shootdowns 253.25 ± 13% +52.6% 386.50 ± 8% interrupts.CPU183.RES:Rescheduling_interrupts 97.00 ± 50% +153.4% 245.75 ± 4% interrupts.CPU183.TLB:TLB_shootdowns 99.00 ± 14% +143.7% 241.25 ± 18% interrupts.CPU184.TLB:TLB_shootdowns 287.50 ± 37% +57.0% 451.25 ± 32% interrupts.CPU185.RES:Rescheduling_interrupts 92.50 ± 27% +139.2% 221.25 ± 5% interrupts.CPU185.TLB:TLB_shootdowns 2302 ± 26% +37.4% 3162 ± 5% interrupts.CPU186.NMI:Non-maskable_interrupts 2302 ± 26% +37.4% 3162 ± 5% interrupts.CPU186.PMI:Performance_monitoring_interrupts 87.75 ± 16% +204.0% 266.75 ± 20% interrupts.CPU186.TLB:TLB_shootdowns 97.00 ± 31% +157.0% 249.25 ± 10% interrupts.CPU187.TLB:TLB_shootdowns 261.50 ± 10% +54.2% 403.25 ± 15% interrupts.CPU188.RES:Rescheduling_interrupts 108.50 ± 42% +103.7% 221.00 ± 26% interrupts.CPU188.TLB:TLB_shootdowns 223.75 ± 21% +88.4% 421.50 ± 18% interrupts.CPU189.RES:Rescheduling_interrupts 119.25 ± 11% +108.4% 248.50 ± 25% interrupts.CPU189.TLB:TLB_shootdowns 400.25 ± 27% +117.4% 870.25 ± 52% interrupts.CPU19.RES:Rescheduling_interrupts 699.50 ± 16% -31.8% 476.75 ± 10% interrupts.CPU19.TLB:TLB_shootdowns 99.75 ± 43% +148.6% 248.00 ± 12% interrupts.CPU190.TLB:TLB_shootdowns 98.25 ± 10% +146.6% 242.25 ± 17% interrupts.CPU191.TLB:TLB_shootdowns 105.25 ± 29% +145.4% 258.25 ± 19% interrupts.CPU192.TLB:TLB_shootdowns 89.50 ± 23% +191.3% 260.75 ± 17% interrupts.CPU193.TLB:TLB_shootdowns 66.25 ± 25% +285.7% 255.50 ± 17% interrupts.CPU194.TLB:TLB_shootdowns 278.75 ± 10% +84.9% 515.50 ± 32% interrupts.CPU195.RES:Rescheduling_interrupts 80.00 ± 18% +247.8% 278.25 ± 14% interrupts.CPU195.TLB:TLB_shootdowns 70.25 ± 12% +246.3% 243.25 ± 11% interrupts.CPU196.TLB:TLB_shootdowns 104.75 ± 26% +147.0% 258.75 ± 23% interrupts.CPU197.TLB:TLB_shootdowns 86.75 ± 62% +188.2% 250.00 ± 20% interrupts.CPU198.TLB:TLB_shootdowns 94.25 ± 17% +150.1% 235.75 ± 19% interrupts.CPU199.TLB:TLB_shootdowns 3084 ± 4% -52.9% 1453 ± 6% interrupts.CPU2.NMI:Non-maskable_interrupts 3084 ± 4% -52.9% 1453 ± 6% interrupts.CPU2.PMI:Performance_monitoring_interrupts 556.25 ± 46% +179.6% 1555 ± 83% interrupts.CPU2.RES:Rescheduling_interrupts 891.00 ± 15% -42.6% 511.50 ± 13% interrupts.CPU2.TLB:TLB_shootdowns 364.75 ± 16% +193.9% 1072 ± 40% interrupts.CPU20.RES:Rescheduling_interrupts 825.75 ± 13% -35.7% 530.75 ± 6% interrupts.CPU20.TLB:TLB_shootdowns 129.25 ± 17% +83.0% 236.50 ± 7% interrupts.CPU200.TLB:TLB_shootdowns 88.50 ± 58% +200.0% 265.50 ± 12% interrupts.CPU201.TLB:TLB_shootdowns 116.75 ± 24% +99.8% 233.25 ± 24% interrupts.CPU202.TLB:TLB_shootdowns 254.25 ± 35% +121.8% 564.00 ± 14% interrupts.CPU203.RES:Rescheduling_interrupts 83.25 ± 27% +203.0% 252.25 ± 18% interrupts.CPU203.TLB:TLB_shootdowns 110.25 ± 16% +195.2% 325.50 ± 35% interrupts.CPU204.TLB:TLB_shootdowns 332.00 ± 44% +60.5% 532.75 ± 15% interrupts.CPU205.RES:Rescheduling_interrupts 89.00 ± 32% +165.4% 236.25 ± 11% interrupts.CPU205.TLB:TLB_shootdowns 236.25 ± 23% +112.8% 502.75 ± 10% interrupts.CPU206.RES:Rescheduling_interrupts 82.75 ± 32% +195.2% 244.25 ± 13% interrupts.CPU206.TLB:TLB_shootdowns 121.25 ± 15% +86.6% 226.25 ± 18% interrupts.CPU207.TLB:TLB_shootdowns 83.75 ± 24% +170.7% 226.75 ± 5% interrupts.CPU208.TLB:TLB_shootdowns 330.25 ± 13% +131.5% 764.50 ± 44% interrupts.CPU209.RES:Rescheduling_interrupts 75.75 ± 20% +217.8% 240.75 ± 9% interrupts.CPU209.TLB:TLB_shootdowns 778.00 ± 16% -39.2% 473.00 ± 34% interrupts.CPU21.TLB:TLB_shootdowns 268.75 ± 27% +178.4% 748.25 ± 37% interrupts.CPU210.RES:Rescheduling_interrupts 114.75 ± 16% +100.0% 229.50 ± 13% interrupts.CPU210.TLB:TLB_shootdowns 112.00 ± 29% +101.1% 225.25 ± 15% interrupts.CPU211.TLB:TLB_shootdowns 97.00 ± 58% +159.3% 251.50 ± 21% interrupts.CPU212.TLB:TLB_shootdowns 263.75 ± 29% +80.3% 475.50 ± 15% interrupts.CPU213.RES:Rescheduling_interrupts 101.25 ± 25% +98.5% 201.00 ± 28% interrupts.CPU215.TLB:TLB_shootdowns 1275 ± 12% +70.6% 2177 ± 30% interrupts.CPU216.NMI:Non-maskable_interrupts 1275 ± 12% +70.6% 2177 ± 30% interrupts.CPU216.PMI:Performance_monitoring_interrupts 278.75 ± 15% +48.7% 414.50 ± 14% interrupts.CPU216.RES:Rescheduling_interrupts 95.50 ± 26% +118.3% 208.50 ± 11% interrupts.CPU216.TLB:TLB_shootdowns 1391 ± 30% +54.2% 2146 ± 33% interrupts.CPU217.NMI:Non-maskable_interrupts 1391 ± 30% +54.2% 2146 ± 33% interrupts.CPU217.PMI:Performance_monitoring_interrupts 114.50 ± 10% +84.9% 211.75 ± 16% interrupts.CPU217.TLB:TLB_shootdowns 77.00 ± 48% +308.4% 314.50 ± 55% interrupts.CPU218.TLB:TLB_shootdowns 70.75 ± 41% +259.0% 254.00 ± 21% interrupts.CPU219.TLB:TLB_shootdowns 884.75 ± 18% -36.6% 561.25 ± 12% interrupts.CPU22.TLB:TLB_shootdowns 58.25 ± 36% +315.9% 242.25 ± 13% interrupts.CPU220.TLB:TLB_shootdowns 230.50 ± 35% +103.9% 470.00 ± 18% interrupts.CPU221.RES:Rescheduling_interrupts 61.00 ± 40% +254.1% 216.00 ± 3% interrupts.CPU221.TLB:TLB_shootdowns 114.75 ± 47% +102.6% 232.50 ± 22% interrupts.CPU223.TLB:TLB_shootdowns 94.25 ± 19% +146.9% 232.75 ± 15% interrupts.CPU224.TLB:TLB_shootdowns 92.75 ± 47% +142.6% 225.00 ± 12% interrupts.CPU225.TLB:TLB_shootdowns 84.75 ± 19% +182.0% 239.00 ± 4% interrupts.CPU226.TLB:TLB_shootdowns 91.00 ± 34% +164.8% 241.00 ± 20% interrupts.CPU227.TLB:TLB_shootdowns 2345 ± 32% -40.0% 1407 ± 17% interrupts.CPU228.NMI:Non-maskable_interrupts 2345 ± 32% -40.0% 1407 ± 17% interrupts.CPU228.PMI:Performance_monitoring_interrupts 61.75 ± 24% +232.0% 205.00 ± 10% interrupts.CPU228.TLB:TLB_shootdowns 75.00 ± 49% +188.7% 216.50 ± 14% interrupts.CPU229.TLB:TLB_shootdowns 706.25 ± 17% -38.5% 434.00 ± 19% interrupts.CPU23.TLB:TLB_shootdowns 78.50 ± 20% +208.6% 242.25 ± 11% interrupts.CPU230.TLB:TLB_shootdowns 67.50 ± 35% +214.4% 212.25 ± 20% interrupts.CPU231.TLB:TLB_shootdowns 204.25 ± 15% +141.9% 494.00 ± 11% interrupts.CPU232.RES:Rescheduling_interrupts 65.25 ± 19% +254.0% 231.00 ± 13% interrupts.CPU232.TLB:TLB_shootdowns 104.75 ± 28% +106.9% 216.75 ± 26% interrupts.CPU233.TLB:TLB_shootdowns 65.00 ± 44% +226.9% 212.50 ± 8% interrupts.CPU234.TLB:TLB_shootdowns 72.00 ± 53% +186.8% 206.50 ± 20% interrupts.CPU235.TLB:TLB_shootdowns 262.50 ± 38% +75.3% 460.25 ± 13% interrupts.CPU236.RES:Rescheduling_interrupts 72.75 ± 61% +195.5% 215.00 ± 7% interrupts.CPU236.TLB:TLB_shootdowns 78.25 ± 21% +187.2% 224.75 ± 32% interrupts.CPU237.TLB:TLB_shootdowns 92.25 ± 27% +166.9% 246.25 ± 17% interrupts.CPU238.TLB:TLB_shootdowns 120.50 ± 37% +118.5% 263.25 ± 19% interrupts.CPU239.TLB:TLB_shootdowns 871.75 ± 7% -42.3% 502.75 ± 12% interrupts.CPU24.TLB:TLB_shootdowns 63.75 ± 34% +271.0% 236.50 ± 6% interrupts.CPU240.TLB:TLB_shootdowns 77.25 ± 29% +207.4% 237.50 ± 15% interrupts.CPU241.TLB:TLB_shootdowns 49.75 ± 29% +310.6% 204.25 ± 13% interrupts.CPU242.TLB:TLB_shootdowns 76.00 ± 19% +194.7% 224.00 ± 17% interrupts.CPU243.TLB:TLB_shootdowns 80.75 ± 10% +183.6% 229.00 ± 17% interrupts.CPU244.TLB:TLB_shootdowns 86.75 ± 57% +171.8% 235.75 ± 8% interrupts.CPU245.TLB:TLB_shootdowns 56.50 ± 51% +344.2% 251.00 ± 13% interrupts.CPU246.TLB:TLB_shootdowns 270.50 ± 24% +153.1% 684.75 ± 34% interrupts.CPU247.RES:Rescheduling_interrupts 88.25 ± 24% +180.2% 247.25 ± 18% interrupts.CPU247.TLB:TLB_shootdowns 81.25 ± 37% +167.1% 217.00 ± 20% interrupts.CPU248.TLB:TLB_shootdowns 67.00 ± 26% +216.4% 212.00 ± 11% interrupts.CPU249.TLB:TLB_shootdowns 740.75 ± 11% -36.9% 467.25 ± 7% interrupts.CPU25.TLB:TLB_shootdowns 67.50 ± 29% +247.0% 234.25 ± 11% interrupts.CPU250.TLB:TLB_shootdowns 92.00 ± 63% +111.1% 194.25 ± 24% interrupts.CPU251.TLB:TLB_shootdowns 72.25 ± 45% +223.5% 233.75 ± 16% interrupts.CPU252.TLB:TLB_shootdowns 78.75 ± 29% +178.7% 219.50 ± 12% interrupts.CPU253.TLB:TLB_shootdowns 64.25 ± 58% +258.4% 230.25 ± 11% interrupts.CPU254.TLB:TLB_shootdowns 267.00 ± 17% +44.3% 385.25 ± 13% interrupts.CPU255.RES:Rescheduling_interrupts 114.25 ± 36% +106.1% 235.50 ± 12% interrupts.CPU255.TLB:TLB_shootdowns 74.00 ± 33% +213.9% 232.25 ± 13% interrupts.CPU256.TLB:TLB_shootdowns 86.00 ± 81% +158.4% 222.25 ± 19% interrupts.CPU257.TLB:TLB_shootdowns 1565 ± 38% +54.4% 2417 ± 27% interrupts.CPU258.NMI:Non-maskable_interrupts 1565 ± 38% +54.4% 2417 ± 27% interrupts.CPU258.PMI:Performance_monitoring_interrupts 252.00 ± 25% +118.6% 550.75 ± 54% interrupts.CPU258.RES:Rescheduling_interrupts 81.75 ± 21% +192.7% 239.25 ± 9% interrupts.CPU258.TLB:TLB_shootdowns 106.75 ± 37% +109.1% 223.25 ± 20% interrupts.CPU259.TLB:TLB_shootdowns 899.75 ± 8% -42.9% 514.00 ± 6% interrupts.CPU26.TLB:TLB_shootdowns 67.25 ± 41% +291.8% 263.50 ± 22% interrupts.CPU260.TLB:TLB_shootdowns 59.25 ± 34% +289.0% 230.50 ± 8% interrupts.CPU261.TLB:TLB_shootdowns 292.75 ± 12% +61.0% 471.25 ± 16% interrupts.CPU262.RES:Rescheduling_interrupts 49.75 ± 45% +400.0% 248.75 ± 14% interrupts.CPU262.TLB:TLB_shootdowns 325.00 ± 17% +52.1% 494.25 ± 27% interrupts.CPU263.RES:Rescheduling_interrupts 87.00 ± 32% +143.1% 211.50 ± 11% interrupts.CPU263.TLB:TLB_shootdowns 218.25 ± 14% +71.7% 374.75 ± 5% interrupts.CPU264.RES:Rescheduling_interrupts 75.75 ± 28% +188.8% 218.75 ± 9% interrupts.CPU264.TLB:TLB_shootdowns 56.25 ± 55% +306.2% 228.50 ± 20% interrupts.CPU265.TLB:TLB_shootdowns 80.75 ± 53% +221.1% 259.25 ± 12% interrupts.CPU266.TLB:TLB_shootdowns 271.25 ± 27% +56.2% 423.75 ± 22% interrupts.CPU267.RES:Rescheduling_interrupts 60.25 ± 48% +352.7% 272.75 ± 16% interrupts.CPU267.TLB:TLB_shootdowns 56.00 ± 43% +295.5% 221.50 ± 20% interrupts.CPU268.TLB:TLB_shootdowns 97.25 ± 14% +151.2% 244.25 ± 17% interrupts.CPU269.TLB:TLB_shootdowns 688.00 ± 13% -32.2% 466.25 ± 11% interrupts.CPU27.TLB:TLB_shootdowns 208.00 ± 27% +93.6% 402.75 ± 8% interrupts.CPU270.RES:Rescheduling_interrupts 57.50 ± 30% +368.3% 269.25 ± 19% interrupts.CPU270.TLB:TLB_shootdowns 73.75 ± 34% +288.5% 286.50 ± 14% interrupts.CPU271.TLB:TLB_shootdowns 279.25 ± 32% +37.3% 383.50 ± 10% interrupts.CPU272.RES:Rescheduling_interrupts 79.25 ± 14% +189.6% 229.50 ± 28% interrupts.CPU272.TLB:TLB_shootdowns 216.50 ± 15% +201.8% 653.50 ± 66% interrupts.CPU273.RES:Rescheduling_interrupts 65.50 ± 22% +256.1% 233.25 ± 11% interrupts.CPU273.TLB:TLB_shootdowns 74.75 ± 68% +198.3% 223.00 ± 17% interrupts.CPU274.TLB:TLB_shootdowns 68.50 ± 42% +204.4% 208.50 ± 10% interrupts.CPU275.TLB:TLB_shootdowns 59.75 ± 35% +226.8% 195.25 ± 13% interrupts.CPU276.TLB:TLB_shootdowns 292.25 ± 35% +80.2% 526.75 ± 32% interrupts.CPU277.RES:Rescheduling_interrupts 73.25 ± 39% +233.8% 244.50 ± 14% interrupts.CPU277.TLB:TLB_shootdowns 61.50 ± 60% +248.0% 214.00 ± 9% interrupts.CPU278.TLB:TLB_shootdowns 163.25 ± 15% +188.1% 470.25 ± 18% interrupts.CPU279.RES:Rescheduling_interrupts 81.50 ± 10% +142.0% 197.25 ± 8% interrupts.CPU279.TLB:TLB_shootdowns 372.75 ± 20% +139.3% 892.00 ± 59% interrupts.CPU28.RES:Rescheduling_interrupts 891.00 ± 4% -41.6% 520.50 ± 10% interrupts.CPU28.TLB:TLB_shootdowns 75.75 ± 23% +223.8% 245.25 ± 12% interrupts.CPU280.TLB:TLB_shootdowns 66.25 ± 39% +234.0% 221.25 ± 12% interrupts.CPU281.TLB:TLB_shootdowns 239.25 ± 24% +90.9% 456.75 ± 15% interrupts.CPU282.RES:Rescheduling_interrupts 63.50 ± 36% +281.9% 242.50 ± 11% interrupts.CPU282.TLB:TLB_shootdowns 75.50 ± 39% +215.2% 238.00 ± 10% interrupts.CPU283.TLB:TLB_shootdowns 269.75 ± 41% +72.2% 464.50 ± 20% interrupts.CPU284.RES:Rescheduling_interrupts 66.25 ± 51% +251.7% 233.00 ± 22% interrupts.CPU284.TLB:TLB_shootdowns 103.75 ± 33% +117.3% 225.50 ± 6% interrupts.CPU285.TLB:TLB_shootdowns 274.75 ± 25% +42.6% 391.75 ± 9% interrupts.CPU286.RES:Rescheduling_interrupts 102.50 ± 22% +106.1% 211.25 ± 3% interrupts.CPU286.TLB:TLB_shootdowns 1604 ± 9% -17.7% 1320 interrupts.CPU287.CAL:Function_call_interrupts 1860 ± 18% -26.0% 1376 ± 16% interrupts.CPU287.NMI:Non-maskable_interrupts 1860 ± 18% -26.0% 1376 ± 16% interrupts.CPU287.PMI:Performance_monitoring_interrupts 245.50 ± 19% +54.3% 378.75 ± 8% interrupts.CPU287.RES:Rescheduling_interrupts 685.00 ± 13% -35.5% 441.75 ± 4% interrupts.CPU29.TLB:TLB_shootdowns 689.75 ± 18% -32.4% 466.00 ± 6% interrupts.CPU3.TLB:TLB_shootdowns 399.75 ± 15% +149.8% 998.75 ± 69% interrupts.CPU30.RES:Rescheduling_interrupts 793.00 ± 16% -36.1% 506.75 ± 7% interrupts.CPU30.TLB:TLB_shootdowns 3182 ± 24% -56.9% 1372 ± 6% interrupts.CPU31.NMI:Non-maskable_interrupts 3182 ± 24% -56.9% 1372 ± 6% interrupts.CPU31.PMI:Performance_monitoring_interrupts 283.00 ± 10% +134.5% 663.50 ± 31% interrupts.CPU31.RES:Rescheduling_interrupts 783.50 ± 20% -43.8% 440.25 ± 3% interrupts.CPU31.TLB:TLB_shootdowns 905.25 ± 8% -39.7% 546.25 ± 19% interrupts.CPU32.TLB:TLB_shootdowns 709.25 ± 4% -35.0% 461.00 ± 14% interrupts.CPU33.TLB:TLB_shootdowns 474.50 ± 31% +92.7% 914.50 ± 50% interrupts.CPU34.RES:Rescheduling_interrupts 879.50 ± 11% -43.0% 501.50 ± 9% interrupts.CPU34.TLB:TLB_shootdowns 750.00 ± 12% -42.5% 431.25 ± 10% interrupts.CPU35.TLB:TLB_shootdowns 889.00 ± 5% -45.4% 485.25 ± 6% interrupts.CPU36.TLB:TLB_shootdowns 415.25 ± 26% +34.3% 557.75 ± 9% interrupts.CPU37.RES:Rescheduling_interrupts 818.50 ± 14% -45.1% 449.25 ± 14% interrupts.CPU37.TLB:TLB_shootdowns 453.50 ± 19% +23.7% 561.00 ± 11% interrupts.CPU38.RES:Rescheduling_interrupts 899.00 ± 5% -37.8% 558.75 ± 7% interrupts.CPU38.TLB:TLB_shootdowns 752.25 ± 14% -41.3% 441.25 ± 11% interrupts.CPU39.TLB:TLB_shootdowns 1502 ± 7% +48.7% 2234 ± 24% interrupts.CPU4.NMI:Non-maskable_interrupts 1502 ± 7% +48.7% 2234 ± 24% interrupts.CPU4.PMI:Performance_monitoring_interrupts 1012 ± 26% -47.3% 534.00 ± 6% interrupts.CPU4.TLB:TLB_shootdowns 882.25 ± 14% -41.4% 517.00 ± 17% interrupts.CPU40.TLB:TLB_shootdowns 762.50 ± 13% -35.8% 489.25 ± 4% interrupts.CPU41.TLB:TLB_shootdowns 995.75 ± 12% -49.2% 506.00 ± 8% interrupts.CPU42.TLB:TLB_shootdowns 652.50 ± 12% -35.4% 421.25 ± 11% interrupts.CPU43.TLB:TLB_shootdowns 421.25 ± 18% +102.1% 851.25 ± 47% interrupts.CPU44.RES:Rescheduling_interrupts 819.00 ± 10% -39.3% 497.25 ± 7% interrupts.CPU44.TLB:TLB_shootdowns 369.00 ± 21% +79.1% 660.75 ± 22% interrupts.CPU45.RES:Rescheduling_interrupts 801.00 ± 7% -41.6% 467.75 ± 8% interrupts.CPU45.TLB:TLB_shootdowns 786.75 ± 15% -38.5% 483.75 ± 12% interrupts.CPU46.TLB:TLB_shootdowns 716.75 ± 13% -35.4% 463.25 ± 11% interrupts.CPU47.TLB:TLB_shootdowns 813.25 ± 9% -34.6% 531.75 ± 6% interrupts.CPU48.TLB:TLB_shootdowns 658.50 ± 6% -26.2% 486.25 ± 6% interrupts.CPU49.TLB:TLB_shootdowns 735.25 ± 20% -36.6% 466.00 ± 18% interrupts.CPU5.TLB:TLB_shootdowns 852.50 ± 17% -43.0% 485.75 ± 9% interrupts.CPU50.TLB:TLB_shootdowns 815.75 ± 8% -40.3% 487.25 ± 12% interrupts.CPU51.TLB:TLB_shootdowns 899.50 ± 9% -42.5% 517.50 ± 10% interrupts.CPU52.TLB:TLB_shootdowns 654.50 ± 9% -33.8% 433.00 ± 19% interrupts.CPU53.TLB:TLB_shootdowns 920.00 ± 8% -40.9% 543.50 ± 6% interrupts.CPU54.TLB:TLB_shootdowns 687.25 ± 19% -31.5% 470.75 ± 16% interrupts.CPU55.TLB:TLB_shootdowns 2467 ± 22% -41.5% 1442 ± 13% interrupts.CPU56.NMI:Non-maskable_interrupts 2467 ± 22% -41.5% 1442 ± 13% interrupts.CPU56.PMI:Performance_monitoring_interrupts 342.00 ± 7% +106.1% 705.00 ± 30% interrupts.CPU56.RES:Rescheduling_interrupts 884.75 ± 19% -45.2% 485.25 ± 8% interrupts.CPU56.TLB:TLB_shootdowns 772.00 ± 11% -43.0% 440.00 ± 11% interrupts.CPU57.TLB:TLB_shootdowns 942.50 ± 11% -46.3% 506.00 ± 10% interrupts.CPU58.TLB:TLB_shootdowns 754.25 ± 5% -38.0% 467.50 interrupts.CPU59.TLB:TLB_shootdowns 393.75 ± 9% +311.4% 1619 ±109% interrupts.CPU6.RES:Rescheduling_interrupts 860.25 ± 12% -46.6% 459.00 ± 7% interrupts.CPU6.TLB:TLB_shootdowns 894.50 ± 16% -43.4% 506.00 ± 13% interrupts.CPU60.TLB:TLB_shootdowns 1684 ± 32% +78.1% 2999 ± 14% interrupts.CPU61.NMI:Non-maskable_interrupts 1684 ± 32% +78.1% 2999 ± 14% interrupts.CPU61.PMI:Performance_monitoring_interrupts 693.50 ± 17% -34.9% 451.75 ± 9% interrupts.CPU61.TLB:TLB_shootdowns 936.25 ± 16% -49.3% 474.75 ± 8% interrupts.CPU62.TLB:TLB_shootdowns 421.25 ± 44% +112.9% 897.00 ± 11% interrupts.CPU63.RES:Rescheduling_interrupts 731.25 ± 8% -41.1% 431.00 ± 7% interrupts.CPU63.TLB:TLB_shootdowns 883.00 ± 15% -43.7% 496.75 ± 7% interrupts.CPU64.TLB:TLB_shootdowns 736.00 ± 11% -36.8% 465.50 ± 5% interrupts.CPU65.TLB:TLB_shootdowns 880.00 ± 7% -42.6% 505.25 ± 8% interrupts.CPU66.TLB:TLB_shootdowns 943.50 ± 11% -40.5% 561.75 ± 10% interrupts.CPU68.TLB:TLB_shootdowns 393.25 ± 36% +100.5% 788.50 ± 26% interrupts.CPU69.RES:Rescheduling_interrupts 790.25 ± 9% -38.3% 487.50 ± 8% interrupts.CPU69.TLB:TLB_shootdowns 415.50 ± 24% +407.0% 2106 ±123% interrupts.CPU7.RES:Rescheduling_interrupts 679.00 ± 14% -36.8% 429.25 interrupts.CPU7.TLB:TLB_shootdowns 350.25 ± 13% +92.1% 672.75 ± 12% interrupts.CPU70.RES:Rescheduling_interrupts 778.75 ± 3% -41.8% 453.50 ± 11% interrupts.CPU70.TLB:TLB_shootdowns 673.50 ± 8% -39.8% 405.75 ± 11% interrupts.CPU71.TLB:TLB_shootdowns 460.75 ± 74% +95.7% 901.75 ± 43% interrupts.CPU74.RES:Rescheduling_interrupts 160.75 ± 33% +82.1% 292.75 ± 15% interrupts.CPU76.TLB:TLB_shootdowns 198.00 ± 22% +45.8% 288.75 ± 9% interrupts.CPU77.TLB:TLB_shootdowns 2305 ± 26% -35.5% 1486 ± 12% interrupts.CPU79.NMI:Non-maskable_interrupts 2305 ± 26% -35.5% 1486 ± 12% interrupts.CPU79.PMI:Performance_monitoring_interrupts 155.25 ± 31% +72.9% 268.50 ± 8% interrupts.CPU79.TLB:TLB_shootdowns 887.25 ± 17% -45.4% 484.50 ± 10% interrupts.CPU8.TLB:TLB_shootdowns 192.00 ± 18% +32.9% 255.25 ± 12% interrupts.CPU80.TLB:TLB_shootdowns 158.75 ± 30% +95.1% 309.75 ± 12% interrupts.CPU82.TLB:TLB_shootdowns 265.75 ± 35% +120.8% 586.75 ± 30% interrupts.CPU84.RES:Rescheduling_interrupts 146.75 ± 29% +80.2% 264.50 ± 20% interrupts.CPU84.TLB:TLB_shootdowns 186.00 ± 31% +56.0% 290.25 ± 9% interrupts.CPU86.TLB:TLB_shootdowns 169.25 ± 15% +66.5% 281.75 ± 2% interrupts.CPU88.TLB:TLB_shootdowns 879.75 ± 10% -47.5% 462.00 ± 4% interrupts.CPU9.TLB:TLB_shootdowns 161.00 ± 20% +75.8% 283.00 ± 5% interrupts.CPU90.TLB:TLB_shootdowns 194.75 ± 12% +50.3% 292.75 ± 11% interrupts.CPU91.TLB:TLB_shootdowns 2722 ± 34% -37.8% 1692 ± 6% interrupts.CPU92.NMI:Non-maskable_interrupts 2722 ± 34% -37.8% 1692 ± 6% interrupts.CPU92.PMI:Performance_monitoring_interrupts 190.75 ± 14% +36.3% 260.00 ± 22% interrupts.CPU92.TLB:TLB_shootdowns 188.00 ± 15% +57.0% 295.25 ± 10% interrupts.CPU94.TLB:TLB_shootdowns 200.25 ± 11% +59.6% 319.50 ± 16% interrupts.CPU95.TLB:TLB_shootdowns 316.25 ± 55% +105.1% 648.50 ± 19% interrupts.CPU96.RES:Rescheduling_interrupts 143.75 ± 42% +91.0% 274.50 ± 8% interrupts.CPU96.TLB:TLB_shootdowns 2409 ± 41% -34.2% 1586 ± 46% interrupts.CPU97.NMI:Non-maskable_interrupts 2409 ± 41% -34.2% 1586 ± 46% interrupts.CPU97.PMI:Performance_monitoring_interrupts 186.00 ± 33% +56.0% 290.25 ± 16% interrupts.CPU98.TLB:TLB_shootdowns vm-scalability.time.user_time 16000 +-------------------------------------------------------------------+ | + | 15000 |-+ :+ + + + | 14000 |-+ .++. +. + + +.+ :+ .++ ++. +.++ + + :+ + +| |+.+++ ++ + + + ++.+++ +.+++.++.+ ++ + +.+ + :+ | 13000 |-+ + | | | 12000 |-+ | | | 11000 |-+ | 10000 |-+ | | OO O O | 9000 |-+ OO O OO O OO O | |O OOO O O OO | 8000 +-------------------------------------------------------------------+ vm-scalability.time.voluntary_context_switches 1e+06 +------------------------------------------------------------------+ | O O | 900000 |O+OOO OO O OOO OOO O O OO | 800000 |-+ | | | 700000 |-+ | 600000 |-+ | | | 500000 |-+ | 400000 |-+ | | | 300000 |-+ | 200000 |-+ | |+.+++.+++.+ + +.+++.++.+++.+++.+++.+++. .+ +. | 100000 +------------------------------------------------------------------+ vm-scalability.throughput 1.6e+07 +-----------------------------------------------------------------+ | | 1.5e+07 |-+ + + + | 1.4e+07 |+. + + +. + + +. + + | | +++ +.+ +.+++ .++ +++ +.++ +++ +.+ +. | 1.3e+07 |-+ + +.+++ +++.++ +++.+++.+| 1.2e+07 |-+ | | | 1.1e+07 |-+ | 1e+07 |-+ | | | 9e+06 |-+ O O O O | 8e+06 |-+ O OO O OO O OO OO O | |O O O O O | 7e+06 +-----------------------------------------------------------------+ vm-scalability.median 44000 +-------------------------------------------------------------------+ 42000 |-+ + + + | | : : : : :: | 40000 |+. : +. + ++.+ .++. : + .+++. : +. + | 38000 |-++++ + +.+ ++.+++ +++ + ++.+ + +. .+++. +. ++. | | +++ + + +| 36000 |-+ | 34000 |-+ | 32000 |-+ | | | 30000 |-+ | 28000 |-+ O O O | | O O O O | 26000 |O+OOO O O OO OOO O O O | 24000 +-------------------------------------------------------------------+ [*] bisect-good sample [O] bisect-bad sample Disclaimer: Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance. Thanks, Rong Chen --tBhgiDt8dP1efIIJ Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename="config-5.6.0-05750-gc0d0381ade798" # # Automatically generated file; DO NOT EDIT. # Linux/x86_64 5.6.0 Kernel Configuration # # # Compiler: gcc-7 (Ubuntu 7.5.0-6ubuntu2) 7.5.0 # CONFIG_CC_IS_GCC=y CONFIG_GCC_VERSION=70500 CONFIG_CLANG_VERSION=0 CONFIG_CC_CAN_LINK=y CONFIG_CC_HAS_ASM_GOTO=y CONFIG_CC_HAS_ASM_INLINE=y CONFIG_CC_HAS_WARN_MAYBE_UNINITIALIZED=y CONFIG_IRQ_WORK=y CONFIG_BUILDTIME_TABLE_SORT=y CONFIG_THREAD_INFO_IN_TASK=y # # General setup # CONFIG_INIT_ENV_ARG_LIMIT=32 # CONFIG_COMPILE_TEST is not set CONFIG_LOCALVERSION="" CONFIG_LOCALVERSION_AUTO=y CONFIG_BUILD_SALT="" CONFIG_HAVE_KERNEL_GZIP=y CONFIG_HAVE_KERNEL_BZIP2=y CONFIG_HAVE_KERNEL_LZMA=y CONFIG_HAVE_KERNEL_XZ=y CONFIG_HAVE_KERNEL_LZO=y CONFIG_HAVE_KERNEL_LZ4=y CONFIG_KERNEL_GZIP=y # CONFIG_KERNEL_BZIP2 is not set # CONFIG_KERNEL_LZMA is not set # CONFIG_KERNEL_XZ is not set # CONFIG_KERNEL_LZO is not set # CONFIG_KERNEL_LZ4 is not set CONFIG_DEFAULT_HOSTNAME="(none)" CONFIG_SWAP=y CONFIG_SYSVIPC=y CONFIG_SYSVIPC_SYSCTL=y CONFIG_POSIX_MQUEUE=y CONFIG_POSIX_MQUEUE_SYSCTL=y CONFIG_CROSS_MEMORY_ATTACH=y CONFIG_USELIB=y CONFIG_AUDIT=y CONFIG_HAVE_ARCH_AUDITSYSCALL=y CONFIG_AUDITSYSCALL=y # # IRQ subsystem # CONFIG_GENERIC_IRQ_PROBE=y CONFIG_GENERIC_IRQ_SHOW=y CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y CONFIG_GENERIC_PENDING_IRQ=y CONFIG_GENERIC_IRQ_MIGRATION=y CONFIG_GENERIC_IRQ_INJECTION=y CONFIG_HARDIRQS_SW_RESEND=y CONFIG_IRQ_DOMAIN=y CONFIG_IRQ_SIM=y CONFIG_IRQ_DOMAIN_HIERARCHY=y CONFIG_GENERIC_MSI_IRQ=y CONFIG_GENERIC_MSI_IRQ_DOMAIN=y CONFIG_IRQ_MSI_IOMMU=y CONFIG_GENERIC_IRQ_MATRIX_ALLOCATOR=y CONFIG_GENERIC_IRQ_RESERVATION_MODE=y CONFIG_IRQ_FORCED_THREADING=y CONFIG_SPARSE_IRQ=y # CONFIG_GENERIC_IRQ_DEBUGFS is not set # end of IRQ subsystem CONFIG_CLOCKSOURCE_WATCHDOG=y CONFIG_ARCH_CLOCKSOURCE_INIT=y CONFIG_CLOCKSOURCE_VALIDATE_LAST_CYCLE=y CONFIG_GENERIC_TIME_VSYSCALL=y CONFIG_GENERIC_CLOCKEVENTS=y CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y CONFIG_GENERIC_CLOCKEVENTS_MIN_ADJUST=y CONFIG_GENERIC_CMOS_UPDATE=y # # Timers subsystem # CONFIG_TICK_ONESHOT=y CONFIG_NO_HZ_COMMON=y # CONFIG_HZ_PERIODIC is not set # CONFIG_NO_HZ_IDLE is not set CONFIG_NO_HZ_FULL=y CONFIG_CONTEXT_TRACKING=y # CONFIG_CONTEXT_TRACKING_FORCE is not set CONFIG_NO_HZ=y CONFIG_HIGH_RES_TIMERS=y # end of Timers subsystem # CONFIG_PREEMPT_NONE is not set CONFIG_PREEMPT_VOLUNTARY=y # CONFIG_PREEMPT is not set CONFIG_PREEMPT_COUNT=y # # CPU/Task time and stats accounting # CONFIG_VIRT_CPU_ACCOUNTING=y CONFIG_VIRT_CPU_ACCOUNTING_GEN=y # CONFIG_IRQ_TIME_ACCOUNTING is not set CONFIG_HAVE_SCHED_AVG_IRQ=y # CONFIG_SCHED_THERMAL_PRESSURE is not set CONFIG_BSD_PROCESS_ACCT=y CONFIG_BSD_PROCESS_ACCT_V3=y CONFIG_TASKSTATS=y CONFIG_TASK_DELAY_ACCT=y CONFIG_TASK_XACCT=y CONFIG_TASK_IO_ACCOUNTING=y # CONFIG_PSI is not set # end of CPU/Task time and stats accounting CONFIG_CPU_ISOLATION=y # # RCU Subsystem # CONFIG_TREE_RCU=y # CONFIG_RCU_EXPERT is not set CONFIG_SRCU=y CONFIG_TREE_SRCU=y CONFIG_TASKS_RCU=y CONFIG_RCU_STALL_COMMON=y CONFIG_RCU_NEED_SEGCBLIST=y CONFIG_RCU_NOCB_CPU=y # end of RCU Subsystem CONFIG_BUILD_BIN2C=y CONFIG_IKCONFIG=y CONFIG_IKCONFIG_PROC=y # CONFIG_IKHEADERS is not set CONFIG_LOG_BUF_SHIFT=20 CONFIG_LOG_CPU_MAX_BUF_SHIFT=12 CONFIG_PRINTK_SAFE_LOG_BUF_SHIFT=13 CONFIG_HAVE_UNSTABLE_SCHED_CLOCK=y # # Scheduler features # # end of Scheduler features CONFIG_ARCH_SUPPORTS_NUMA_BALANCING=y CONFIG_ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH=y CONFIG_CC_HAS_INT128=y CONFIG_ARCH_SUPPORTS_INT128=y CONFIG_NUMA_BALANCING=y CONFIG_NUMA_BALANCING_DEFAULT_ENABLED=y CONFIG_CGROUPS=y CONFIG_PAGE_COUNTER=y CONFIG_MEMCG=y CONFIG_MEMCG_SWAP=y CONFIG_MEMCG_SWAP_ENABLED=y CONFIG_MEMCG_KMEM=y CONFIG_BLK_CGROUP=y CONFIG_CGROUP_WRITEBACK=y CONFIG_CGROUP_SCHED=y CONFIG_FAIR_GROUP_SCHED=y CONFIG_CFS_BANDWIDTH=y CONFIG_RT_GROUP_SCHED=y CONFIG_CGROUP_PIDS=y CONFIG_CGROUP_RDMA=y CONFIG_CGROUP_FREEZER=y CONFIG_CGROUP_HUGETLB=y CONFIG_CPUSETS=y CONFIG_PROC_PID_CPUSET=y CONFIG_CGROUP_DEVICE=y CONFIG_CGROUP_CPUACCT=y CONFIG_CGROUP_PERF=y CONFIG_CGROUP_BPF=y # CONFIG_CGROUP_DEBUG is not set CONFIG_SOCK_CGROUP_DATA=y CONFIG_NAMESPACES=y CONFIG_UTS_NS=y CONFIG_TIME_NS=y CONFIG_IPC_NS=y CONFIG_USER_NS=y CONFIG_PID_NS=y CONFIG_NET_NS=y CONFIG_CHECKPOINT_RESTORE=y CONFIG_SCHED_AUTOGROUP=y # CONFIG_SYSFS_DEPRECATED is not set CONFIG_RELAY=y CONFIG_BLK_DEV_INITRD=y CONFIG_INITRAMFS_SOURCE="" CONFIG_RD_GZIP=y CONFIG_RD_BZIP2=y CONFIG_RD_LZMA=y CONFIG_RD_XZ=y CONFIG_RD_LZO=y CONFIG_RD_LZ4=y # CONFIG_BOOT_CONFIG is not set CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y # CONFIG_CC_OPTIMIZE_FOR_SIZE is not set CONFIG_SYSCTL=y CONFIG_HAVE_UID16=y CONFIG_SYSCTL_EXCEPTION_TRACE=y CONFIG_HAVE_PCSPKR_PLATFORM=y CONFIG_BPF=y CONFIG_EXPERT=y CONFIG_UID16=y CONFIG_MULTIUSER=y CONFIG_SGETMASK_SYSCALL=y CONFIG_SYSFS_SYSCALL=y CONFIG_FHANDLE=y CONFIG_POSIX_TIMERS=y CONFIG_PRINTK=y CONFIG_PRINTK_NMI=y CONFIG_BUG=y CONFIG_ELF_CORE=y CONFIG_PCSPKR_PLATFORM=y CONFIG_BASE_FULL=y CONFIG_FUTEX=y CONFIG_FUTEX_PI=y CONFIG_EPOLL=y CONFIG_SIGNALFD=y CONFIG_TIMERFD=y CONFIG_EVENTFD=y CONFIG_SHMEM=y CONFIG_AIO=y CONFIG_IO_URING=y CONFIG_ADVISE_SYSCALLS=y CONFIG_MEMBARRIER=y CONFIG_KALLSYMS=y CONFIG_KALLSYMS_ALL=y CONFIG_KALLSYMS_ABSOLUTE_PERCPU=y CONFIG_KALLSYMS_BASE_RELATIVE=y # CONFIG_BPF_LSM is not set CONFIG_BPF_SYSCALL=y CONFIG_ARCH_WANT_DEFAULT_BPF_JIT=y CONFIG_BPF_JIT_ALWAYS_ON=y CONFIG_BPF_JIT_DEFAULT_ON=y CONFIG_USERFAULTFD=y CONFIG_ARCH_HAS_MEMBARRIER_SYNC_CORE=y CONFIG_RSEQ=y # CONFIG_DEBUG_RSEQ is not set CONFIG_EMBEDDED=y CONFIG_HAVE_PERF_EVENTS=y # CONFIG_PC104 is not set # # Kernel Performance Events And Counters # CONFIG_PERF_EVENTS=y # CONFIG_DEBUG_PERF_USE_VMALLOC is not set # end of Kernel Performance Events And Counters CONFIG_VM_EVENT_COUNTERS=y CONFIG_SLUB_DEBUG=y # CONFIG_SLUB_MEMCG_SYSFS_ON is not set # CONFIG_COMPAT_BRK is not set # CONFIG_SLAB is not set CONFIG_SLUB=y # CONFIG_SLOB is not set CONFIG_SLAB_MERGE_DEFAULT=y # CONFIG_SLAB_FREELIST_RANDOM is not set # CONFIG_SLAB_FREELIST_HARDENED is not set # CONFIG_SHUFFLE_PAGE_ALLOCATOR is not set CONFIG_SLUB_CPU_PARTIAL=y CONFIG_SYSTEM_DATA_VERIFICATION=y CONFIG_PROFILING=y CONFIG_TRACEPOINTS=y # end of General setup CONFIG_64BIT=y CONFIG_X86_64=y CONFIG_X86=y CONFIG_INSTRUCTION_DECODER=y CONFIG_OUTPUT_FORMAT="elf64-x86-64" CONFIG_LOCKDEP_SUPPORT=y CONFIG_STACKTRACE_SUPPORT=y CONFIG_MMU=y CONFIG_ARCH_MMAP_RND_BITS_MIN=28 CONFIG_ARCH_MMAP_RND_BITS_MAX=32 CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MIN=8 CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=16 CONFIG_GENERIC_ISA_DMA=y CONFIG_GENERIC_BUG=y CONFIG_GENERIC_BUG_RELATIVE_POINTERS=y CONFIG_ARCH_MAY_HAVE_PC_FDC=y CONFIG_GENERIC_CALIBRATE_DELAY=y CONFIG_ARCH_HAS_CPU_RELAX=y CONFIG_ARCH_HAS_CACHE_LINE_SIZE=y CONFIG_ARCH_HAS_FILTER_PGPROT=y CONFIG_HAVE_SETUP_PER_CPU_AREA=y CONFIG_NEED_PER_CPU_EMBED_FIRST_CHUNK=y CONFIG_NEED_PER_CPU_PAGE_FIRST_CHUNK=y CONFIG_ARCH_HIBERNATION_POSSIBLE=y CONFIG_ARCH_SUSPEND_POSSIBLE=y CONFIG_ARCH_WANT_GENERAL_HUGETLB=y CONFIG_ZONE_DMA32=y CONFIG_AUDIT_ARCH=y CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y CONFIG_HAVE_INTEL_TXT=y CONFIG_X86_64_SMP=y CONFIG_ARCH_SUPPORTS_UPROBES=y CONFIG_FIX_EARLYCON_MEM=y CONFIG_DYNAMIC_PHYSICAL_MASK=y CONFIG_PGTABLE_LEVELS=5 CONFIG_CC_HAS_SANE_STACKPROTECTOR=y # # Processor type and features # CONFIG_ZONE_DMA=y CONFIG_SMP=y CONFIG_X86_FEATURE_NAMES=y CONFIG_X86_X2APIC=y CONFIG_X86_MPPARSE=y # CONFIG_GOLDFISH is not set CONFIG_RETPOLINE=y CONFIG_X86_CPU_RESCTRL=y CONFIG_X86_EXTENDED_PLATFORM=y # CONFIG_X86_NUMACHIP is not set # CONFIG_X86_VSMP is not set CONFIG_X86_UV=y # CONFIG_X86_GOLDFISH is not set # CONFIG_X86_INTEL_MID is not set CONFIG_X86_INTEL_LPSS=y CONFIG_X86_AMD_PLATFORM_DEVICE=y CONFIG_IOSF_MBI=y # CONFIG_IOSF_MBI_DEBUG is not set CONFIG_X86_SUPPORTS_MEMORY_FAILURE=y # CONFIG_SCHED_OMIT_FRAME_POINTER is not set CONFIG_HYPERVISOR_GUEST=y CONFIG_PARAVIRT=y CONFIG_PARAVIRT_XXL=y # CONFIG_PARAVIRT_DEBUG is not set CONFIG_PARAVIRT_SPINLOCKS=y CONFIG_X86_HV_CALLBACK_VECTOR=y CONFIG_XEN=y CONFIG_XEN_PV=y CONFIG_XEN_PV_SMP=y # CONFIG_XEN_DOM0 is not set CONFIG_XEN_PVHVM=y CONFIG_XEN_PVHVM_SMP=y CONFIG_XEN_512GB=y CONFIG_XEN_SAVE_RESTORE=y # CONFIG_XEN_DEBUG_FS is not set # CONFIG_XEN_PVH is not set CONFIG_KVM_GUEST=y CONFIG_ARCH_CPUIDLE_HALTPOLL=y # CONFIG_PVH is not set # CONFIG_KVM_DEBUG_FS is not set CONFIG_PARAVIRT_TIME_ACCOUNTING=y CONFIG_PARAVIRT_CLOCK=y # CONFIG_JAILHOUSE_GUEST is not set # CONFIG_ACRN_GUEST is not set # CONFIG_MK8 is not set # CONFIG_MPSC is not set # CONFIG_MCORE2 is not set # CONFIG_MATOM is not set CONFIG_GENERIC_CPU=y CONFIG_X86_INTERNODE_CACHE_SHIFT=6 CONFIG_X86_L1_CACHE_SHIFT=6 CONFIG_X86_TSC=y CONFIG_X86_CMPXCHG64=y CONFIG_X86_CMOV=y CONFIG_X86_MINIMUM_CPU_FAMILY=64 CONFIG_X86_DEBUGCTLMSR=y CONFIG_IA32_FEAT_CTL=y CONFIG_X86_VMX_FEATURE_NAMES=y # CONFIG_PROCESSOR_SELECT is not set CONFIG_CPU_SUP_INTEL=y CONFIG_CPU_SUP_AMD=y CONFIG_CPU_SUP_HYGON=y CONFIG_CPU_SUP_CENTAUR=y CONFIG_CPU_SUP_ZHAOXIN=y CONFIG_HPET_TIMER=y CONFIG_HPET_EMULATE_RTC=y CONFIG_DMI=y CONFIG_GART_IOMMU=y CONFIG_MAXSMP=y CONFIG_NR_CPUS_RANGE_BEGIN=8192 CONFIG_NR_CPUS_RANGE_END=8192 CONFIG_NR_CPUS_DEFAULT=8192 CONFIG_NR_CPUS=8192 CONFIG_SCHED_SMT=y CONFIG_SCHED_MC=y CONFIG_SCHED_MC_PRIO=y CONFIG_X86_LOCAL_APIC=y CONFIG_X86_IO_APIC=y CONFIG_X86_REROUTE_FOR_BROKEN_BOOT_IRQS=y CONFIG_X86_MCE=y CONFIG_X86_MCELOG_LEGACY=y CONFIG_X86_MCE_INTEL=y CONFIG_X86_MCE_AMD=y CONFIG_X86_MCE_THRESHOLD=y CONFIG_X86_MCE_INJECT=m CONFIG_X86_THERMAL_VECTOR=y # # Performance monitoring # CONFIG_PERF_EVENTS_INTEL_UNCORE=y CONFIG_PERF_EVENTS_INTEL_RAPL=y CONFIG_PERF_EVENTS_INTEL_CSTATE=y # CONFIG_PERF_EVENTS_AMD_POWER is not set # end of Performance monitoring CONFIG_X86_16BIT=y CONFIG_X86_ESPFIX64=y CONFIG_X86_VSYSCALL_EMULATION=y CONFIG_X86_IOPL_IOPERM=y CONFIG_I8K=m CONFIG_MICROCODE=y CONFIG_MICROCODE_INTEL=y CONFIG_MICROCODE_AMD=y CONFIG_MICROCODE_OLD_INTERFACE=y CONFIG_X86_MSR=y CONFIG_X86_CPUID=y CONFIG_X86_5LEVEL=y CONFIG_X86_DIRECT_GBPAGES=y # CONFIG_X86_CPA_STATISTICS is not set CONFIG_AMD_MEM_ENCRYPT=y # CONFIG_AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT is not set CONFIG_NUMA=y CONFIG_AMD_NUMA=y CONFIG_X86_64_ACPI_NUMA=y CONFIG_NODES_SPAN_OTHER_NODES=y CONFIG_NUMA_EMU=y CONFIG_NODES_SHIFT=10 CONFIG_ARCH_SPARSEMEM_ENABLE=y CONFIG_ARCH_SPARSEMEM_DEFAULT=y CONFIG_ARCH_SELECT_MEMORY_MODEL=y CONFIG_ARCH_MEMORY_PROBE=y CONFIG_ARCH_PROC_KCORE_TEXT=y CONFIG_ILLEGAL_POINTER_VALUE=0xdead000000000000 CONFIG_X86_PMEM_LEGACY_DEVICE=y CONFIG_X86_PMEM_LEGACY=m CONFIG_X86_CHECK_BIOS_CORRUPTION=y # CONFIG_X86_BOOTPARAM_MEMORY_CORRUPTION_CHECK is not set CONFIG_X86_RESERVE_LOW=64 CONFIG_MTRR=y CONFIG_MTRR_SANITIZER=y CONFIG_MTRR_SANITIZER_ENABLE_DEFAULT=1 CONFIG_MTRR_SANITIZER_SPARE_REG_NR_DEFAULT=1 CONFIG_X86_PAT=y CONFIG_ARCH_USES_PG_UNCACHED=y CONFIG_ARCH_RANDOM=y CONFIG_X86_SMAP=y CONFIG_X86_UMIP=y CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS=y CONFIG_X86_INTEL_TSX_MODE_OFF=y # CONFIG_X86_INTEL_TSX_MODE_ON is not set # CONFIG_X86_INTEL_TSX_MODE_AUTO is not set CONFIG_EFI=y CONFIG_EFI_STUB=y CONFIG_EFI_MIXED=y CONFIG_SECCOMP=y # CONFIG_HZ_100 is not set # CONFIG_HZ_250 is not set # CONFIG_HZ_300 is not set CONFIG_HZ_1000=y CONFIG_HZ=1000 CONFIG_SCHED_HRTICK=y CONFIG_KEXEC=y CONFIG_KEXEC_FILE=y CONFIG_ARCH_HAS_KEXEC_PURGATORY=y # CONFIG_KEXEC_SIG is not set CONFIG_CRASH_DUMP=y CONFIG_KEXEC_JUMP=y CONFIG_PHYSICAL_START=0x1000000 CONFIG_RELOCATABLE=y CONFIG_RANDOMIZE_BASE=y CONFIG_X86_NEED_RELOCS=y CONFIG_PHYSICAL_ALIGN=0x200000 CONFIG_DYNAMIC_MEMORY_LAYOUT=y CONFIG_RANDOMIZE_MEMORY=y CONFIG_RANDOMIZE_MEMORY_PHYSICAL_PADDING=0xa CONFIG_HOTPLUG_CPU=y CONFIG_BOOTPARAM_HOTPLUG_CPU0=y # CONFIG_DEBUG_HOTPLUG_CPU0 is not set # CONFIG_COMPAT_VDSO is not set CONFIG_LEGACY_VSYSCALL_EMULATE=y # CONFIG_LEGACY_VSYSCALL_XONLY is not set # CONFIG_LEGACY_VSYSCALL_NONE is not set # CONFIG_CMDLINE_BOOL is not set CONFIG_MODIFY_LDT_SYSCALL=y CONFIG_HAVE_LIVEPATCH=y CONFIG_LIVEPATCH=y # end of Processor type and features CONFIG_ARCH_HAS_ADD_PAGES=y CONFIG_ARCH_ENABLE_MEMORY_HOTPLUG=y CONFIG_ARCH_ENABLE_MEMORY_HOTREMOVE=y CONFIG_USE_PERCPU_NUMA_NODE_ID=y CONFIG_ARCH_ENABLE_SPLIT_PMD_PTLOCK=y CONFIG_ARCH_ENABLE_HUGEPAGE_MIGRATION=y CONFIG_ARCH_ENABLE_THP_MIGRATION=y # # Power management and ACPI options # CONFIG_ARCH_HIBERNATION_HEADER=y CONFIG_SUSPEND=y CONFIG_SUSPEND_FREEZER=y # CONFIG_SUSPEND_SKIP_SYNC is not set CONFIG_HIBERNATE_CALLBACKS=y CONFIG_HIBERNATION=y CONFIG_PM_STD_PARTITION="" CONFIG_PM_SLEEP=y CONFIG_PM_SLEEP_SMP=y # CONFIG_PM_AUTOSLEEP is not set # CONFIG_PM_WAKELOCKS is not set CONFIG_PM=y CONFIG_PM_DEBUG=y CONFIG_PM_ADVANCED_DEBUG=y # CONFIG_PM_TEST_SUSPEND is not set CONFIG_PM_SLEEP_DEBUG=y # CONFIG_DPM_WATCHDOG is not set CONFIG_PM_TRACE=y CONFIG_PM_TRACE_RTC=y CONFIG_PM_CLK=y # CONFIG_WQ_POWER_EFFICIENT_DEFAULT is not set # CONFIG_ENERGY_MODEL is not set CONFIG_ARCH_SUPPORTS_ACPI=y CONFIG_ACPI=y CONFIG_ACPI_LEGACY_TABLES_LOOKUP=y CONFIG_ARCH_MIGHT_HAVE_ACPI_PDC=y CONFIG_ACPI_SYSTEM_POWER_STATES_SUPPORT=y # CONFIG_ACPI_DEBUGGER is not set CONFIG_ACPI_SPCR_TABLE=y CONFIG_ACPI_LPIT=y CONFIG_ACPI_SLEEP=y # CONFIG_ACPI_PROCFS_POWER is not set CONFIG_ACPI_REV_OVERRIDE_POSSIBLE=y CONFIG_ACPI_EC_DEBUGFS=m CONFIG_ACPI_AC=y CONFIG_ACPI_BATTERY=y CONFIG_ACPI_BUTTON=y CONFIG_ACPI_VIDEO=m CONFIG_ACPI_FAN=y # CONFIG_ACPI_TAD is not set CONFIG_ACPI_DOCK=y CONFIG_ACPI_CPU_FREQ_PSS=y CONFIG_ACPI_PROCESSOR_CSTATE=y CONFIG_ACPI_PROCESSOR_IDLE=y CONFIG_ACPI_CPPC_LIB=y CONFIG_ACPI_PROCESSOR=y CONFIG_ACPI_IPMI=m CONFIG_ACPI_HOTPLUG_CPU=y CONFIG_ACPI_PROCESSOR_AGGREGATOR=m CONFIG_ACPI_THERMAL=y CONFIG_ARCH_HAS_ACPI_TABLE_UPGRADE=y CONFIG_ACPI_TABLE_UPGRADE=y # CONFIG_ACPI_DEBUG is not set CONFIG_ACPI_PCI_SLOT=y CONFIG_ACPI_CONTAINER=y CONFIG_ACPI_HOTPLUG_MEMORY=y CONFIG_ACPI_HOTPLUG_IOAPIC=y CONFIG_ACPI_SBS=m CONFIG_ACPI_HED=y CONFIG_ACPI_CUSTOM_METHOD=m CONFIG_ACPI_BGRT=y # CONFIG_ACPI_REDUCED_HARDWARE_ONLY is not set CONFIG_ACPI_NFIT=m # CONFIG_NFIT_SECURITY_DEBUG is not set CONFIG_ACPI_NUMA=y # CONFIG_ACPI_HMAT is not set CONFIG_HAVE_ACPI_APEI=y CONFIG_HAVE_ACPI_APEI_NMI=y CONFIG_ACPI_APEI=y CONFIG_ACPI_APEI_GHES=y CONFIG_ACPI_APEI_PCIEAER=y CONFIG_ACPI_APEI_MEMORY_FAILURE=y CONFIG_ACPI_APEI_EINJ=m CONFIG_ACPI_APEI_ERST_DEBUG=y # CONFIG_DPTF_POWER is not set CONFIG_ACPI_WATCHDOG=y CONFIG_ACPI_EXTLOG=m CONFIG_ACPI_ADXL=y # CONFIG_PMIC_OPREGION is not set # CONFIG_ACPI_CONFIGFS is not set CONFIG_X86_PM_TIMER=y CONFIG_SFI=y # # CPU Frequency scaling # CONFIG_CPU_FREQ=y CONFIG_CPU_FREQ_GOV_ATTR_SET=y CONFIG_CPU_FREQ_GOV_COMMON=y # CONFIG_CPU_FREQ_STAT is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_POWERSAVE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_USERSPACE is not set CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y # CONFIG_CPU_FREQ_DEFAULT_GOV_CONSERVATIVE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL is not set CONFIG_CPU_FREQ_GOV_PERFORMANCE=y CONFIG_CPU_FREQ_GOV_POWERSAVE=y CONFIG_CPU_FREQ_GOV_USERSPACE=y CONFIG_CPU_FREQ_GOV_ONDEMAND=y CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y # CONFIG_CPU_FREQ_GOV_SCHEDUTIL is not set # # CPU frequency scaling drivers # CONFIG_X86_INTEL_PSTATE=y CONFIG_X86_PCC_CPUFREQ=m CONFIG_X86_ACPI_CPUFREQ=m CONFIG_X86_ACPI_CPUFREQ_CPB=y CONFIG_X86_POWERNOW_K8=m CONFIG_X86_AMD_FREQ_SENSITIVITY=m # CONFIG_X86_SPEEDSTEP_CENTRINO is not set CONFIG_X86_P4_CLOCKMOD=m # # shared options # CONFIG_X86_SPEEDSTEP_LIB=m # end of CPU Frequency scaling # # CPU Idle # CONFIG_CPU_IDLE=y # CONFIG_CPU_IDLE_GOV_LADDER is not set CONFIG_CPU_IDLE_GOV_MENU=y # CONFIG_CPU_IDLE_GOV_TEO is not set # CONFIG_CPU_IDLE_GOV_HALTPOLL is not set CONFIG_HALTPOLL_CPUIDLE=y # end of CPU Idle CONFIG_INTEL_IDLE=y # end of Power management and ACPI options # # Bus options (PCI etc.) # CONFIG_PCI_DIRECT=y CONFIG_PCI_MMCONFIG=y CONFIG_PCI_XEN=y CONFIG_MMCONF_FAM10H=y # CONFIG_PCI_CNB20LE_QUIRK is not set # CONFIG_ISA_BUS is not set CONFIG_ISA_DMA_API=y CONFIG_AMD_NB=y # CONFIG_X86_SYSFB is not set # end of Bus options (PCI etc.) # # Binary Emulations # CONFIG_IA32_EMULATION=y # CONFIG_X86_X32 is not set CONFIG_COMPAT_32=y CONFIG_COMPAT=y CONFIG_COMPAT_FOR_U64_ALIGNMENT=y CONFIG_SYSVIPC_COMPAT=y # end of Binary Emulations # # Firmware Drivers # CONFIG_EDD=m # CONFIG_EDD_OFF is not set CONFIG_FIRMWARE_MEMMAP=y CONFIG_DMIID=y CONFIG_DMI_SYSFS=y CONFIG_DMI_SCAN_MACHINE_NON_EFI_FALLBACK=y CONFIG_ISCSI_IBFT_FIND=y CONFIG_ISCSI_IBFT=m CONFIG_FW_CFG_SYSFS=y # CONFIG_FW_CFG_SYSFS_CMDLINE is not set # CONFIG_GOOGLE_FIRMWARE is not set # # EFI (Extensible Firmware Interface) Support # CONFIG_EFI_VARS=y CONFIG_EFI_ESRT=y CONFIG_EFI_VARS_PSTORE=y CONFIG_EFI_VARS_PSTORE_DEFAULT_DISABLE=y CONFIG_EFI_RUNTIME_MAP=y # CONFIG_EFI_FAKE_MEMMAP is not set CONFIG_EFI_RUNTIME_WRAPPERS=y # CONFIG_EFI_BOOTLOADER_CONTROL is not set # CONFIG_EFI_CAPSULE_LOADER is not set # CONFIG_EFI_TEST is not set CONFIG_APPLE_PROPERTIES=y # CONFIG_RESET_ATTACK_MITIGATION is not set # CONFIG_EFI_RCI2_TABLE is not set # CONFIG_EFI_DISABLE_PCI_DMA is not set # end of EFI (Extensible Firmware Interface) Support CONFIG_UEFI_CPER=y CONFIG_UEFI_CPER_X86=y CONFIG_EFI_DEV_PATH_PARSER=y CONFIG_EFI_EARLYCON=y # # Tegra firmware driver # # end of Tegra firmware driver # end of Firmware Drivers CONFIG_HAVE_KVM=y CONFIG_HAVE_KVM_IRQCHIP=y CONFIG_HAVE_KVM_IRQFD=y CONFIG_HAVE_KVM_IRQ_ROUTING=y CONFIG_HAVE_KVM_EVENTFD=y CONFIG_KVM_MMIO=y CONFIG_KVM_ASYNC_PF=y CONFIG_HAVE_KVM_MSI=y CONFIG_HAVE_KVM_CPU_RELAX_INTERCEPT=y CONFIG_KVM_VFIO=y CONFIG_KVM_GENERIC_DIRTYLOG_READ_PROTECT=y CONFIG_KVM_COMPAT=y CONFIG_HAVE_KVM_IRQ_BYPASS=y CONFIG_HAVE_KVM_NO_POLL=y CONFIG_VIRTUALIZATION=y CONFIG_KVM=m CONFIG_KVM_WERROR=y CONFIG_KVM_INTEL=m CONFIG_KVM_AMD=m CONFIG_KVM_AMD_SEV=y CONFIG_KVM_MMU_AUDIT=y CONFIG_VHOST_NET=m # CONFIG_VHOST_SCSI is not set CONFIG_VHOST_VSOCK=m CONFIG_VHOST=m # CONFIG_VHOST_CROSS_ENDIAN_LEGACY is not set # # General architecture-dependent options # CONFIG_CRASH_CORE=y CONFIG_KEXEC_CORE=y CONFIG_HOTPLUG_SMT=y CONFIG_OPROFILE=m CONFIG_OPROFILE_EVENT_MULTIPLEX=y CONFIG_HAVE_OPROFILE=y CONFIG_OPROFILE_NMI_TIMER=y CONFIG_KPROBES=y CONFIG_JUMP_LABEL=y # CONFIG_STATIC_KEYS_SELFTEST is not set CONFIG_OPTPROBES=y CONFIG_KPROBES_ON_FTRACE=y CONFIG_UPROBES=y CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y CONFIG_ARCH_USE_BUILTIN_BSWAP=y CONFIG_KRETPROBES=y CONFIG_USER_RETURN_NOTIFIER=y CONFIG_HAVE_IOREMAP_PROT=y CONFIG_HAVE_KPROBES=y CONFIG_HAVE_KRETPROBES=y CONFIG_HAVE_OPTPROBES=y CONFIG_HAVE_KPROBES_ON_FTRACE=y CONFIG_HAVE_FUNCTION_ERROR_INJECTION=y CONFIG_HAVE_NMI=y CONFIG_HAVE_ARCH_TRACEHOOK=y CONFIG_HAVE_DMA_CONTIGUOUS=y CONFIG_GENERIC_SMP_IDLE_THREAD=y CONFIG_ARCH_HAS_FORTIFY_SOURCE=y CONFIG_ARCH_HAS_SET_MEMORY=y CONFIG_ARCH_HAS_SET_DIRECT_MAP=y CONFIG_HAVE_ARCH_THREAD_STRUCT_WHITELIST=y CONFIG_ARCH_WANTS_DYNAMIC_TASK_STRUCT=y CONFIG_HAVE_ASM_MODVERSIONS=y CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y CONFIG_HAVE_RSEQ=y CONFIG_HAVE_FUNCTION_ARG_ACCESS_API=y CONFIG_HAVE_CLK=y CONFIG_HAVE_HW_BREAKPOINT=y CONFIG_HAVE_MIXED_BREAKPOINTS_REGS=y CONFIG_HAVE_USER_RETURN_NOTIFIER=y CONFIG_HAVE_PERF_EVENTS_NMI=y CONFIG_HAVE_HARDLOCKUP_DETECTOR_PERF=y CONFIG_HAVE_PERF_REGS=y CONFIG_HAVE_PERF_USER_STACK_DUMP=y CONFIG_HAVE_ARCH_JUMP_LABEL=y CONFIG_HAVE_ARCH_JUMP_LABEL_RELATIVE=y CONFIG_MMU_GATHER_TABLE_FREE=y CONFIG_MMU_GATHER_RCU_TABLE_FREE=y CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y CONFIG_HAVE_ALIGNED_STRUCT_PAGE=y CONFIG_HAVE_CMPXCHG_LOCAL=y CONFIG_HAVE_CMPXCHG_DOUBLE=y CONFIG_ARCH_WANT_COMPAT_IPC_PARSE_VERSION=y CONFIG_ARCH_WANT_OLD_COMPAT_IPC=y CONFIG_HAVE_ARCH_SECCOMP_FILTER=y CONFIG_SECCOMP_FILTER=y CONFIG_HAVE_ARCH_STACKLEAK=y CONFIG_HAVE_STACKPROTECTOR=y CONFIG_CC_HAS_STACKPROTECTOR_NONE=y CONFIG_STACKPROTECTOR=y CONFIG_STACKPROTECTOR_STRONG=y CONFIG_HAVE_ARCH_WITHIN_STACK_FRAMES=y CONFIG_HAVE_CONTEXT_TRACKING=y CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y CONFIG_HAVE_MOVE_PMD=y CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE=y CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD=y CONFIG_HAVE_ARCH_HUGE_VMAP=y CONFIG_ARCH_WANT_HUGE_PMD_SHARE=y CONFIG_HAVE_ARCH_SOFT_DIRTY=y CONFIG_HAVE_MOD_ARCH_SPECIFIC=y CONFIG_MODULES_USE_ELF_RELA=y CONFIG_HAVE_IRQ_EXIT_ON_IRQ_STACK=y CONFIG_ARCH_HAS_ELF_RANDOMIZE=y CONFIG_HAVE_ARCH_MMAP_RND_BITS=y CONFIG_HAVE_EXIT_THREAD=y CONFIG_ARCH_MMAP_RND_BITS=28 CONFIG_HAVE_ARCH_MMAP_RND_COMPAT_BITS=y CONFIG_ARCH_MMAP_RND_COMPAT_BITS=8 CONFIG_HAVE_ARCH_COMPAT_MMAP_BASES=y CONFIG_HAVE_COPY_THREAD_TLS=y CONFIG_HAVE_STACK_VALIDATION=y CONFIG_HAVE_RELIABLE_STACKTRACE=y CONFIG_OLD_SIGSUSPEND3=y CONFIG_COMPAT_OLD_SIGACTION=y CONFIG_COMPAT_32BIT_TIME=y CONFIG_HAVE_ARCH_VMAP_STACK=y CONFIG_VMAP_STACK=y CONFIG_ARCH_HAS_STRICT_KERNEL_RWX=y CONFIG_STRICT_KERNEL_RWX=y CONFIG_ARCH_HAS_STRICT_MODULE_RWX=y CONFIG_STRICT_MODULE_RWX=y CONFIG_HAVE_ARCH_PREL32_RELOCATIONS=y CONFIG_ARCH_USE_MEMREMAP_PROT=y # CONFIG_LOCK_EVENT_COUNTS is not set CONFIG_ARCH_HAS_MEM_ENCRYPT=y # # GCOV-based kernel profiling # # CONFIG_GCOV_KERNEL is not set CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y # end of GCOV-based kernel profiling CONFIG_PLUGIN_HOSTCC="g++" CONFIG_HAVE_GCC_PLUGINS=y CONFIG_GCC_PLUGINS=y # CONFIG_GCC_PLUGIN_CYC_COMPLEXITY is not set # CONFIG_GCC_PLUGIN_LATENT_ENTROPY is not set # CONFIG_GCC_PLUGIN_RANDSTRUCT is not set # end of General architecture-dependent options CONFIG_RT_MUTEXES=y CONFIG_BASE_SMALL=0 CONFIG_MODULE_SIG_FORMAT=y CONFIG_MODULES=y CONFIG_MODULE_FORCE_LOAD=y CONFIG_MODULE_UNLOAD=y # CONFIG_MODULE_FORCE_UNLOAD is not set # CONFIG_MODVERSIONS is not set # CONFIG_MODULE_SRCVERSION_ALL is not set CONFIG_MODULE_SIG=y # CONFIG_MODULE_SIG_FORCE is not set CONFIG_MODULE_SIG_ALL=y # CONFIG_MODULE_SIG_SHA1 is not set # CONFIG_MODULE_SIG_SHA224 is not set CONFIG_MODULE_SIG_SHA256=y # CONFIG_MODULE_SIG_SHA384 is not set # CONFIG_MODULE_SIG_SHA512 is not set CONFIG_MODULE_SIG_HASH="sha256" # CONFIG_MODULE_COMPRESS is not set # CONFIG_MODULE_ALLOW_MISSING_NAMESPACE_IMPORTS is not set # CONFIG_UNUSED_SYMBOLS is not set # CONFIG_TRIM_UNUSED_KSYMS is not set CONFIG_MODULES_TREE_LOOKUP=y CONFIG_BLOCK=y CONFIG_BLK_SCSI_REQUEST=y CONFIG_BLK_CGROUP_RWSTAT=y CONFIG_BLK_DEV_BSG=y CONFIG_BLK_DEV_BSGLIB=y CONFIG_BLK_DEV_INTEGRITY=y CONFIG_BLK_DEV_INTEGRITY_T10=m CONFIG_BLK_DEV_ZONED=y CONFIG_BLK_DEV_THROTTLING=y # CONFIG_BLK_DEV_THROTTLING_LOW is not set # CONFIG_BLK_CMDLINE_PARSER is not set # CONFIG_BLK_WBT is not set # CONFIG_BLK_CGROUP_IOLATENCY is not set # CONFIG_BLK_CGROUP_IOCOST is not set CONFIG_BLK_DEBUG_FS=y CONFIG_BLK_DEBUG_FS_ZONED=y # CONFIG_BLK_SED_OPAL is not set # # Partition Types # CONFIG_PARTITION_ADVANCED=y # CONFIG_ACORN_PARTITION is not set # CONFIG_AIX_PARTITION is not set CONFIG_OSF_PARTITION=y CONFIG_AMIGA_PARTITION=y # CONFIG_ATARI_PARTITION is not set CONFIG_MAC_PARTITION=y CONFIG_MSDOS_PARTITION=y CONFIG_BSD_DISKLABEL=y CONFIG_MINIX_SUBPARTITION=y CONFIG_SOLARIS_X86_PARTITION=y CONFIG_UNIXWARE_DISKLABEL=y # CONFIG_LDM_PARTITION is not set CONFIG_SGI_PARTITION=y # CONFIG_ULTRIX_PARTITION is not set CONFIG_SUN_PARTITION=y CONFIG_KARMA_PARTITION=y CONFIG_EFI_PARTITION=y # CONFIG_SYSV68_PARTITION is not set # CONFIG_CMDLINE_PARTITION is not set # end of Partition Types CONFIG_BLOCK_COMPAT=y CONFIG_BLK_MQ_PCI=y CONFIG_BLK_MQ_VIRTIO=y CONFIG_BLK_MQ_RDMA=y CONFIG_BLK_PM=y # # IO Schedulers # CONFIG_MQ_IOSCHED_DEADLINE=y CONFIG_MQ_IOSCHED_KYBER=y # CONFIG_IOSCHED_BFQ is not set # end of IO Schedulers CONFIG_PREEMPT_NOTIFIERS=y CONFIG_PADATA=y CONFIG_ASN1=y CONFIG_INLINE_SPIN_UNLOCK_IRQ=y CONFIG_INLINE_READ_UNLOCK=y CONFIG_INLINE_READ_UNLOCK_IRQ=y CONFIG_INLINE_WRITE_UNLOCK=y CONFIG_INLINE_WRITE_UNLOCK_IRQ=y CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y CONFIG_MUTEX_SPIN_ON_OWNER=y CONFIG_RWSEM_SPIN_ON_OWNER=y CONFIG_LOCK_SPIN_ON_OWNER=y CONFIG_ARCH_USE_QUEUED_SPINLOCKS=y CONFIG_QUEUED_SPINLOCKS=y CONFIG_ARCH_USE_QUEUED_RWLOCKS=y CONFIG_QUEUED_RWLOCKS=y CONFIG_ARCH_HAS_SYNC_CORE_BEFORE_USERMODE=y CONFIG_ARCH_HAS_SYSCALL_WRAPPER=y CONFIG_FREEZER=y # # Executable file formats # CONFIG_BINFMT_ELF=y CONFIG_COMPAT_BINFMT_ELF=y CONFIG_ELFCORE=y CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS=y CONFIG_BINFMT_SCRIPT=y CONFIG_BINFMT_MISC=m CONFIG_COREDUMP=y # end of Executable file formats # # Memory Management options # CONFIG_SELECT_MEMORY_MODEL=y CONFIG_SPARSEMEM_MANUAL=y CONFIG_SPARSEMEM=y CONFIG_NEED_MULTIPLE_NODES=y CONFIG_HAVE_MEMORY_PRESENT=y CONFIG_SPARSEMEM_EXTREME=y CONFIG_SPARSEMEM_VMEMMAP_ENABLE=y CONFIG_SPARSEMEM_VMEMMAP=y CONFIG_HAVE_MEMBLOCK_NODE_MAP=y CONFIG_HAVE_FAST_GUP=y CONFIG_MEMORY_ISOLATION=y CONFIG_HAVE_BOOTMEM_INFO_NODE=y CONFIG_MEMORY_HOTPLUG=y CONFIG_MEMORY_HOTPLUG_SPARSE=y # CONFIG_MEMORY_HOTPLUG_DEFAULT_ONLINE is not set CONFIG_MEMORY_HOTREMOVE=y CONFIG_SPLIT_PTLOCK_CPUS=4 CONFIG_MEMORY_BALLOON=y CONFIG_BALLOON_COMPACTION=y CONFIG_COMPACTION=y CONFIG_MIGRATION=y CONFIG_CONTIG_ALLOC=y CONFIG_PHYS_ADDR_T_64BIT=y CONFIG_BOUNCE=y CONFIG_VIRT_TO_BUS=y CONFIG_MMU_NOTIFIER=y CONFIG_KSM=y CONFIG_DEFAULT_MMAP_MIN_ADDR=4096 CONFIG_ARCH_SUPPORTS_MEMORY_FAILURE=y CONFIG_MEMORY_FAILURE=y CONFIG_HWPOISON_INJECT=m CONFIG_TRANSPARENT_HUGEPAGE=y CONFIG_TRANSPARENT_HUGEPAGE_ALWAYS=y # CONFIG_TRANSPARENT_HUGEPAGE_MADVISE is not set CONFIG_ARCH_WANTS_THP_SWAP=y CONFIG_THP_SWAP=y CONFIG_TRANSPARENT_HUGE_PAGECACHE=y CONFIG_CLEANCACHE=y CONFIG_FRONTSWAP=y CONFIG_CMA=y # CONFIG_CMA_DEBUG is not set # CONFIG_CMA_DEBUGFS is not set CONFIG_CMA_AREAS=7 CONFIG_MEM_SOFT_DIRTY=y CONFIG_ZSWAP=y CONFIG_ZPOOL=y CONFIG_ZBUD=y # CONFIG_Z3FOLD is not set CONFIG_ZSMALLOC=y # CONFIG_PGTABLE_MAPPING is not set # CONFIG_ZSMALLOC_STAT is not set CONFIG_GENERIC_EARLY_IOREMAP=y CONFIG_DEFERRED_STRUCT_PAGE_INIT=y CONFIG_IDLE_PAGE_TRACKING=y CONFIG_ARCH_HAS_PTE_DEVMAP=y CONFIG_ZONE_DEVICE=y CONFIG_DEV_PAGEMAP_OPS=y # CONFIG_DEVICE_PRIVATE is not set CONFIG_FRAME_VECTOR=y CONFIG_ARCH_USES_HIGH_VMA_FLAGS=y CONFIG_ARCH_HAS_PKEYS=y # CONFIG_PERCPU_STATS is not set CONFIG_GUP_BENCHMARK=y # CONFIG_READ_ONLY_THP_FOR_FS is not set CONFIG_ARCH_HAS_PTE_SPECIAL=y CONFIG_MAPPING_DIRTY_HELPERS=y # end of Memory Management options CONFIG_NET=y CONFIG_COMPAT_NETLINK_MESSAGES=y CONFIG_NET_INGRESS=y CONFIG_NET_EGRESS=y CONFIG_NET_REDIRECT=y CONFIG_SKB_EXTENSIONS=y # # Networking options # CONFIG_PACKET=y CONFIG_PACKET_DIAG=m CONFIG_UNIX=y CONFIG_UNIX_SCM=y CONFIG_UNIX_DIAG=m # CONFIG_TLS is not set CONFIG_XFRM=y CONFIG_XFRM_ALGO=y CONFIG_XFRM_USER=y # CONFIG_XFRM_INTERFACE is not set CONFIG_XFRM_SUB_POLICY=y CONFIG_XFRM_MIGRATE=y CONFIG_XFRM_STATISTICS=y CONFIG_XFRM_IPCOMP=m CONFIG_NET_KEY=m CONFIG_NET_KEY_MIGRATE=y # CONFIG_SMC is not set # CONFIG_XDP_SOCKETS is not set CONFIG_INET=y CONFIG_IP_MULTICAST=y CONFIG_IP_ADVANCED_ROUTER=y CONFIG_IP_FIB_TRIE_STATS=y CONFIG_IP_MULTIPLE_TABLES=y CONFIG_IP_ROUTE_MULTIPATH=y CONFIG_IP_ROUTE_VERBOSE=y CONFIG_IP_ROUTE_CLASSID=y CONFIG_IP_PNP=y CONFIG_IP_PNP_DHCP=y # CONFIG_IP_PNP_BOOTP is not set # CONFIG_IP_PNP_RARP is not set CONFIG_NET_IPIP=m CONFIG_NET_IPGRE_DEMUX=m CONFIG_NET_IP_TUNNEL=m CONFIG_NET_IPGRE=m CONFIG_NET_IPGRE_BROADCAST=y CONFIG_IP_MROUTE_COMMON=y CONFIG_IP_MROUTE=y CONFIG_IP_MROUTE_MULTIPLE_TABLES=y CONFIG_IP_PIMSM_V1=y CONFIG_IP_PIMSM_V2=y CONFIG_SYN_COOKIES=y CONFIG_NET_IPVTI=m CONFIG_NET_UDP_TUNNEL=m CONFIG_NET_FOU=m CONFIG_NET_FOU_IP_TUNNELS=y CONFIG_INET_AH=m CONFIG_INET_ESP=m # CONFIG_INET_ESP_OFFLOAD is not set # CONFIG_INET_ESPINTCP is not set CONFIG_INET_IPCOMP=m CONFIG_INET_XFRM_TUNNEL=m CONFIG_INET_TUNNEL=m CONFIG_INET_DIAG=m CONFIG_INET_TCP_DIAG=m CONFIG_INET_UDP_DIAG=m # CONFIG_INET_RAW_DIAG is not set # CONFIG_INET_DIAG_DESTROY is not set CONFIG_TCP_CONG_ADVANCED=y CONFIG_TCP_CONG_BIC=m CONFIG_TCP_CONG_CUBIC=y CONFIG_TCP_CONG_WESTWOOD=m CONFIG_TCP_CONG_HTCP=m CONFIG_TCP_CONG_HSTCP=m CONFIG_TCP_CONG_HYBLA=m CONFIG_TCP_CONG_VEGAS=m # CONFIG_TCP_CONG_NV is not set CONFIG_TCP_CONG_SCALABLE=m CONFIG_TCP_CONG_LP=m CONFIG_TCP_CONG_VENO=m CONFIG_TCP_CONG_YEAH=m CONFIG_TCP_CONG_ILLINOIS=m CONFIG_TCP_CONG_DCTCP=m # CONFIG_TCP_CONG_CDG is not set # CONFIG_TCP_CONG_BBR is not set CONFIG_DEFAULT_CUBIC=y # CONFIG_DEFAULT_RENO is not set CONFIG_DEFAULT_TCP_CONG="cubic" CONFIG_TCP_MD5SIG=y CONFIG_IPV6=y CONFIG_IPV6_ROUTER_PREF=y CONFIG_IPV6_ROUTE_INFO=y CONFIG_IPV6_OPTIMISTIC_DAD=y CONFIG_INET6_AH=m CONFIG_INET6_ESP=m # CONFIG_INET6_ESP_OFFLOAD is not set CONFIG_INET6_IPCOMP=m CONFIG_IPV6_MIP6=m # CONFIG_IPV6_ILA is not set CONFIG_INET6_XFRM_TUNNEL=m CONFIG_INET6_TUNNEL=m CONFIG_IPV6_VTI=m CONFIG_IPV6_SIT=m CONFIG_IPV6_SIT_6RD=y CONFIG_IPV6_NDISC_NODETYPE=y CONFIG_IPV6_TUNNEL=m CONFIG_IPV6_GRE=m CONFIG_IPV6_FOU=m CONFIG_IPV6_FOU_TUNNEL=m CONFIG_IPV6_MULTIPLE_TABLES=y # CONFIG_IPV6_SUBTREES is not set CONFIG_IPV6_MROUTE=y CONFIG_IPV6_MROUTE_MULTIPLE_TABLES=y CONFIG_IPV6_PIMSM_V2=y CONFIG_IPV6_SEG6_LWTUNNEL=y # CONFIG_IPV6_SEG6_HMAC is not set CONFIG_IPV6_SEG6_BPF=y # CONFIG_IPV6_RPL_LWTUNNEL is not set CONFIG_NETLABEL=y CONFIG_MPTCP=y CONFIG_MPTCP_IPV6=y # CONFIG_MPTCP_HMAC_TEST is not set CONFIG_NETWORK_SECMARK=y CONFIG_NET_PTP_CLASSIFY=y CONFIG_NETWORK_PHY_TIMESTAMPING=y CONFIG_NETFILTER=y CONFIG_NETFILTER_ADVANCED=y CONFIG_BRIDGE_NETFILTER=m # # Core Netfilter Configuration # CONFIG_NETFILTER_INGRESS=y CONFIG_NETFILTER_NETLINK=m CONFIG_NETFILTER_FAMILY_BRIDGE=y CONFIG_NETFILTER_FAMILY_ARP=y CONFIG_NETFILTER_NETLINK_ACCT=m CONFIG_NETFILTER_NETLINK_QUEUE=m CONFIG_NETFILTER_NETLINK_LOG=m CONFIG_NETFILTER_NETLINK_OSF=m CONFIG_NF_CONNTRACK=m CONFIG_NF_LOG_COMMON=m # CONFIG_NF_LOG_NETDEV is not set CONFIG_NETFILTER_CONNCOUNT=m CONFIG_NF_CONNTRACK_MARK=y CONFIG_NF_CONNTRACK_SECMARK=y CONFIG_NF_CONNTRACK_ZONES=y CONFIG_NF_CONNTRACK_PROCFS=y CONFIG_NF_CONNTRACK_EVENTS=y CONFIG_NF_CONNTRACK_TIMEOUT=y CONFIG_NF_CONNTRACK_TIMESTAMP=y CONFIG_NF_CONNTRACK_LABELS=y CONFIG_NF_CT_PROTO_DCCP=y CONFIG_NF_CT_PROTO_GRE=y CONFIG_NF_CT_PROTO_SCTP=y CONFIG_NF_CT_PROTO_UDPLITE=y CONFIG_NF_CONNTRACK_AMANDA=m CONFIG_NF_CONNTRACK_FTP=m CONFIG_NF_CONNTRACK_H323=m CONFIG_NF_CONNTRACK_IRC=m CONFIG_NF_CONNTRACK_BROADCAST=m CONFIG_NF_CONNTRACK_NETBIOS_NS=m CONFIG_NF_CONNTRACK_SNMP=m CONFIG_NF_CONNTRACK_PPTP=m CONFIG_NF_CONNTRACK_SANE=m CONFIG_NF_CONNTRACK_SIP=m CONFIG_NF_CONNTRACK_TFTP=m CONFIG_NF_CT_NETLINK=m CONFIG_NF_CT_NETLINK_TIMEOUT=m # CONFIG_NETFILTER_NETLINK_GLUE_CT is not set CONFIG_NF_NAT=m CONFIG_NF_NAT_AMANDA=m CONFIG_NF_NAT_FTP=m CONFIG_NF_NAT_IRC=m CONFIG_NF_NAT_SIP=m CONFIG_NF_NAT_TFTP=m CONFIG_NF_NAT_REDIRECT=y CONFIG_NF_NAT_MASQUERADE=y CONFIG_NETFILTER_SYNPROXY=m CONFIG_NF_TABLES=m # CONFIG_NF_TABLES_INET is not set # CONFIG_NF_TABLES_NETDEV is not set # CONFIG_NFT_NUMGEN is not set CONFIG_NFT_CT=m CONFIG_NFT_COUNTER=m # CONFIG_NFT_CONNLIMIT is not set CONFIG_NFT_LOG=m CONFIG_NFT_LIMIT=m CONFIG_NFT_MASQ=m CONFIG_NFT_REDIR=m # CONFIG_NFT_TUNNEL is not set # CONFIG_NFT_OBJREF is not set CONFIG_NFT_QUEUE=m # CONFIG_NFT_QUOTA is not set CONFIG_NFT_REJECT=m CONFIG_NFT_COMPAT=m CONFIG_NFT_HASH=m # CONFIG_NFT_XFRM is not set # CONFIG_NFT_SOCKET is not set # CONFIG_NFT_OSF is not set # CONFIG_NFT_TPROXY is not set # CONFIG_NFT_SYNPROXY is not set # CONFIG_NF_FLOW_TABLE is not set CONFIG_NETFILTER_XTABLES=y # # Xtables combined modules # CONFIG_NETFILTER_XT_MARK=m CONFIG_NETFILTER_XT_CONNMARK=m CONFIG_NETFILTER_XT_SET=m # # Xtables targets # CONFIG_NETFILTER_XT_TARGET_AUDIT=m CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m CONFIG_NETFILTER_XT_TARGET_CONNMARK=m CONFIG_NETFILTER_XT_TARGET_CONNSECMARK=m CONFIG_NETFILTER_XT_TARGET_CT=m CONFIG_NETFILTER_XT_TARGET_DSCP=m CONFIG_NETFILTER_XT_TARGET_HL=m CONFIG_NETFILTER_XT_TARGET_HMARK=m CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m CONFIG_NETFILTER_XT_TARGET_LED=m CONFIG_NETFILTER_XT_TARGET_LOG=m CONFIG_NETFILTER_XT_TARGET_MARK=m CONFIG_NETFILTER_XT_NAT=m CONFIG_NETFILTER_XT_TARGET_NETMAP=m CONFIG_NETFILTER_XT_TARGET_NFLOG=m CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m CONFIG_NETFILTER_XT_TARGET_NOTRACK=m CONFIG_NETFILTER_XT_TARGET_RATEEST=m CONFIG_NETFILTER_XT_TARGET_REDIRECT=m CONFIG_NETFILTER_XT_TARGET_MASQUERADE=m CONFIG_NETFILTER_XT_TARGET_TEE=m CONFIG_NETFILTER_XT_TARGET_TPROXY=m CONFIG_NETFILTER_XT_TARGET_TRACE=m CONFIG_NETFILTER_XT_TARGET_SECMARK=m CONFIG_NETFILTER_XT_TARGET_TCPMSS=m CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP=m # # Xtables matches # CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m CONFIG_NETFILTER_XT_MATCH_BPF=m CONFIG_NETFILTER_XT_MATCH_CGROUP=m CONFIG_NETFILTER_XT_MATCH_CLUSTER=m CONFIG_NETFILTER_XT_MATCH_COMMENT=m CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m CONFIG_NETFILTER_XT_MATCH_CONNMARK=m CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m CONFIG_NETFILTER_XT_MATCH_CPU=m CONFIG_NETFILTER_XT_MATCH_DCCP=m CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m CONFIG_NETFILTER_XT_MATCH_DSCP=m CONFIG_NETFILTER_XT_MATCH_ECN=m CONFIG_NETFILTER_XT_MATCH_ESP=m CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m CONFIG_NETFILTER_XT_MATCH_HELPER=m CONFIG_NETFILTER_XT_MATCH_HL=m # CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set CONFIG_NETFILTER_XT_MATCH_IPRANGE=m CONFIG_NETFILTER_XT_MATCH_IPVS=m CONFIG_NETFILTER_XT_MATCH_L2TP=m CONFIG_NETFILTER_XT_MATCH_LENGTH=m CONFIG_NETFILTER_XT_MATCH_LIMIT=m CONFIG_NETFILTER_XT_MATCH_MAC=m CONFIG_NETFILTER_XT_MATCH_MARK=m CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m CONFIG_NETFILTER_XT_MATCH_NFACCT=m CONFIG_NETFILTER_XT_MATCH_OSF=m CONFIG_NETFILTER_XT_MATCH_OWNER=m CONFIG_NETFILTER_XT_MATCH_POLICY=m CONFIG_NETFILTER_XT_MATCH_PHYSDEV=m CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m CONFIG_NETFILTER_XT_MATCH_QUOTA=m CONFIG_NETFILTER_XT_MATCH_RATEEST=m CONFIG_NETFILTER_XT_MATCH_REALM=m CONFIG_NETFILTER_XT_MATCH_RECENT=m CONFIG_NETFILTER_XT_MATCH_SCTP=m CONFIG_NETFILTER_XT_MATCH_SOCKET=m CONFIG_NETFILTER_XT_MATCH_STATE=m CONFIG_NETFILTER_XT_MATCH_STATISTIC=m CONFIG_NETFILTER_XT_MATCH_STRING=m CONFIG_NETFILTER_XT_MATCH_TCPMSS=m CONFIG_NETFILTER_XT_MATCH_TIME=m CONFIG_NETFILTER_XT_MATCH_U32=m # end of Core Netfilter Configuration CONFIG_IP_SET=m CONFIG_IP_SET_MAX=256 CONFIG_IP_SET_BITMAP_IP=m CONFIG_IP_SET_BITMAP_IPMAC=m CONFIG_IP_SET_BITMAP_PORT=m CONFIG_IP_SET_HASH_IP=m CONFIG_IP_SET_HASH_IPMARK=m CONFIG_IP_SET_HASH_IPPORT=m CONFIG_IP_SET_HASH_IPPORTIP=m CONFIG_IP_SET_HASH_IPPORTNET=m CONFIG_IP_SET_HASH_IPMAC=m CONFIG_IP_SET_HASH_MAC=m CONFIG_IP_SET_HASH_NETPORTNET=m CONFIG_IP_SET_HASH_NET=m CONFIG_IP_SET_HASH_NETNET=m CONFIG_IP_SET_HASH_NETPORT=m CONFIG_IP_SET_HASH_NETIFACE=m CONFIG_IP_SET_LIST_SET=m CONFIG_IP_VS=m CONFIG_IP_VS_IPV6=y # CONFIG_IP_VS_DEBUG is not set CONFIG_IP_VS_TAB_BITS=12 # # IPVS transport protocol load balancing support # CONFIG_IP_VS_PROTO_TCP=y CONFIG_IP_VS_PROTO_UDP=y CONFIG_IP_VS_PROTO_AH_ESP=y CONFIG_IP_VS_PROTO_ESP=y CONFIG_IP_VS_PROTO_AH=y CONFIG_IP_VS_PROTO_SCTP=y # # IPVS scheduler # CONFIG_IP_VS_RR=m CONFIG_IP_VS_WRR=m CONFIG_IP_VS_LC=m CONFIG_IP_VS_WLC=m # CONFIG_IP_VS_FO is not set # CONFIG_IP_VS_OVF is not set CONFIG_IP_VS_LBLC=m CONFIG_IP_VS_LBLCR=m CONFIG_IP_VS_DH=m CONFIG_IP_VS_SH=m # CONFIG_IP_VS_MH is not set CONFIG_IP_VS_SED=m CONFIG_IP_VS_NQ=m # # IPVS SH scheduler # CONFIG_IP_VS_SH_TAB_BITS=8 # # IPVS MH scheduler # CONFIG_IP_VS_MH_TAB_INDEX=12 # # IPVS application helper # CONFIG_IP_VS_FTP=m CONFIG_IP_VS_NFCT=y CONFIG_IP_VS_PE_SIP=m # # IP: Netfilter Configuration # CONFIG_NF_DEFRAG_IPV4=m CONFIG_NF_SOCKET_IPV4=m CONFIG_NF_TPROXY_IPV4=m # CONFIG_NF_TABLES_IPV4 is not set # CONFIG_NF_TABLES_ARP is not set CONFIG_NF_DUP_IPV4=m # CONFIG_NF_LOG_ARP is not set CONFIG_NF_LOG_IPV4=m CONFIG_NF_REJECT_IPV4=m CONFIG_NF_NAT_SNMP_BASIC=m CONFIG_NF_NAT_PPTP=m CONFIG_NF_NAT_H323=m CONFIG_IP_NF_IPTABLES=m CONFIG_IP_NF_MATCH_AH=m CONFIG_IP_NF_MATCH_ECN=m CONFIG_IP_NF_MATCH_RPFILTER=m CONFIG_IP_NF_MATCH_TTL=m CONFIG_IP_NF_FILTER=m CONFIG_IP_NF_TARGET_REJECT=m CONFIG_IP_NF_TARGET_SYNPROXY=m CONFIG_IP_NF_NAT=m CONFIG_IP_NF_TARGET_MASQUERADE=m CONFIG_IP_NF_TARGET_NETMAP=m CONFIG_IP_NF_TARGET_REDIRECT=m CONFIG_IP_NF_MANGLE=m CONFIG_IP_NF_TARGET_CLUSTERIP=m CONFIG_IP_NF_TARGET_ECN=m CONFIG_IP_NF_TARGET_TTL=m CONFIG_IP_NF_RAW=m CONFIG_IP_NF_SECURITY=m CONFIG_IP_NF_ARPTABLES=m CONFIG_IP_NF_ARPFILTER=m CONFIG_IP_NF_ARP_MANGLE=m # end of IP: Netfilter Configuration # # IPv6: Netfilter Configuration # CONFIG_NF_SOCKET_IPV6=m CONFIG_NF_TPROXY_IPV6=m # CONFIG_NF_TABLES_IPV6 is not set CONFIG_NF_DUP_IPV6=m CONFIG_NF_REJECT_IPV6=m CONFIG_NF_LOG_IPV6=m CONFIG_IP6_NF_IPTABLES=m CONFIG_IP6_NF_MATCH_AH=m CONFIG_IP6_NF_MATCH_EUI64=m CONFIG_IP6_NF_MATCH_FRAG=m CONFIG_IP6_NF_MATCH_OPTS=m CONFIG_IP6_NF_MATCH_HL=m CONFIG_IP6_NF_MATCH_IPV6HEADER=m CONFIG_IP6_NF_MATCH_MH=m CONFIG_IP6_NF_MATCH_RPFILTER=m CONFIG_IP6_NF_MATCH_RT=m # CONFIG_IP6_NF_MATCH_SRH is not set CONFIG_IP6_NF_TARGET_HL=m CONFIG_IP6_NF_FILTER=m CONFIG_IP6_NF_TARGET_REJECT=m CONFIG_IP6_NF_TARGET_SYNPROXY=m CONFIG_IP6_NF_MANGLE=m CONFIG_IP6_NF_RAW=m CONFIG_IP6_NF_SECURITY=m CONFIG_IP6_NF_NAT=m CONFIG_IP6_NF_TARGET_MASQUERADE=m CONFIG_IP6_NF_TARGET_NPT=m # end of IPv6: Netfilter Configuration CONFIG_NF_DEFRAG_IPV6=m # CONFIG_NF_TABLES_BRIDGE is not set # CONFIG_NF_CONNTRACK_BRIDGE is not set CONFIG_BRIDGE_NF_EBTABLES=m CONFIG_BRIDGE_EBT_BROUTE=m CONFIG_BRIDGE_EBT_T_FILTER=m CONFIG_BRIDGE_EBT_T_NAT=m CONFIG_BRIDGE_EBT_802_3=m CONFIG_BRIDGE_EBT_AMONG=m CONFIG_BRIDGE_EBT_ARP=m CONFIG_BRIDGE_EBT_IP=m CONFIG_BRIDGE_EBT_IP6=m CONFIG_BRIDGE_EBT_LIMIT=m CONFIG_BRIDGE_EBT_MARK=m CONFIG_BRIDGE_EBT_PKTTYPE=m CONFIG_BRIDGE_EBT_STP=m CONFIG_BRIDGE_EBT_VLAN=m CONFIG_BRIDGE_EBT_ARPREPLY=m CONFIG_BRIDGE_EBT_DNAT=m CONFIG_BRIDGE_EBT_MARK_T=m CONFIG_BRIDGE_EBT_REDIRECT=m CONFIG_BRIDGE_EBT_SNAT=m CONFIG_BRIDGE_EBT_LOG=m CONFIG_BRIDGE_EBT_NFLOG=m # CONFIG_BPFILTER is not set CONFIG_IP_DCCP=m CONFIG_INET_DCCP_DIAG=m # # DCCP CCIDs Configuration # # CONFIG_IP_DCCP_CCID2_DEBUG is not set CONFIG_IP_DCCP_CCID3=y # CONFIG_IP_DCCP_CCID3_DEBUG is not set CONFIG_IP_DCCP_TFRC_LIB=y # end of DCCP CCIDs Configuration # # DCCP Kernel Hacking # # CONFIG_IP_DCCP_DEBUG is not set # end of DCCP Kernel Hacking CONFIG_IP_SCTP=m # CONFIG_SCTP_DBG_OBJCNT is not set # CONFIG_SCTP_DEFAULT_COOKIE_HMAC_MD5 is not set CONFIG_SCTP_DEFAULT_COOKIE_HMAC_SHA1=y # CONFIG_SCTP_DEFAULT_COOKIE_HMAC_NONE is not set CONFIG_SCTP_COOKIE_HMAC_MD5=y CONFIG_SCTP_COOKIE_HMAC_SHA1=y CONFIG_INET_SCTP_DIAG=m # CONFIG_RDS is not set # CONFIG_TIPC is not set CONFIG_ATM=m CONFIG_ATM_CLIP=m # CONFIG_ATM_CLIP_NO_ICMP is not set CONFIG_ATM_LANE=m # CONFIG_ATM_MPOA is not set CONFIG_ATM_BR2684=m # CONFIG_ATM_BR2684_IPFILTER is not set CONFIG_L2TP=m CONFIG_L2TP_DEBUGFS=m CONFIG_L2TP_V3=y CONFIG_L2TP_IP=m CONFIG_L2TP_ETH=m CONFIG_STP=m CONFIG_GARP=m CONFIG_MRP=m CONFIG_BRIDGE=m CONFIG_BRIDGE_IGMP_SNOOPING=y CONFIG_BRIDGE_VLAN_FILTERING=y CONFIG_HAVE_NET_DSA=y # CONFIG_NET_DSA is not set CONFIG_VLAN_8021Q=m CONFIG_VLAN_8021Q_GVRP=y CONFIG_VLAN_8021Q_MVRP=y # CONFIG_DECNET is not set CONFIG_LLC=m # CONFIG_LLC2 is not set # CONFIG_ATALK is not set # CONFIG_X25 is not set # CONFIG_LAPB is not set # CONFIG_PHONET is not set CONFIG_6LOWPAN=m # CONFIG_6LOWPAN_DEBUGFS is not set CONFIG_6LOWPAN_NHC=m CONFIG_6LOWPAN_NHC_DEST=m CONFIG_6LOWPAN_NHC_FRAGMENT=m CONFIG_6LOWPAN_NHC_HOP=m CONFIG_6LOWPAN_NHC_IPV6=m CONFIG_6LOWPAN_NHC_MOBILITY=m CONFIG_6LOWPAN_NHC_ROUTING=m CONFIG_6LOWPAN_NHC_UDP=m # CONFIG_6LOWPAN_GHC_EXT_HDR_HOP is not set # CONFIG_6LOWPAN_GHC_UDP is not set # CONFIG_6LOWPAN_GHC_ICMPV6 is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_DEST is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_FRAG is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_ROUTE is not set CONFIG_IEEE802154=m # CONFIG_IEEE802154_NL802154_EXPERIMENTAL is not set CONFIG_IEEE802154_SOCKET=m CONFIG_IEEE802154_6LOWPAN=m CONFIG_MAC802154=m CONFIG_NET_SCHED=y # # Queueing/Scheduling # CONFIG_NET_SCH_CBQ=m CONFIG_NET_SCH_HTB=m CONFIG_NET_SCH_HFSC=m CONFIG_NET_SCH_ATM=m CONFIG_NET_SCH_PRIO=m CONFIG_NET_SCH_MULTIQ=m CONFIG_NET_SCH_RED=m CONFIG_NET_SCH_SFB=m CONFIG_NET_SCH_SFQ=m CONFIG_NET_SCH_TEQL=m CONFIG_NET_SCH_TBF=m # CONFIG_NET_SCH_CBS is not set # CONFIG_NET_SCH_ETF is not set # CONFIG_NET_SCH_TAPRIO is not set CONFIG_NET_SCH_GRED=m CONFIG_NET_SCH_DSMARK=m CONFIG_NET_SCH_NETEM=m CONFIG_NET_SCH_DRR=m CONFIG_NET_SCH_MQPRIO=m # CONFIG_NET_SCH_SKBPRIO is not set CONFIG_NET_SCH_CHOKE=m CONFIG_NET_SCH_QFQ=m CONFIG_NET_SCH_CODEL=m CONFIG_NET_SCH_FQ_CODEL=m # CONFIG_NET_SCH_CAKE is not set CONFIG_NET_SCH_FQ=m # CONFIG_NET_SCH_HHF is not set # CONFIG_NET_SCH_PIE is not set CONFIG_NET_SCH_INGRESS=m CONFIG_NET_SCH_PLUG=m # CONFIG_NET_SCH_ETS is not set # CONFIG_NET_SCH_DEFAULT is not set # # Classification # CONFIG_NET_CLS=y CONFIG_NET_CLS_BASIC=m CONFIG_NET_CLS_TCINDEX=m CONFIG_NET_CLS_ROUTE4=m CONFIG_NET_CLS_FW=m CONFIG_NET_CLS_U32=m CONFIG_CLS_U32_PERF=y CONFIG_CLS_U32_MARK=y CONFIG_NET_CLS_RSVP=m CONFIG_NET_CLS_RSVP6=m CONFIG_NET_CLS_FLOW=m CONFIG_NET_CLS_CGROUP=y CONFIG_NET_CLS_BPF=m CONFIG_NET_CLS_FLOWER=m CONFIG_NET_CLS_MATCHALL=m CONFIG_NET_EMATCH=y CONFIG_NET_EMATCH_STACK=32 CONFIG_NET_EMATCH_CMP=m CONFIG_NET_EMATCH_NBYTE=m CONFIG_NET_EMATCH_U32=m CONFIG_NET_EMATCH_META=m CONFIG_NET_EMATCH_TEXT=m # CONFIG_NET_EMATCH_CANID is not set CONFIG_NET_EMATCH_IPSET=m # CONFIG_NET_EMATCH_IPT is not set CONFIG_NET_CLS_ACT=y CONFIG_NET_ACT_POLICE=m CONFIG_NET_ACT_GACT=m CONFIG_GACT_PROB=y CONFIG_NET_ACT_MIRRED=m CONFIG_NET_ACT_SAMPLE=m CONFIG_NET_ACT_IPT=m CONFIG_NET_ACT_NAT=m CONFIG_NET_ACT_PEDIT=m CONFIG_NET_ACT_SIMP=m CONFIG_NET_ACT_SKBEDIT=m CONFIG_NET_ACT_CSUM=m # CONFIG_NET_ACT_MPLS is not set CONFIG_NET_ACT_VLAN=m # CONFIG_NET_ACT_BPF is not set CONFIG_NET_ACT_CONNMARK=m # CONFIG_NET_ACT_CTINFO is not set CONFIG_NET_ACT_SKBMOD=m # CONFIG_NET_ACT_IFE is not set CONFIG_NET_ACT_TUNNEL_KEY=m # CONFIG_NET_TC_SKB_EXT is not set CONFIG_NET_SCH_FIFO=y CONFIG_DCB=y CONFIG_DNS_RESOLVER=m # CONFIG_BATMAN_ADV is not set CONFIG_OPENVSWITCH=m CONFIG_OPENVSWITCH_GRE=m CONFIG_OPENVSWITCH_VXLAN=m CONFIG_OPENVSWITCH_GENEVE=m CONFIG_VSOCKETS=m CONFIG_VSOCKETS_DIAG=m CONFIG_VSOCKETS_LOOPBACK=m CONFIG_VMWARE_VMCI_VSOCKETS=m CONFIG_VIRTIO_VSOCKETS=m CONFIG_VIRTIO_VSOCKETS_COMMON=m CONFIG_HYPERV_VSOCKETS=m CONFIG_NETLINK_DIAG=m CONFIG_MPLS=y CONFIG_NET_MPLS_GSO=y CONFIG_MPLS_ROUTING=m CONFIG_MPLS_IPTUNNEL=m CONFIG_NET_NSH=m # CONFIG_HSR is not set CONFIG_NET_SWITCHDEV=y CONFIG_NET_L3_MASTER_DEV=y # CONFIG_NET_NCSI is not set CONFIG_RPS=y CONFIG_RFS_ACCEL=y CONFIG_XPS=y # CONFIG_CGROUP_NET_PRIO is not set CONFIG_CGROUP_NET_CLASSID=y CONFIG_NET_RX_BUSY_POLL=y CONFIG_BQL=y CONFIG_BPF_JIT=y CONFIG_BPF_STREAM_PARSER=y CONFIG_NET_FLOW_LIMIT=y # # Network testing # CONFIG_NET_PKTGEN=m CONFIG_NET_DROP_MONITOR=y # end of Network testing # end of Networking options # CONFIG_HAMRADIO is not set CONFIG_CAN=m CONFIG_CAN_RAW=m CONFIG_CAN_BCM=m CONFIG_CAN_GW=m # CONFIG_CAN_J1939 is not set # # CAN Device Drivers # CONFIG_CAN_VCAN=m # CONFIG_CAN_VXCAN is not set CONFIG_CAN_SLCAN=m CONFIG_CAN_DEV=m CONFIG_CAN_CALC_BITTIMING=y # CONFIG_CAN_KVASER_PCIEFD is not set CONFIG_CAN_C_CAN=m CONFIG_CAN_C_CAN_PLATFORM=m CONFIG_CAN_C_CAN_PCI=m CONFIG_CAN_CC770=m # CONFIG_CAN_CC770_ISA is not set CONFIG_CAN_CC770_PLATFORM=m # CONFIG_CAN_IFI_CANFD is not set # CONFIG_CAN_M_CAN is not set # CONFIG_CAN_PEAK_PCIEFD is not set CONFIG_CAN_SJA1000=m CONFIG_CAN_EMS_PCI=m # CONFIG_CAN_F81601 is not set CONFIG_CAN_KVASER_PCI=m CONFIG_CAN_PEAK_PCI=m CONFIG_CAN_PEAK_PCIEC=y CONFIG_CAN_PLX_PCI=m # CONFIG_CAN_SJA1000_ISA is not set CONFIG_CAN_SJA1000_PLATFORM=m CONFIG_CAN_SOFTING=m # # CAN SPI interfaces # # CONFIG_CAN_HI311X is not set # CONFIG_CAN_MCP251X is not set # end of CAN SPI interfaces # # CAN USB interfaces # CONFIG_CAN_8DEV_USB=m CONFIG_CAN_EMS_USB=m CONFIG_CAN_ESD_USB2=m # CONFIG_CAN_GS_USB is not set CONFIG_CAN_KVASER_USB=m # CONFIG_CAN_MCBA_USB is not set CONFIG_CAN_PEAK_USB=m # CONFIG_CAN_UCAN is not set # end of CAN USB interfaces # CONFIG_CAN_DEBUG_DEVICES is not set # end of CAN Device Drivers CONFIG_BT=m CONFIG_BT_BREDR=y CONFIG_BT_RFCOMM=m CONFIG_BT_RFCOMM_TTY=y CONFIG_BT_BNEP=m CONFIG_BT_BNEP_MC_FILTER=y CONFIG_BT_BNEP_PROTO_FILTER=y CONFIG_BT_CMTP=m CONFIG_BT_HIDP=m CONFIG_BT_HS=y CONFIG_BT_LE=y # CONFIG_BT_6LOWPAN is not set # CONFIG_BT_LEDS is not set # CONFIG_BT_SELFTEST is not set CONFIG_BT_DEBUGFS=y # # Bluetooth device drivers # CONFIG_BT_INTEL=m CONFIG_BT_BCM=m CONFIG_BT_RTL=m CONFIG_BT_HCIBTUSB=m # CONFIG_BT_HCIBTUSB_AUTOSUSPEND is not set CONFIG_BT_HCIBTUSB_BCM=y # CONFIG_BT_HCIBTUSB_MTK is not set CONFIG_BT_HCIBTUSB_RTL=y CONFIG_BT_HCIBTSDIO=m CONFIG_BT_HCIUART=m CONFIG_BT_HCIUART_H4=y CONFIG_BT_HCIUART_BCSP=y CONFIG_BT_HCIUART_ATH3K=y # CONFIG_BT_HCIUART_INTEL is not set # CONFIG_BT_HCIUART_AG6XX is not set CONFIG_BT_HCIBCM203X=m CONFIG_BT_HCIBPA10X=m CONFIG_BT_HCIBFUSB=m CONFIG_BT_HCIVHCI=m CONFIG_BT_MRVL=m CONFIG_BT_MRVL_SDIO=m CONFIG_BT_ATH3K=m # CONFIG_BT_MTKSDIO is not set # end of Bluetooth device drivers # CONFIG_AF_RXRPC is not set # CONFIG_AF_KCM is not set CONFIG_STREAM_PARSER=y CONFIG_FIB_RULES=y CONFIG_WIRELESS=y CONFIG_WIRELESS_EXT=y CONFIG_WEXT_CORE=y CONFIG_WEXT_PROC=y CONFIG_WEXT_PRIV=y CONFIG_CFG80211=m # CONFIG_NL80211_TESTMODE is not set # CONFIG_CFG80211_DEVELOPER_WARNINGS is not set # CONFIG_CFG80211_CERTIFICATION_ONUS is not set CONFIG_CFG80211_REQUIRE_SIGNED_REGDB=y CONFIG_CFG80211_USE_KERNEL_REGDB_KEYS=y CONFIG_CFG80211_DEFAULT_PS=y # CONFIG_CFG80211_DEBUGFS is not set CONFIG_CFG80211_CRDA_SUPPORT=y CONFIG_CFG80211_WEXT=y CONFIG_LIB80211=m # CONFIG_LIB80211_DEBUG is not set CONFIG_MAC80211=m CONFIG_MAC80211_HAS_RC=y CONFIG_MAC80211_RC_MINSTREL=y CONFIG_MAC80211_RC_DEFAULT_MINSTREL=y CONFIG_MAC80211_RC_DEFAULT="minstrel_ht" CONFIG_MAC80211_MESH=y CONFIG_MAC80211_LEDS=y CONFIG_MAC80211_DEBUGFS=y # CONFIG_MAC80211_MESSAGE_TRACING is not set # CONFIG_MAC80211_DEBUG_MENU is not set CONFIG_MAC80211_STA_HASH_MAX_SIZE=0 # CONFIG_WIMAX is not set CONFIG_RFKILL=m CONFIG_RFKILL_LEDS=y CONFIG_RFKILL_INPUT=y # CONFIG_RFKILL_GPIO is not set CONFIG_NET_9P=y CONFIG_NET_9P_VIRTIO=y # CONFIG_NET_9P_XEN is not set # CONFIG_NET_9P_RDMA is not set # CONFIG_NET_9P_DEBUG is not set # CONFIG_CAIF is not set CONFIG_CEPH_LIB=m # CONFIG_CEPH_LIB_PRETTYDEBUG is not set CONFIG_CEPH_LIB_USE_DNS_RESOLVER=y # CONFIG_NFC is not set CONFIG_PSAMPLE=m # CONFIG_NET_IFE is not set CONFIG_LWTUNNEL=y CONFIG_LWTUNNEL_BPF=y CONFIG_DST_CACHE=y CONFIG_GRO_CELLS=y CONFIG_NET_SOCK_MSG=y CONFIG_NET_DEVLINK=y CONFIG_PAGE_POOL=y CONFIG_FAILOVER=m CONFIG_ETHTOOL_NETLINK=y CONFIG_HAVE_EBPF_JIT=y # # Device Drivers # CONFIG_HAVE_EISA=y # CONFIG_EISA is not set CONFIG_HAVE_PCI=y CONFIG_PCI=y CONFIG_PCI_DOMAINS=y CONFIG_PCIEPORTBUS=y CONFIG_HOTPLUG_PCI_PCIE=y CONFIG_PCIEAER=y CONFIG_PCIEAER_INJECT=m CONFIG_PCIE_ECRC=y CONFIG_PCIEASPM=y CONFIG_PCIEASPM_DEFAULT=y # CONFIG_PCIEASPM_POWERSAVE is not set # CONFIG_PCIEASPM_POWER_SUPERSAVE is not set # CONFIG_PCIEASPM_PERFORMANCE is not set CONFIG_PCIE_PME=y # CONFIG_PCIE_DPC is not set # CONFIG_PCIE_PTM is not set # CONFIG_PCIE_BW is not set CONFIG_PCI_MSI=y CONFIG_PCI_MSI_IRQ_DOMAIN=y CONFIG_PCI_QUIRKS=y # CONFIG_PCI_DEBUG is not set # CONFIG_PCI_REALLOC_ENABLE_AUTO is not set CONFIG_PCI_STUB=y # CONFIG_PCI_PF_STUB is not set # CONFIG_XEN_PCIDEV_FRONTEND is not set CONFIG_PCI_ATS=y CONFIG_PCI_LOCKLESS_CONFIG=y CONFIG_PCI_IOV=y CONFIG_PCI_PRI=y CONFIG_PCI_PASID=y # CONFIG_PCI_P2PDMA is not set CONFIG_PCI_LABEL=y CONFIG_PCI_HYPERV=m CONFIG_HOTPLUG_PCI=y CONFIG_HOTPLUG_PCI_ACPI=y CONFIG_HOTPLUG_PCI_ACPI_IBM=m # CONFIG_HOTPLUG_PCI_CPCI is not set CONFIG_HOTPLUG_PCI_SHPC=y # # PCI controller drivers # CONFIG_VMD=y CONFIG_PCI_HYPERV_INTERFACE=m # # DesignWare PCI Core Support # # CONFIG_PCIE_DW_PLAT_HOST is not set # CONFIG_PCI_MESON is not set # end of DesignWare PCI Core Support # # Cadence PCIe controllers support # # end of Cadence PCIe controllers support # end of PCI controller drivers # # PCI Endpoint # # CONFIG_PCI_ENDPOINT is not set # end of PCI Endpoint # # PCI switch controller drivers # # CONFIG_PCI_SW_SWITCHTEC is not set # end of PCI switch controller drivers CONFIG_PCCARD=y # CONFIG_PCMCIA is not set CONFIG_CARDBUS=y # # PC-card bridges # CONFIG_YENTA=m CONFIG_YENTA_O2=y CONFIG_YENTA_RICOH=y CONFIG_YENTA_TI=y CONFIG_YENTA_ENE_TUNE=y CONFIG_YENTA_TOSHIBA=y # CONFIG_RAPIDIO is not set # # Generic Driver Options # CONFIG_UEVENT_HELPER=y CONFIG_UEVENT_HELPER_PATH="" CONFIG_DEVTMPFS=y CONFIG_DEVTMPFS_MOUNT=y CONFIG_STANDALONE=y CONFIG_PREVENT_FIRMWARE_BUILD=y # # Firmware loader # CONFIG_FW_LOADER=y CONFIG_FW_LOADER_PAGED_BUF=y CONFIG_EXTRA_FIRMWARE="" CONFIG_FW_LOADER_USER_HELPER=y # CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set # CONFIG_FW_LOADER_COMPRESS is not set CONFIG_FW_CACHE=y # end of Firmware loader CONFIG_WANT_DEV_COREDUMP=y CONFIG_ALLOW_DEV_COREDUMP=y CONFIG_DEV_COREDUMP=y # CONFIG_DEBUG_DRIVER is not set # CONFIG_DEBUG_DEVRES is not set # CONFIG_DEBUG_TEST_DRIVER_REMOVE is not set # CONFIG_TEST_ASYNC_DRIVER_PROBE is not set CONFIG_SYS_HYPERVISOR=y CONFIG_GENERIC_CPU_AUTOPROBE=y CONFIG_GENERIC_CPU_VULNERABILITIES=y CONFIG_REGMAP=y CONFIG_REGMAP_I2C=m CONFIG_REGMAP_SPI=m CONFIG_REGMAP_IRQ=y CONFIG_DMA_SHARED_BUFFER=y # CONFIG_DMA_FENCE_TRACE is not set # end of Generic Driver Options # # Bus devices # # end of Bus devices CONFIG_CONNECTOR=y CONFIG_PROC_EVENTS=y # CONFIG_GNSS is not set CONFIG_MTD=m # CONFIG_MTD_TESTS is not set # # Partition parsers # # CONFIG_MTD_AR7_PARTS is not set # CONFIG_MTD_CMDLINE_PARTS is not set # CONFIG_MTD_REDBOOT_PARTS is not set # end of Partition parsers # # User Modules And Translation Layers # CONFIG_MTD_BLKDEVS=m CONFIG_MTD_BLOCK=m # CONFIG_MTD_BLOCK_RO is not set # CONFIG_FTL is not set # CONFIG_NFTL is not set # CONFIG_INFTL is not set # CONFIG_RFD_FTL is not set # CONFIG_SSFDC is not set # CONFIG_SM_FTL is not set # CONFIG_MTD_OOPS is not set # CONFIG_MTD_SWAP is not set # CONFIG_MTD_PARTITIONED_MASTER is not set # # RAM/ROM/Flash chip drivers # # CONFIG_MTD_CFI is not set # CONFIG_MTD_JEDECPROBE is not set CONFIG_MTD_MAP_BANK_WIDTH_1=y CONFIG_MTD_MAP_BANK_WIDTH_2=y CONFIG_MTD_MAP_BANK_WIDTH_4=y CONFIG_MTD_CFI_I1=y CONFIG_MTD_CFI_I2=y # CONFIG_MTD_RAM is not set # CONFIG_MTD_ROM is not set # CONFIG_MTD_ABSENT is not set # end of RAM/ROM/Flash chip drivers # # Mapping drivers for chip access # # CONFIG_MTD_COMPLEX_MAPPINGS is not set # CONFIG_MTD_INTEL_VR_NOR is not set # CONFIG_MTD_PLATRAM is not set # end of Mapping drivers for chip access # # Self-contained MTD device drivers # # CONFIG_MTD_PMC551 is not set # CONFIG_MTD_DATAFLASH is not set # CONFIG_MTD_MCHP23K256 is not set # CONFIG_MTD_SST25L is not set # CONFIG_MTD_SLRAM is not set # CONFIG_MTD_PHRAM is not set # CONFIG_MTD_MTDRAM is not set # CONFIG_MTD_BLOCK2MTD is not set # # Disk-On-Chip Device Drivers # # CONFIG_MTD_DOCG3 is not set # end of Self-contained MTD device drivers # CONFIG_MTD_ONENAND is not set # CONFIG_MTD_RAW_NAND is not set # CONFIG_MTD_SPI_NAND is not set # # LPDDR & LPDDR2 PCM memory drivers # # CONFIG_MTD_LPDDR is not set # end of LPDDR & LPDDR2 PCM memory drivers # CONFIG_MTD_SPI_NOR is not set CONFIG_MTD_UBI=m CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_BEB_LIMIT=20 # CONFIG_MTD_UBI_FASTMAP is not set # CONFIG_MTD_UBI_GLUEBI is not set # CONFIG_MTD_UBI_BLOCK is not set # CONFIG_MTD_HYPERBUS is not set # CONFIG_OF is not set CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y CONFIG_PARPORT=m CONFIG_PARPORT_PC=m CONFIG_PARPORT_SERIAL=m # CONFIG_PARPORT_PC_FIFO is not set # CONFIG_PARPORT_PC_SUPERIO is not set # CONFIG_PARPORT_AX88796 is not set CONFIG_PARPORT_1284=y CONFIG_PARPORT_NOT_PC=y CONFIG_PNP=y # CONFIG_PNP_DEBUG_MESSAGES is not set # # Protocols # CONFIG_PNPACPI=y CONFIG_BLK_DEV=y CONFIG_BLK_DEV_NULL_BLK=m CONFIG_BLK_DEV_NULL_BLK_FAULT_INJECTION=y CONFIG_BLK_DEV_FD=m CONFIG_CDROM=m # CONFIG_PARIDE is not set CONFIG_BLK_DEV_PCIESSD_MTIP32XX=m # CONFIG_ZRAM is not set # CONFIG_BLK_DEV_UMEM is not set CONFIG_BLK_DEV_LOOP=m CONFIG_BLK_DEV_LOOP_MIN_COUNT=0 # CONFIG_BLK_DEV_CRYPTOLOOP is not set # CONFIG_BLK_DEV_DRBD is not set CONFIG_BLK_DEV_NBD=m # CONFIG_BLK_DEV_SKD is not set CONFIG_BLK_DEV_SX8=m CONFIG_BLK_DEV_RAM=m CONFIG_BLK_DEV_RAM_COUNT=16 CONFIG_BLK_DEV_RAM_SIZE=16384 CONFIG_CDROM_PKTCDVD=m CONFIG_CDROM_PKTCDVD_BUFFERS=8 # CONFIG_CDROM_PKTCDVD_WCACHE is not set CONFIG_ATA_OVER_ETH=m CONFIG_XEN_BLKDEV_FRONTEND=m CONFIG_VIRTIO_BLK=y CONFIG_BLK_DEV_RBD=m # CONFIG_BLK_DEV_RSXX is not set # # NVME Support # CONFIG_NVME_CORE=m CONFIG_BLK_DEV_NVME=m CONFIG_NVME_MULTIPATH=y # CONFIG_NVME_HWMON is not set CONFIG_NVME_FABRICS=m # CONFIG_NVME_RDMA is not set CONFIG_NVME_FC=m # CONFIG_NVME_TCP is not set CONFIG_NVME_TARGET=m CONFIG_NVME_TARGET_LOOP=m # CONFIG_NVME_TARGET_RDMA is not set CONFIG_NVME_TARGET_FC=m CONFIG_NVME_TARGET_FCLOOP=m # CONFIG_NVME_TARGET_TCP is not set # end of NVME Support # # Misc devices # CONFIG_SENSORS_LIS3LV02D=m # CONFIG_AD525X_DPOT is not set # CONFIG_DUMMY_IRQ is not set # CONFIG_IBM_ASM is not set # CONFIG_PHANTOM is not set CONFIG_TIFM_CORE=m CONFIG_TIFM_7XX1=m # CONFIG_ICS932S401 is not set CONFIG_ENCLOSURE_SERVICES=m CONFIG_SGI_XP=m CONFIG_HP_ILO=m CONFIG_SGI_GRU=m # CONFIG_SGI_GRU_DEBUG is not set CONFIG_APDS9802ALS=m CONFIG_ISL29003=m CONFIG_ISL29020=m CONFIG_SENSORS_TSL2550=m CONFIG_SENSORS_BH1770=m CONFIG_SENSORS_APDS990X=m # CONFIG_HMC6352 is not set # CONFIG_DS1682 is not set CONFIG_VMWARE_BALLOON=m # CONFIG_LATTICE_ECP3_CONFIG is not set # CONFIG_SRAM is not set # CONFIG_PCI_ENDPOINT_TEST is not set # CONFIG_XILINX_SDFEC is not set CONFIG_PVPANIC=y # CONFIG_C2PORT is not set # # EEPROM support # CONFIG_EEPROM_AT24=m # CONFIG_EEPROM_AT25 is not set CONFIG_EEPROM_LEGACY=m CONFIG_EEPROM_MAX6875=m CONFIG_EEPROM_93CX6=m # CONFIG_EEPROM_93XX46 is not set # CONFIG_EEPROM_IDT_89HPESX is not set # CONFIG_EEPROM_EE1004 is not set # end of EEPROM support CONFIG_CB710_CORE=m # CONFIG_CB710_DEBUG is not set CONFIG_CB710_DEBUG_ASSUMPTIONS=y # # Texas Instruments shared transport line discipline # # CONFIG_TI_ST is not set # end of Texas Instruments shared transport line discipline CONFIG_SENSORS_LIS3_I2C=m CONFIG_ALTERA_STAPL=m CONFIG_INTEL_MEI=m CONFIG_INTEL_MEI_ME=m # CONFIG_INTEL_MEI_TXE is not set # CONFIG_INTEL_MEI_HDCP is not set CONFIG_VMWARE_VMCI=m # # Intel MIC & related support # # CONFIG_INTEL_MIC_BUS is not set # CONFIG_SCIF_BUS is not set # CONFIG_VOP_BUS is not set # end of Intel MIC & related support # CONFIG_GENWQE is not set # CONFIG_ECHO is not set # CONFIG_MISC_ALCOR_PCI is not set # CONFIG_MISC_RTSX_PCI is not set # CONFIG_MISC_RTSX_USB is not set # CONFIG_HABANA_AI is not set # end of Misc devices CONFIG_HAVE_IDE=y # CONFIG_IDE is not set # # SCSI device support # CONFIG_SCSI_MOD=y CONFIG_RAID_ATTRS=m CONFIG_SCSI=y CONFIG_SCSI_DMA=y CONFIG_SCSI_NETLINK=y CONFIG_SCSI_PROC_FS=y # # SCSI support type (disk, tape, CD-ROM) # CONFIG_BLK_DEV_SD=m CONFIG_CHR_DEV_ST=m CONFIG_BLK_DEV_SR=m CONFIG_BLK_DEV_SR_VENDOR=y CONFIG_CHR_DEV_SG=m CONFIG_CHR_DEV_SCH=m CONFIG_SCSI_ENCLOSURE=m CONFIG_SCSI_CONSTANTS=y CONFIG_SCSI_LOGGING=y CONFIG_SCSI_SCAN_ASYNC=y # # SCSI Transports # CONFIG_SCSI_SPI_ATTRS=m CONFIG_SCSI_FC_ATTRS=m CONFIG_SCSI_ISCSI_ATTRS=m CONFIG_SCSI_SAS_ATTRS=m CONFIG_SCSI_SAS_LIBSAS=m CONFIG_SCSI_SAS_ATA=y CONFIG_SCSI_SAS_HOST_SMP=y CONFIG_SCSI_SRP_ATTRS=m # end of SCSI Transports CONFIG_SCSI_LOWLEVEL=y CONFIG_ISCSI_TCP=m CONFIG_ISCSI_BOOT_SYSFS=m CONFIG_SCSI_CXGB3_ISCSI=m CONFIG_SCSI_CXGB4_ISCSI=m CONFIG_SCSI_BNX2_ISCSI=m CONFIG_SCSI_BNX2X_FCOE=m CONFIG_BE2ISCSI=m # CONFIG_BLK_DEV_3W_XXXX_RAID is not set CONFIG_SCSI_HPSA=m CONFIG_SCSI_3W_9XXX=m CONFIG_SCSI_3W_SAS=m # CONFIG_SCSI_ACARD is not set CONFIG_SCSI_AACRAID=m # CONFIG_SCSI_AIC7XXX is not set CONFIG_SCSI_AIC79XX=m CONFIG_AIC79XX_CMDS_PER_DEVICE=4 CONFIG_AIC79XX_RESET_DELAY_MS=15000 # CONFIG_AIC79XX_DEBUG_ENABLE is not set CONFIG_AIC79XX_DEBUG_MASK=0 # CONFIG_AIC79XX_REG_PRETTY_PRINT is not set # CONFIG_SCSI_AIC94XX is not set CONFIG_SCSI_MVSAS=m # CONFIG_SCSI_MVSAS_DEBUG is not set CONFIG_SCSI_MVSAS_TASKLET=y CONFIG_SCSI_MVUMI=m # CONFIG_SCSI_DPT_I2O is not set # CONFIG_SCSI_ADVANSYS is not set CONFIG_SCSI_ARCMSR=m # CONFIG_SCSI_ESAS2R is not set # CONFIG_MEGARAID_NEWGEN is not set # CONFIG_MEGARAID_LEGACY is not set CONFIG_MEGARAID_SAS=m CONFIG_SCSI_MPT3SAS=m CONFIG_SCSI_MPT2SAS_MAX_SGE=128 CONFIG_SCSI_MPT3SAS_MAX_SGE=128 CONFIG_SCSI_MPT2SAS=m # CONFIG_SCSI_SMARTPQI is not set CONFIG_SCSI_UFSHCD=m CONFIG_SCSI_UFSHCD_PCI=m # CONFIG_SCSI_UFS_DWC_TC_PCI is not set # CONFIG_SCSI_UFSHCD_PLATFORM is not set # CONFIG_SCSI_UFS_BSG is not set CONFIG_SCSI_HPTIOP=m # CONFIG_SCSI_BUSLOGIC is not set # CONFIG_SCSI_MYRB is not set # CONFIG_SCSI_MYRS is not set CONFIG_VMWARE_PVSCSI=m # CONFIG_XEN_SCSI_FRONTEND is not set CONFIG_HYPERV_STORAGE=m CONFIG_LIBFC=m CONFIG_LIBFCOE=m CONFIG_FCOE=m CONFIG_FCOE_FNIC=m # CONFIG_SCSI_SNIC is not set # CONFIG_SCSI_DMX3191D is not set # CONFIG_SCSI_FDOMAIN_PCI is not set # CONFIG_SCSI_GDTH is not set CONFIG_SCSI_ISCI=m # CONFIG_SCSI_IPS is not set CONFIG_SCSI_INITIO=m # CONFIG_SCSI_INIA100 is not set # CONFIG_SCSI_PPA is not set # CONFIG_SCSI_IMM is not set CONFIG_SCSI_STEX=m # CONFIG_SCSI_SYM53C8XX_2 is not set # CONFIG_SCSI_IPR is not set # CONFIG_SCSI_QLOGIC_1280 is not set CONFIG_SCSI_QLA_FC=m CONFIG_TCM_QLA2XXX=m # CONFIG_TCM_QLA2XXX_DEBUG is not set CONFIG_SCSI_QLA_ISCSI=m # CONFIG_QEDI is not set # CONFIG_QEDF is not set # CONFIG_SCSI_LPFC is not set # CONFIG_SCSI_DC395x is not set # CONFIG_SCSI_AM53C974 is not set # CONFIG_SCSI_WD719X is not set CONFIG_SCSI_DEBUG=m CONFIG_SCSI_PMCRAID=m CONFIG_SCSI_PM8001=m # CONFIG_SCSI_BFA_FC is not set CONFIG_SCSI_VIRTIO=m # CONFIG_SCSI_CHELSIO_FCOE is not set CONFIG_SCSI_DH=y CONFIG_SCSI_DH_RDAC=y CONFIG_SCSI_DH_HP_SW=y CONFIG_SCSI_DH_EMC=y CONFIG_SCSI_DH_ALUA=y # end of SCSI device support CONFIG_ATA=m CONFIG_SATA_HOST=y CONFIG_PATA_TIMINGS=y CONFIG_ATA_VERBOSE_ERROR=y CONFIG_ATA_FORCE=y CONFIG_ATA_ACPI=y # CONFIG_SATA_ZPODD is not set CONFIG_SATA_PMP=y # # Controllers with non-SFF native interface # CONFIG_SATA_AHCI=m CONFIG_SATA_MOBILE_LPM_POLICY=0 CONFIG_SATA_AHCI_PLATFORM=m # CONFIG_SATA_INIC162X is not set CONFIG_SATA_ACARD_AHCI=m CONFIG_SATA_SIL24=m CONFIG_ATA_SFF=y # # SFF controllers with custom DMA interface # CONFIG_PDC_ADMA=m CONFIG_SATA_QSTOR=m CONFIG_SATA_SX4=m CONFIG_ATA_BMDMA=y # # SATA SFF controllers with BMDMA # CONFIG_ATA_PIIX=m # CONFIG_SATA_DWC is not set CONFIG_SATA_MV=m CONFIG_SATA_NV=m CONFIG_SATA_PROMISE=m CONFIG_SATA_SIL=m CONFIG_SATA_SIS=m CONFIG_SATA_SVW=m CONFIG_SATA_ULI=m CONFIG_SATA_VIA=m CONFIG_SATA_VITESSE=m # # PATA SFF controllers with BMDMA # CONFIG_PATA_ALI=m CONFIG_PATA_AMD=m CONFIG_PATA_ARTOP=m CONFIG_PATA_ATIIXP=m CONFIG_PATA_ATP867X=m CONFIG_PATA_CMD64X=m # CONFIG_PATA_CYPRESS is not set # CONFIG_PATA_EFAR is not set CONFIG_PATA_HPT366=m CONFIG_PATA_HPT37X=m CONFIG_PATA_HPT3X2N=m CONFIG_PATA_HPT3X3=m # CONFIG_PATA_HPT3X3_DMA is not set CONFIG_PATA_IT8213=m CONFIG_PATA_IT821X=m CONFIG_PATA_JMICRON=m CONFIG_PATA_MARVELL=m CONFIG_PATA_NETCELL=m CONFIG_PATA_NINJA32=m # CONFIG_PATA_NS87415 is not set CONFIG_PATA_OLDPIIX=m # CONFIG_PATA_OPTIDMA is not set CONFIG_PATA_PDC2027X=m CONFIG_PATA_PDC_OLD=m # CONFIG_PATA_RADISYS is not set CONFIG_PATA_RDC=m CONFIG_PATA_SCH=m CONFIG_PATA_SERVERWORKS=m CONFIG_PATA_SIL680=m CONFIG_PATA_SIS=m CONFIG_PATA_TOSHIBA=m # CONFIG_PATA_TRIFLEX is not set CONFIG_PATA_VIA=m # CONFIG_PATA_WINBOND is not set # # PIO-only SFF controllers # # CONFIG_PATA_CMD640_PCI is not set # CONFIG_PATA_MPIIX is not set # CONFIG_PATA_NS87410 is not set # CONFIG_PATA_OPTI is not set # CONFIG_PATA_PLATFORM is not set # CONFIG_PATA_RZ1000 is not set # # Generic fallback / legacy drivers # CONFIG_PATA_ACPI=m CONFIG_ATA_GENERIC=m # CONFIG_PATA_LEGACY is not set CONFIG_MD=y CONFIG_BLK_DEV_MD=y CONFIG_MD_AUTODETECT=y CONFIG_MD_LINEAR=m CONFIG_MD_RAID0=m CONFIG_MD_RAID1=m CONFIG_MD_RAID10=m CONFIG_MD_RAID456=m CONFIG_MD_MULTIPATH=m CONFIG_MD_FAULTY=m # CONFIG_MD_CLUSTER is not set # CONFIG_BCACHE is not set CONFIG_BLK_DEV_DM_BUILTIN=y CONFIG_BLK_DEV_DM=m CONFIG_DM_DEBUG=y CONFIG_DM_BUFIO=m # CONFIG_DM_DEBUG_BLOCK_MANAGER_LOCKING is not set CONFIG_DM_BIO_PRISON=m CONFIG_DM_PERSISTENT_DATA=m # CONFIG_DM_UNSTRIPED is not set CONFIG_DM_CRYPT=m CONFIG_DM_SNAPSHOT=m CONFIG_DM_THIN_PROVISIONING=m CONFIG_DM_CACHE=m CONFIG_DM_CACHE_SMQ=m # CONFIG_DM_WRITECACHE is not set CONFIG_DM_ERA=m # CONFIG_DM_CLONE is not set CONFIG_DM_MIRROR=m CONFIG_DM_LOG_USERSPACE=m CONFIG_DM_RAID=m CONFIG_DM_ZERO=m CONFIG_DM_MULTIPATH=m CONFIG_DM_MULTIPATH_QL=m CONFIG_DM_MULTIPATH_ST=m CONFIG_DM_DELAY=m # CONFIG_DM_DUST is not set CONFIG_DM_UEVENT=y CONFIG_DM_FLAKEY=m CONFIG_DM_VERITY=m # CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG is not set # CONFIG_DM_VERITY_FEC is not set CONFIG_DM_SWITCH=m CONFIG_DM_LOG_WRITES=m # CONFIG_DM_INTEGRITY is not set # CONFIG_DM_ZONED is not set CONFIG_TARGET_CORE=m CONFIG_TCM_IBLOCK=m CONFIG_TCM_FILEIO=m CONFIG_TCM_PSCSI=m CONFIG_TCM_USER2=m CONFIG_LOOPBACK_TARGET=m CONFIG_TCM_FC=m CONFIG_ISCSI_TARGET=m CONFIG_ISCSI_TARGET_CXGB4=m # CONFIG_SBP_TARGET is not set CONFIG_FUSION=y CONFIG_FUSION_SPI=m # CONFIG_FUSION_FC is not set CONFIG_FUSION_SAS=m CONFIG_FUSION_MAX_SGE=128 CONFIG_FUSION_CTL=m CONFIG_FUSION_LOGGING=y # # IEEE 1394 (FireWire) support # CONFIG_FIREWIRE=m CONFIG_FIREWIRE_OHCI=m CONFIG_FIREWIRE_SBP2=m CONFIG_FIREWIRE_NET=m # CONFIG_FIREWIRE_NOSY is not set # end of IEEE 1394 (FireWire) support CONFIG_MACINTOSH_DRIVERS=y CONFIG_MAC_EMUMOUSEBTN=y CONFIG_NETDEVICES=y CONFIG_MII=y CONFIG_NET_CORE=y CONFIG_BONDING=m CONFIG_DUMMY=m # CONFIG_WIREGUARD is not set # CONFIG_EQUALIZER is not set CONFIG_NET_FC=y CONFIG_IFB=m CONFIG_NET_TEAM=m CONFIG_NET_TEAM_MODE_BROADCAST=m CONFIG_NET_TEAM_MODE_ROUNDROBIN=m CONFIG_NET_TEAM_MODE_RANDOM=m CONFIG_NET_TEAM_MODE_ACTIVEBACKUP=m CONFIG_NET_TEAM_MODE_LOADBALANCE=m CONFIG_MACVLAN=m CONFIG_MACVTAP=m # CONFIG_IPVLAN is not set CONFIG_VXLAN=m CONFIG_GENEVE=m # CONFIG_BAREUDP is not set # CONFIG_GTP is not set CONFIG_MACSEC=y CONFIG_NETCONSOLE=m CONFIG_NETCONSOLE_DYNAMIC=y CONFIG_NETPOLL=y CONFIG_NET_POLL_CONTROLLER=y CONFIG_NTB_NETDEV=m CONFIG_TUN=m CONFIG_TAP=m # CONFIG_TUN_VNET_CROSS_LE is not set CONFIG_VETH=m CONFIG_VIRTIO_NET=m CONFIG_NLMON=m CONFIG_NET_VRF=y CONFIG_VSOCKMON=m # CONFIG_ARCNET is not set # CONFIG_ATM_DRIVERS is not set # # Distributed Switch Architecture drivers # # end of Distributed Switch Architecture drivers CONFIG_ETHERNET=y CONFIG_MDIO=y # CONFIG_NET_VENDOR_3COM is not set # CONFIG_NET_VENDOR_ADAPTEC is not set CONFIG_NET_VENDOR_AGERE=y # CONFIG_ET131X is not set CONFIG_NET_VENDOR_ALACRITECH=y # CONFIG_SLICOSS is not set # CONFIG_NET_VENDOR_ALTEON is not set # CONFIG_ALTERA_TSE is not set CONFIG_NET_VENDOR_AMAZON=y CONFIG_ENA_ETHERNET=m CONFIG_NET_VENDOR_AMD=y CONFIG_AMD8111_ETH=m CONFIG_PCNET32=m CONFIG_AMD_XGBE=m # CONFIG_AMD_XGBE_DCB is not set CONFIG_AMD_XGBE_HAVE_ECC=y CONFIG_NET_VENDOR_AQUANTIA=y CONFIG_AQTION=m CONFIG_NET_VENDOR_ARC=y CONFIG_NET_VENDOR_ATHEROS=y CONFIG_ATL2=m CONFIG_ATL1=m CONFIG_ATL1E=m CONFIG_ATL1C=m CONFIG_ALX=m CONFIG_NET_VENDOR_AURORA=y # CONFIG_AURORA_NB8800 is not set CONFIG_NET_VENDOR_BROADCOM=y CONFIG_B44=m CONFIG_B44_PCI_AUTOSELECT=y CONFIG_B44_PCICORE_AUTOSELECT=y CONFIG_B44_PCI=y # CONFIG_BCMGENET is not set CONFIG_BNX2=m CONFIG_CNIC=m CONFIG_TIGON3=y CONFIG_TIGON3_HWMON=y CONFIG_BNX2X=m CONFIG_BNX2X_SRIOV=y # CONFIG_SYSTEMPORT is not set CONFIG_BNXT=m CONFIG_BNXT_SRIOV=y CONFIG_BNXT_FLOWER_OFFLOAD=y CONFIG_BNXT_DCB=y CONFIG_BNXT_HWMON=y CONFIG_NET_VENDOR_BROCADE=y CONFIG_BNA=m CONFIG_NET_VENDOR_CADENCE=y CONFIG_MACB=m CONFIG_MACB_USE_HWSTAMP=y # CONFIG_MACB_PCI is not set CONFIG_NET_VENDOR_CAVIUM=y # CONFIG_THUNDER_NIC_PF is not set # CONFIG_THUNDER_NIC_VF is not set # CONFIG_THUNDER_NIC_BGX is not set # CONFIG_THUNDER_NIC_RGX is not set CONFIG_CAVIUM_PTP=y CONFIG_LIQUIDIO=m CONFIG_LIQUIDIO_VF=m CONFIG_NET_VENDOR_CHELSIO=y # CONFIG_CHELSIO_T1 is not set CONFIG_CHELSIO_T3=m CONFIG_CHELSIO_T4=m # CONFIG_CHELSIO_T4_DCB is not set CONFIG_CHELSIO_T4VF=m CONFIG_CHELSIO_LIB=m CONFIG_NET_VENDOR_CISCO=y CONFIG_ENIC=m CONFIG_NET_VENDOR_CORTINA=y # CONFIG_CX_ECAT is not set CONFIG_DNET=m CONFIG_NET_VENDOR_DEC=y CONFIG_NET_TULIP=y CONFIG_DE2104X=m CONFIG_DE2104X_DSL=0 CONFIG_TULIP=y # CONFIG_TULIP_MWI is not set CONFIG_TULIP_MMIO=y # CONFIG_TULIP_NAPI is not set CONFIG_DE4X5=m CONFIG_WINBOND_840=m CONFIG_DM9102=m CONFIG_ULI526X=m CONFIG_PCMCIA_XIRCOM=m # CONFIG_NET_VENDOR_DLINK is not set CONFIG_NET_VENDOR_EMULEX=y CONFIG_BE2NET=m CONFIG_BE2NET_HWMON=y CONFIG_BE2NET_BE2=y CONFIG_BE2NET_BE3=y CONFIG_BE2NET_LANCER=y CONFIG_BE2NET_SKYHAWK=y CONFIG_NET_VENDOR_EZCHIP=y CONFIG_NET_VENDOR_GOOGLE=y # CONFIG_GVE is not set CONFIG_NET_VENDOR_HUAWEI=y # CONFIG_HINIC is not set # CONFIG_NET_VENDOR_I825XX is not set CONFIG_NET_VENDOR_INTEL=y # CONFIG_E100 is not set CONFIG_E1000=y CONFIG_E1000E=y CONFIG_E1000E_HWTS=y CONFIG_IGB=y CONFIG_IGB_HWMON=y CONFIG_IGBVF=m # CONFIG_IXGB is not set CONFIG_IXGBE=y CONFIG_IXGBE_HWMON=y CONFIG_IXGBE_DCB=y CONFIG_IXGBEVF=m CONFIG_I40E=y CONFIG_I40E_DCB=y CONFIG_IAVF=m CONFIG_I40EVF=m # CONFIG_ICE is not set CONFIG_FM10K=m # CONFIG_IGC is not set CONFIG_JME=m CONFIG_NET_VENDOR_MARVELL=y CONFIG_MVMDIO=m CONFIG_SKGE=y # CONFIG_SKGE_DEBUG is not set CONFIG_SKGE_GENESIS=y CONFIG_SKY2=m # CONFIG_SKY2_DEBUG is not set CONFIG_NET_VENDOR_MELLANOX=y CONFIG_MLX4_EN=m CONFIG_MLX4_EN_DCB=y CONFIG_MLX4_CORE=m CONFIG_MLX4_DEBUG=y CONFIG_MLX4_CORE_GEN2=y # CONFIG_MLX5_CORE is not set # CONFIG_MLXSW_CORE is not set # CONFIG_MLXFW is not set # CONFIG_NET_VENDOR_MICREL is not set # CONFIG_NET_VENDOR_MICROCHIP is not set CONFIG_NET_VENDOR_MICROSEMI=y # CONFIG_MSCC_OCELOT_SWITCH is not set CONFIG_NET_VENDOR_MYRI=y CONFIG_MYRI10GE=m CONFIG_MYRI10GE_DCA=y # CONFIG_FEALNX is not set # CONFIG_NET_VENDOR_NATSEMI is not set CONFIG_NET_VENDOR_NETERION=y # CONFIG_S2IO is not set # CONFIG_VXGE is not set CONFIG_NET_VENDOR_NETRONOME=y CONFIG_NFP=m CONFIG_NFP_APP_FLOWER=y CONFIG_NFP_APP_ABM_NIC=y # CONFIG_NFP_DEBUG is not set CONFIG_NET_VENDOR_NI=y # CONFIG_NI_XGE_MANAGEMENT_ENET is not set # CONFIG_NET_VENDOR_NVIDIA is not set CONFIG_NET_VENDOR_OKI=y CONFIG_ETHOC=m CONFIG_NET_VENDOR_PACKET_ENGINES=y # CONFIG_HAMACHI is not set CONFIG_YELLOWFIN=m CONFIG_NET_VENDOR_PENSANDO=y # CONFIG_IONIC is not set CONFIG_NET_VENDOR_QLOGIC=y CONFIG_QLA3XXX=m CONFIG_QLCNIC=m CONFIG_QLCNIC_SRIOV=y CONFIG_QLCNIC_DCB=y CONFIG_QLCNIC_HWMON=y CONFIG_NETXEN_NIC=m CONFIG_QED=m CONFIG_QED_SRIOV=y CONFIG_QEDE=m CONFIG_NET_VENDOR_QUALCOMM=y # CONFIG_QCOM_EMAC is not set # CONFIG_RMNET is not set # CONFIG_NET_VENDOR_RDC is not set CONFIG_NET_VENDOR_REALTEK=y # CONFIG_ATP is not set CONFIG_8139CP=y CONFIG_8139TOO=y # CONFIG_8139TOO_PIO is not set # CONFIG_8139TOO_TUNE_TWISTER is not set CONFIG_8139TOO_8129=y # CONFIG_8139_OLD_RX_RESET is not set CONFIG_R8169=y CONFIG_NET_VENDOR_RENESAS=y CONFIG_NET_VENDOR_ROCKER=y CONFIG_ROCKER=m CONFIG_NET_VENDOR_SAMSUNG=y # CONFIG_SXGBE_ETH is not set # CONFIG_NET_VENDOR_SEEQ is not set CONFIG_NET_VENDOR_SOLARFLARE=y CONFIG_SFC=m CONFIG_SFC_MTD=y CONFIG_SFC_MCDI_MON=y CONFIG_SFC_SRIOV=y CONFIG_SFC_MCDI_LOGGING=y CONFIG_SFC_FALCON=m CONFIG_SFC_FALCON_MTD=y # CONFIG_NET_VENDOR_SILAN is not set # CONFIG_NET_VENDOR_SIS is not set CONFIG_NET_VENDOR_SMSC=y CONFIG_EPIC100=m # CONFIG_SMSC911X is not set CONFIG_SMSC9420=m CONFIG_NET_VENDOR_SOCIONEXT=y # CONFIG_NET_VENDOR_STMICRO is not set # CONFIG_NET_VENDOR_SUN is not set CONFIG_NET_VENDOR_SYNOPSYS=y # CONFIG_DWC_XLGMAC is not set # CONFIG_NET_VENDOR_TEHUTI is not set CONFIG_NET_VENDOR_TI=y # CONFIG_TI_CPSW_PHY_SEL is not set CONFIG_TLAN=m # CONFIG_NET_VENDOR_VIA is not set # CONFIG_NET_VENDOR_WIZNET is not set CONFIG_NET_VENDOR_XILINX=y # CONFIG_XILINX_AXI_EMAC is not set # CONFIG_XILINX_LL_TEMAC is not set # CONFIG_FDDI is not set # CONFIG_HIPPI is not set # CONFIG_NET_SB1000 is not set CONFIG_MDIO_DEVICE=y CONFIG_MDIO_BUS=y # CONFIG_MDIO_BCM_UNIMAC is not set CONFIG_MDIO_BITBANG=m # CONFIG_MDIO_GPIO is not set # CONFIG_MDIO_MSCC_MIIM is not set # CONFIG_MDIO_MVUSB is not set # CONFIG_MDIO_THUNDER is not set # CONFIG_MDIO_XPCS is not set CONFIG_PHYLINK=m CONFIG_PHYLIB=y CONFIG_SWPHY=y # CONFIG_LED_TRIGGER_PHY is not set # # MII PHY device drivers # # CONFIG_SFP is not set # CONFIG_ADIN_PHY is not set CONFIG_AMD_PHY=m # CONFIG_AQUANTIA_PHY is not set # CONFIG_AX88796B_PHY is not set # CONFIG_BCM7XXX_PHY is not set CONFIG_BCM87XX_PHY=m CONFIG_BCM_NET_PHYLIB=m CONFIG_BROADCOM_PHY=m # CONFIG_BCM84881_PHY is not set CONFIG_CICADA_PHY=m # CONFIG_CORTINA_PHY is not set CONFIG_DAVICOM_PHY=m # CONFIG_DP83822_PHY is not set # CONFIG_DP83TC811_PHY is not set # CONFIG_DP83848_PHY is not set # CONFIG_DP83867_PHY is not set # CONFIG_DP83869_PHY is not set CONFIG_FIXED_PHY=y CONFIG_ICPLUS_PHY=m # CONFIG_INTEL_XWAY_PHY is not set CONFIG_LSI_ET1011C_PHY=m CONFIG_LXT_PHY=m CONFIG_MARVELL_PHY=m # CONFIG_MARVELL_10G_PHY is not set CONFIG_MICREL_PHY=m # CONFIG_MICROCHIP_PHY is not set # CONFIG_MICROCHIP_T1_PHY is not set # CONFIG_MICROSEMI_PHY is not set CONFIG_NATIONAL_PHY=m # CONFIG_NXP_TJA11XX_PHY is not set CONFIG_QSEMI_PHY=m CONFIG_REALTEK_PHY=y # CONFIG_RENESAS_PHY is not set # CONFIG_ROCKCHIP_PHY is not set CONFIG_SMSC_PHY=m CONFIG_STE10XP=m # CONFIG_TERANETICS_PHY is not set CONFIG_VITESSE_PHY=m # CONFIG_XILINX_GMII2RGMII is not set # CONFIG_MICREL_KS8995MA is not set # CONFIG_PLIP is not set CONFIG_PPP=m CONFIG_PPP_BSDCOMP=m CONFIG_PPP_DEFLATE=m CONFIG_PPP_FILTER=y CONFIG_PPP_MPPE=m CONFIG_PPP_MULTILINK=y CONFIG_PPPOATM=m CONFIG_PPPOE=m CONFIG_PPTP=m CONFIG_PPPOL2TP=m CONFIG_PPP_ASYNC=m CONFIG_PPP_SYNC_TTY=m CONFIG_SLIP=m CONFIG_SLHC=m CONFIG_SLIP_COMPRESSED=y CONFIG_SLIP_SMART=y # CONFIG_SLIP_MODE_SLIP6 is not set CONFIG_USB_NET_DRIVERS=y CONFIG_USB_CATC=y CONFIG_USB_KAWETH=y CONFIG_USB_PEGASUS=y CONFIG_USB_RTL8150=y CONFIG_USB_RTL8152=m # CONFIG_USB_LAN78XX is not set CONFIG_USB_USBNET=y CONFIG_USB_NET_AX8817X=y CONFIG_USB_NET_AX88179_178A=m CONFIG_USB_NET_CDCETHER=y CONFIG_USB_NET_CDC_EEM=y CONFIG_USB_NET_CDC_NCM=m CONFIG_USB_NET_HUAWEI_CDC_NCM=m CONFIG_USB_NET_CDC_MBIM=m CONFIG_USB_NET_DM9601=y # CONFIG_USB_NET_SR9700 is not set # CONFIG_USB_NET_SR9800 is not set CONFIG_USB_NET_SMSC75XX=y CONFIG_USB_NET_SMSC95XX=y CONFIG_USB_NET_GL620A=y CONFIG_USB_NET_NET1080=y CONFIG_USB_NET_PLUSB=y CONFIG_USB_NET_MCS7830=y CONFIG_USB_NET_RNDIS_HOST=y CONFIG_USB_NET_CDC_SUBSET_ENABLE=y CONFIG_USB_NET_CDC_SUBSET=y CONFIG_USB_ALI_M5632=y CONFIG_USB_AN2720=y CONFIG_USB_BELKIN=y CONFIG_USB_ARMLINUX=y CONFIG_USB_EPSON2888=y CONFIG_USB_KC2190=y CONFIG_USB_NET_ZAURUS=y CONFIG_USB_NET_CX82310_ETH=m CONFIG_USB_NET_KALMIA=m CONFIG_USB_NET_QMI_WWAN=m CONFIG_USB_HSO=m CONFIG_USB_NET_INT51X1=y CONFIG_USB_IPHETH=y CONFIG_USB_SIERRA_NET=y CONFIG_USB_VL600=m # CONFIG_USB_NET_CH9200 is not set # CONFIG_USB_NET_AQC111 is not set CONFIG_WLAN=y # CONFIG_WIRELESS_WDS is not set CONFIG_WLAN_VENDOR_ADMTEK=y # CONFIG_ADM8211 is not set CONFIG_ATH_COMMON=m CONFIG_WLAN_VENDOR_ATH=y # CONFIG_ATH_DEBUG is not set # CONFIG_ATH5K is not set # CONFIG_ATH5K_PCI is not set CONFIG_ATH9K_HW=m CONFIG_ATH9K_COMMON=m CONFIG_ATH9K_BTCOEX_SUPPORT=y # CONFIG_ATH9K is not set CONFIG_ATH9K_HTC=m # CONFIG_ATH9K_HTC_DEBUGFS is not set # CONFIG_CARL9170 is not set # CONFIG_ATH6KL is not set # CONFIG_AR5523 is not set # CONFIG_WIL6210 is not set # CONFIG_ATH10K is not set # CONFIG_WCN36XX is not set CONFIG_WLAN_VENDOR_ATMEL=y # CONFIG_ATMEL is not set # CONFIG_AT76C50X_USB is not set CONFIG_WLAN_VENDOR_BROADCOM=y # CONFIG_B43 is not set # CONFIG_B43LEGACY is not set # CONFIG_BRCMSMAC is not set # CONFIG_BRCMFMAC is not set CONFIG_WLAN_VENDOR_CISCO=y # CONFIG_AIRO is not set CONFIG_WLAN_VENDOR_INTEL=y # CONFIG_IPW2100 is not set # CONFIG_IPW2200 is not set CONFIG_IWLEGACY=m CONFIG_IWL4965=m CONFIG_IWL3945=m # # iwl3945 / iwl4965 Debugging Options # CONFIG_IWLEGACY_DEBUG=y CONFIG_IWLEGACY_DEBUGFS=y # end of iwl3945 / iwl4965 Debugging Options CONFIG_IWLWIFI=m CONFIG_IWLWIFI_LEDS=y CONFIG_IWLDVM=m CONFIG_IWLMVM=m CONFIG_IWLWIFI_OPMODE_MODULAR=y # CONFIG_IWLWIFI_BCAST_FILTERING is not set # # Debugging Options # # CONFIG_IWLWIFI_DEBUG is not set CONFIG_IWLWIFI_DEBUGFS=y # CONFIG_IWLWIFI_DEVICE_TRACING is not set # end of Debugging Options CONFIG_WLAN_VENDOR_INTERSIL=y # CONFIG_HOSTAP is not set # CONFIG_HERMES is not set # CONFIG_P54_COMMON is not set # CONFIG_PRISM54 is not set CONFIG_WLAN_VENDOR_MARVELL=y # CONFIG_LIBERTAS is not set # CONFIG_LIBERTAS_THINFIRM is not set # CONFIG_MWIFIEX is not set # CONFIG_MWL8K is not set CONFIG_WLAN_VENDOR_MEDIATEK=y # CONFIG_MT7601U is not set # CONFIG_MT76x0U is not set # CONFIG_MT76x0E is not set # CONFIG_MT76x2E is not set # CONFIG_MT76x2U is not set # CONFIG_MT7603E is not set # CONFIG_MT7615E is not set CONFIG_WLAN_VENDOR_RALINK=y # CONFIG_RT2X00 is not set CONFIG_WLAN_VENDOR_REALTEK=y # CONFIG_RTL8180 is not set # CONFIG_RTL8187 is not set # CONFIG_RTL_CARDS is not set # CONFIG_RTL8XXXU is not set # CONFIG_RTW88 is not set CONFIG_WLAN_VENDOR_RSI=y # CONFIG_RSI_91X is not set CONFIG_WLAN_VENDOR_ST=y # CONFIG_CW1200 is not set CONFIG_WLAN_VENDOR_TI=y # CONFIG_WL1251 is not set # CONFIG_WL12XX is not set # CONFIG_WL18XX is not set # CONFIG_WLCORE is not set CONFIG_WLAN_VENDOR_ZYDAS=y # CONFIG_USB_ZD1201 is not set # CONFIG_ZD1211RW is not set CONFIG_WLAN_VENDOR_QUANTENNA=y # CONFIG_QTNFMAC_PCIE is not set CONFIG_MAC80211_HWSIM=m # CONFIG_USB_NET_RNDIS_WLAN is not set # CONFIG_VIRT_WIFI is not set # # Enable WiMAX (Networking options) to see the WiMAX drivers # CONFIG_WAN=y # CONFIG_LANMEDIA is not set CONFIG_HDLC=m CONFIG_HDLC_RAW=m # CONFIG_HDLC_RAW_ETH is not set CONFIG_HDLC_CISCO=m CONFIG_HDLC_FR=m CONFIG_HDLC_PPP=m # # X.25/LAPB support is disabled # # CONFIG_PCI200SYN is not set # CONFIG_WANXL is not set # CONFIG_PC300TOO is not set # CONFIG_FARSYNC is not set CONFIG_DLCI=m CONFIG_DLCI_MAX=8 # CONFIG_SBNI is not set CONFIG_IEEE802154_DRIVERS=m CONFIG_IEEE802154_FAKELB=m # CONFIG_IEEE802154_AT86RF230 is not set # CONFIG_IEEE802154_MRF24J40 is not set # CONFIG_IEEE802154_CC2520 is not set # CONFIG_IEEE802154_ATUSB is not set # CONFIG_IEEE802154_ADF7242 is not set # CONFIG_IEEE802154_CA8210 is not set # CONFIG_IEEE802154_MCR20A is not set # CONFIG_IEEE802154_HWSIM is not set CONFIG_XEN_NETDEV_FRONTEND=m CONFIG_VMXNET3=m CONFIG_FUJITSU_ES=m CONFIG_HYPERV_NET=m CONFIG_NETDEVSIM=m CONFIG_NET_FAILOVER=m CONFIG_ISDN=y CONFIG_ISDN_CAPI=y CONFIG_CAPI_TRACE=y CONFIG_ISDN_CAPI_MIDDLEWARE=y CONFIG_MISDN=m CONFIG_MISDN_DSP=m CONFIG_MISDN_L1OIP=m # # mISDN hardware drivers # CONFIG_MISDN_HFCPCI=m CONFIG_MISDN_HFCMULTI=m CONFIG_MISDN_HFCUSB=m CONFIG_MISDN_AVMFRITZ=m CONFIG_MISDN_SPEEDFAX=m CONFIG_MISDN_INFINEON=m CONFIG_MISDN_W6692=m CONFIG_MISDN_NETJET=m CONFIG_MISDN_HDLC=m CONFIG_MISDN_IPAC=m CONFIG_MISDN_ISAR=m CONFIG_NVM=y # CONFIG_NVM_PBLK is not set # # Input device support # CONFIG_INPUT=y CONFIG_INPUT_LEDS=y CONFIG_INPUT_FF_MEMLESS=y CONFIG_INPUT_POLLDEV=m CONFIG_INPUT_SPARSEKMAP=m # CONFIG_INPUT_MATRIXKMAP is not set # # Userland interfaces # CONFIG_INPUT_MOUSEDEV=y # CONFIG_INPUT_MOUSEDEV_PSAUX is not set CONFIG_INPUT_MOUSEDEV_SCREEN_X=1024 CONFIG_INPUT_MOUSEDEV_SCREEN_Y=768 CONFIG_INPUT_JOYDEV=m CONFIG_INPUT_EVDEV=y # CONFIG_INPUT_EVBUG is not set # # Input Device Drivers # CONFIG_INPUT_KEYBOARD=y # CONFIG_KEYBOARD_ADC is not set # CONFIG_KEYBOARD_ADP5588 is not set # CONFIG_KEYBOARD_ADP5589 is not set # CONFIG_KEYBOARD_APPLESPI is not set CONFIG_KEYBOARD_ATKBD=y # CONFIG_KEYBOARD_QT1050 is not set # CONFIG_KEYBOARD_QT1070 is not set # CONFIG_KEYBOARD_QT2160 is not set # CONFIG_KEYBOARD_DLINK_DIR685 is not set # CONFIG_KEYBOARD_LKKBD is not set # CONFIG_KEYBOARD_GPIO is not set # CONFIG_KEYBOARD_GPIO_POLLED is not set # CONFIG_KEYBOARD_TCA6416 is not set # CONFIG_KEYBOARD_TCA8418 is not set # CONFIG_KEYBOARD_MATRIX is not set # CONFIG_KEYBOARD_LM8323 is not set # CONFIG_KEYBOARD_LM8333 is not set # CONFIG_KEYBOARD_MAX7359 is not set # CONFIG_KEYBOARD_MCS is not set # CONFIG_KEYBOARD_MPR121 is not set # CONFIG_KEYBOARD_NEWTON is not set # CONFIG_KEYBOARD_OPENCORES is not set # CONFIG_KEYBOARD_SAMSUNG is not set # CONFIG_KEYBOARD_STOWAWAY is not set # CONFIG_KEYBOARD_SUNKBD is not set # CONFIG_KEYBOARD_TM2_TOUCHKEY is not set # CONFIG_KEYBOARD_XTKBD is not set CONFIG_INPUT_MOUSE=y CONFIG_MOUSE_PS2=y CONFIG_MOUSE_PS2_ALPS=y CONFIG_MOUSE_PS2_BYD=y CONFIG_MOUSE_PS2_LOGIPS2PP=y CONFIG_MOUSE_PS2_SYNAPTICS=y CONFIG_MOUSE_PS2_SYNAPTICS_SMBUS=y CONFIG_MOUSE_PS2_CYPRESS=y CONFIG_MOUSE_PS2_LIFEBOOK=y CONFIG_MOUSE_PS2_TRACKPOINT=y CONFIG_MOUSE_PS2_ELANTECH=y CONFIG_MOUSE_PS2_ELANTECH_SMBUS=y CONFIG_MOUSE_PS2_SENTELIC=y # CONFIG_MOUSE_PS2_TOUCHKIT is not set CONFIG_MOUSE_PS2_FOCALTECH=y CONFIG_MOUSE_PS2_VMMOUSE=y CONFIG_MOUSE_PS2_SMBUS=y CONFIG_MOUSE_SERIAL=m CONFIG_MOUSE_APPLETOUCH=m CONFIG_MOUSE_BCM5974=m CONFIG_MOUSE_CYAPA=m # CONFIG_MOUSE_ELAN_I2C is not set CONFIG_MOUSE_VSXXXAA=m # CONFIG_MOUSE_GPIO is not set CONFIG_MOUSE_SYNAPTICS_I2C=m CONFIG_MOUSE_SYNAPTICS_USB=m # CONFIG_INPUT_JOYSTICK is not set CONFIG_INPUT_TABLET=y CONFIG_TABLET_USB_ACECAD=m CONFIG_TABLET_USB_AIPTEK=m CONFIG_TABLET_USB_GTCO=m # CONFIG_TABLET_USB_HANWANG is not set CONFIG_TABLET_USB_KBTAB=m # CONFIG_TABLET_USB_PEGASUS is not set # CONFIG_TABLET_SERIAL_WACOM4 is not set CONFIG_INPUT_TOUCHSCREEN=y CONFIG_TOUCHSCREEN_PROPERTIES=y # CONFIG_TOUCHSCREEN_ADS7846 is not set # CONFIG_TOUCHSCREEN_AD7877 is not set # CONFIG_TOUCHSCREEN_AD7879 is not set # CONFIG_TOUCHSCREEN_ADC is not set # CONFIG_TOUCHSCREEN_ATMEL_MXT is not set # CONFIG_TOUCHSCREEN_AUO_PIXCIR is not set # CONFIG_TOUCHSCREEN_BU21013 is not set # CONFIG_TOUCHSCREEN_BU21029 is not set # CONFIG_TOUCHSCREEN_CHIPONE_ICN8505 is not set # CONFIG_TOUCHSCREEN_CY8CTMG110 is not set # CONFIG_TOUCHSCREEN_CYTTSP_CORE is not set # CONFIG_TOUCHSCREEN_CYTTSP4_CORE is not set # CONFIG_TOUCHSCREEN_DYNAPRO is not set # CONFIG_TOUCHSCREEN_HAMPSHIRE is not set # CONFIG_TOUCHSCREEN_EETI is not set # CONFIG_TOUCHSCREEN_EGALAX_SERIAL is not set # CONFIG_TOUCHSCREEN_EXC3000 is not set # CONFIG_TOUCHSCREEN_FUJITSU is not set # CONFIG_TOUCHSCREEN_GOODIX is not set # CONFIG_TOUCHSCREEN_HIDEEP is not set # CONFIG_TOUCHSCREEN_ILI210X is not set # CONFIG_TOUCHSCREEN_S6SY761 is not set # CONFIG_TOUCHSCREEN_GUNZE is not set # CONFIG_TOUCHSCREEN_EKTF2127 is not set # CONFIG_TOUCHSCREEN_ELAN is not set CONFIG_TOUCHSCREEN_ELO=m CONFIG_TOUCHSCREEN_WACOM_W8001=m CONFIG_TOUCHSCREEN_WACOM_I2C=m # CONFIG_TOUCHSCREEN_MAX11801 is not set # CONFIG_TOUCHSCREEN_MCS5000 is not set # CONFIG_TOUCHSCREEN_MMS114 is not set # CONFIG_TOUCHSCREEN_MELFAS_MIP4 is not set # CONFIG_TOUCHSCREEN_MTOUCH is not set # CONFIG_TOUCHSCREEN_INEXIO is not set # CONFIG_TOUCHSCREEN_MK712 is not set # CONFIG_TOUCHSCREEN_PENMOUNT is not set # CONFIG_TOUCHSCREEN_EDT_FT5X06 is not set # CONFIG_TOUCHSCREEN_TOUCHRIGHT is not set # CONFIG_TOUCHSCREEN_TOUCHWIN is not set # CONFIG_TOUCHSCREEN_PIXCIR is not set # CONFIG_TOUCHSCREEN_WDT87XX_I2C is not set # CONFIG_TOUCHSCREEN_WM97XX is not set # CONFIG_TOUCHSCREEN_USB_COMPOSITE is not set # CONFIG_TOUCHSCREEN_TOUCHIT213 is not set # CONFIG_TOUCHSCREEN_TSC_SERIO is not set # CONFIG_TOUCHSCREEN_TSC2004 is not set # CONFIG_TOUCHSCREEN_TSC2005 is not set # CONFIG_TOUCHSCREEN_TSC2007 is not set # CONFIG_TOUCHSCREEN_RM_TS is not set # CONFIG_TOUCHSCREEN_SILEAD is not set # CONFIG_TOUCHSCREEN_SIS_I2C is not set # CONFIG_TOUCHSCREEN_ST1232 is not set # CONFIG_TOUCHSCREEN_STMFTS is not set # CONFIG_TOUCHSCREEN_SUR40 is not set # CONFIG_TOUCHSCREEN_SURFACE3_SPI is not set # CONFIG_TOUCHSCREEN_SX8654 is not set # CONFIG_TOUCHSCREEN_TPS6507X is not set # CONFIG_TOUCHSCREEN_ZET6223 is not set # CONFIG_TOUCHSCREEN_ZFORCE is not set # CONFIG_TOUCHSCREEN_ROHM_BU21023 is not set # CONFIG_TOUCHSCREEN_IQS5XX is not set CONFIG_INPUT_MISC=y # CONFIG_INPUT_AD714X is not set # CONFIG_INPUT_BMA150 is not set # CONFIG_INPUT_E3X0_BUTTON is not set # CONFIG_INPUT_MSM_VIBRATOR is not set CONFIG_INPUT_PCSPKR=m # CONFIG_INPUT_MMA8450 is not set CONFIG_INPUT_APANEL=m CONFIG_INPUT_GP2A=m # CONFIG_INPUT_GPIO_BEEPER is not set # CONFIG_INPUT_GPIO_DECODER is not set # CONFIG_INPUT_GPIO_VIBRA is not set CONFIG_INPUT_ATLAS_BTNS=m CONFIG_INPUT_ATI_REMOTE2=m CONFIG_INPUT_KEYSPAN_REMOTE=m # CONFIG_INPUT_KXTJ9 is not set CONFIG_INPUT_POWERMATE=m CONFIG_INPUT_YEALINK=m CONFIG_INPUT_CM109=m CONFIG_INPUT_UINPUT=m # CONFIG_INPUT_PCF8574 is not set # CONFIG_INPUT_PWM_BEEPER is not set # CONFIG_INPUT_PWM_VIBRA is not set CONFIG_INPUT_GPIO_ROTARY_ENCODER=m # CONFIG_INPUT_ADXL34X is not set # CONFIG_INPUT_IMS_PCU is not set # CONFIG_INPUT_CMA3000 is not set CONFIG_INPUT_XEN_KBDDEV_FRONTEND=m # CONFIG_INPUT_IDEAPAD_SLIDEBAR is not set # CONFIG_INPUT_DRV260X_HAPTICS is not set # CONFIG_INPUT_DRV2665_HAPTICS is not set # CONFIG_INPUT_DRV2667_HAPTICS is not set CONFIG_RMI4_CORE=m # CONFIG_RMI4_I2C is not set # CONFIG_RMI4_SPI is not set CONFIG_RMI4_SMB=m CONFIG_RMI4_F03=y CONFIG_RMI4_F03_SERIO=m CONFIG_RMI4_2D_SENSOR=y CONFIG_RMI4_F11=y CONFIG_RMI4_F12=y CONFIG_RMI4_F30=y # CONFIG_RMI4_F34 is not set # CONFIG_RMI4_F54 is not set # CONFIG_RMI4_F55 is not set # # Hardware I/O ports # CONFIG_SERIO=y CONFIG_ARCH_MIGHT_HAVE_PC_SERIO=y CONFIG_SERIO_I8042=y CONFIG_SERIO_SERPORT=y # CONFIG_SERIO_CT82C710 is not set # CONFIG_SERIO_PARKBD is not set # CONFIG_SERIO_PCIPS2 is not set CONFIG_SERIO_LIBPS2=y CONFIG_SERIO_RAW=m CONFIG_SERIO_ALTERA_PS2=m # CONFIG_SERIO_PS2MULT is not set CONFIG_SERIO_ARC_PS2=m CONFIG_HYPERV_KEYBOARD=m # CONFIG_SERIO_GPIO_PS2 is not set # CONFIG_USERIO is not set # CONFIG_GAMEPORT is not set # end of Hardware I/O ports # end of Input device support # # Character devices # CONFIG_TTY=y CONFIG_VT=y CONFIG_CONSOLE_TRANSLATIONS=y CONFIG_VT_CONSOLE=y CONFIG_VT_CONSOLE_SLEEP=y CONFIG_HW_CONSOLE=y CONFIG_VT_HW_CONSOLE_BINDING=y CONFIG_UNIX98_PTYS=y # CONFIG_LEGACY_PTYS is not set CONFIG_SERIAL_NONSTANDARD=y # CONFIG_ROCKETPORT is not set CONFIG_CYCLADES=m # CONFIG_CYZ_INTR is not set # CONFIG_MOXA_INTELLIO is not set # CONFIG_MOXA_SMARTIO is not set CONFIG_SYNCLINK=m CONFIG_SYNCLINKMP=m CONFIG_SYNCLINK_GT=m CONFIG_NOZOMI=m # CONFIG_ISI is not set CONFIG_N_HDLC=m CONFIG_N_GSM=m # CONFIG_TRACE_SINK is not set # CONFIG_NULL_TTY is not set CONFIG_LDISC_AUTOLOAD=y CONFIG_DEVMEM=y # CONFIG_DEVKMEM is not set # # Serial drivers # CONFIG_SERIAL_EARLYCON=y CONFIG_SERIAL_8250=y # CONFIG_SERIAL_8250_DEPRECATED_OPTIONS is not set CONFIG_SERIAL_8250_PNP=y # CONFIG_SERIAL_8250_16550A_VARIANTS is not set # CONFIG_SERIAL_8250_FINTEK is not set CONFIG_SERIAL_8250_CONSOLE=y CONFIG_SERIAL_8250_DMA=y CONFIG_SERIAL_8250_PCI=y CONFIG_SERIAL_8250_EXAR=y CONFIG_SERIAL_8250_NR_UARTS=32 CONFIG_SERIAL_8250_RUNTIME_UARTS=4 CONFIG_SERIAL_8250_EXTENDED=y CONFIG_SERIAL_8250_MANY_PORTS=y CONFIG_SERIAL_8250_SHARE_IRQ=y # CONFIG_SERIAL_8250_DETECT_IRQ is not set CONFIG_SERIAL_8250_RSA=y CONFIG_SERIAL_8250_DWLIB=y CONFIG_SERIAL_8250_DW=y # CONFIG_SERIAL_8250_RT288X is not set CONFIG_SERIAL_8250_LPSS=y CONFIG_SERIAL_8250_MID=y # # Non-8250 serial port support # # CONFIG_SERIAL_MAX3100 is not set # CONFIG_SERIAL_MAX310X is not set # CONFIG_SERIAL_UARTLITE is not set CONFIG_SERIAL_CORE=y CONFIG_SERIAL_CORE_CONSOLE=y CONFIG_SERIAL_JSM=m # CONFIG_SERIAL_SCCNXP is not set # CONFIG_SERIAL_SC16IS7XX is not set # CONFIG_SERIAL_ALTERA_JTAGUART is not set # CONFIG_SERIAL_ALTERA_UART is not set # CONFIG_SERIAL_IFX6X60 is not set CONFIG_SERIAL_ARC=m CONFIG_SERIAL_ARC_NR_PORTS=1 # CONFIG_SERIAL_RP2 is not set # CONFIG_SERIAL_FSL_LPUART is not set # CONFIG_SERIAL_FSL_LINFLEXUART is not set # CONFIG_SERIAL_SPRD is not set # end of Serial drivers CONFIG_SERIAL_MCTRL_GPIO=y # CONFIG_SERIAL_DEV_BUS is not set # CONFIG_TTY_PRINTK is not set CONFIG_PRINTER=m # CONFIG_LP_CONSOLE is not set CONFIG_PPDEV=m CONFIG_HVC_DRIVER=y CONFIG_HVC_IRQ=y CONFIG_HVC_XEN=y CONFIG_HVC_XEN_FRONTEND=y CONFIG_VIRTIO_CONSOLE=y CONFIG_IPMI_HANDLER=m CONFIG_IPMI_DMI_DECODE=y CONFIG_IPMI_PLAT_DATA=y # CONFIG_IPMI_PANIC_EVENT is not set CONFIG_IPMI_DEVICE_INTERFACE=m CONFIG_IPMI_SI=m CONFIG_IPMI_SSIF=m CONFIG_IPMI_WATCHDOG=m CONFIG_IPMI_POWEROFF=m CONFIG_HW_RANDOM=y CONFIG_HW_RANDOM_TIMERIOMEM=m CONFIG_HW_RANDOM_INTEL=m CONFIG_HW_RANDOM_AMD=m CONFIG_HW_RANDOM_VIA=m CONFIG_HW_RANDOM_VIRTIO=y CONFIG_NVRAM=y # CONFIG_APPLICOM is not set # CONFIG_MWAVE is not set CONFIG_RAW_DRIVER=y CONFIG_MAX_RAW_DEVS=8192 CONFIG_HPET=y CONFIG_HPET_MMAP=y # CONFIG_HPET_MMAP_DEFAULT is not set CONFIG_HANGCHECK_TIMER=m CONFIG_UV_MMTIMER=m CONFIG_TCG_TPM=y CONFIG_HW_RANDOM_TPM=y CONFIG_TCG_TIS_CORE=y CONFIG_TCG_TIS=y # CONFIG_TCG_TIS_SPI is not set CONFIG_TCG_TIS_I2C_ATMEL=m CONFIG_TCG_TIS_I2C_INFINEON=m CONFIG_TCG_TIS_I2C_NUVOTON=m CONFIG_TCG_NSC=m CONFIG_TCG_ATMEL=m CONFIG_TCG_INFINEON=m # CONFIG_TCG_XEN is not set CONFIG_TCG_CRB=y # CONFIG_TCG_VTPM_PROXY is not set CONFIG_TCG_TIS_ST33ZP24=m CONFIG_TCG_TIS_ST33ZP24_I2C=m # CONFIG_TCG_TIS_ST33ZP24_SPI is not set CONFIG_TELCLOCK=m CONFIG_DEVPORT=y # CONFIG_XILLYBUS is not set # end of Character devices # CONFIG_RANDOM_TRUST_CPU is not set # CONFIG_RANDOM_TRUST_BOOTLOADER is not set # # I2C support # CONFIG_I2C=y CONFIG_ACPI_I2C_OPREGION=y CONFIG_I2C_BOARDINFO=y CONFIG_I2C_COMPAT=y CONFIG_I2C_CHARDEV=m CONFIG_I2C_MUX=m # # Multiplexer I2C Chip support # # CONFIG_I2C_MUX_GPIO is not set # CONFIG_I2C_MUX_LTC4306 is not set # CONFIG_I2C_MUX_PCA9541 is not set # CONFIG_I2C_MUX_PCA954x is not set # CONFIG_I2C_MUX_REG is not set # CONFIG_I2C_MUX_MLXCPLD is not set # end of Multiplexer I2C Chip support CONFIG_I2C_HELPER_AUTO=y CONFIG_I2C_SMBUS=m CONFIG_I2C_ALGOBIT=y CONFIG_I2C_ALGOPCA=m # # I2C Hardware Bus support # # # PC SMBus host controller drivers # # CONFIG_I2C_ALI1535 is not set # CONFIG_I2C_ALI1563 is not set # CONFIG_I2C_ALI15X3 is not set CONFIG_I2C_AMD756=m CONFIG_I2C_AMD756_S4882=m CONFIG_I2C_AMD8111=m # CONFIG_I2C_AMD_MP2 is not set CONFIG_I2C_I801=m CONFIG_I2C_ISCH=m CONFIG_I2C_ISMT=m CONFIG_I2C_PIIX4=m CONFIG_I2C_NFORCE2=m CONFIG_I2C_NFORCE2_S4985=m # CONFIG_I2C_NVIDIA_GPU is not set # CONFIG_I2C_SIS5595 is not set # CONFIG_I2C_SIS630 is not set CONFIG_I2C_SIS96X=m CONFIG_I2C_VIA=m CONFIG_I2C_VIAPRO=m # # ACPI drivers # CONFIG_I2C_SCMI=m # # I2C system bus drivers (mostly embedded / system-on-chip) # # CONFIG_I2C_CBUS_GPIO is not set CONFIG_I2C_DESIGNWARE_CORE=m CONFIG_I2C_DESIGNWARE_PLATFORM=m # CONFIG_I2C_DESIGNWARE_SLAVE is not set # CONFIG_I2C_DESIGNWARE_PCI is not set # CONFIG_I2C_DESIGNWARE_BAYTRAIL is not set # CONFIG_I2C_EMEV2 is not set # CONFIG_I2C_GPIO is not set # CONFIG_I2C_OCORES is not set CONFIG_I2C_PCA_PLATFORM=m CONFIG_I2C_SIMTEC=m # CONFIG_I2C_XILINX is not set # # External I2C/SMBus adapter drivers # CONFIG_I2C_DIOLAN_U2C=m CONFIG_I2C_PARPORT=m # CONFIG_I2C_ROBOTFUZZ_OSIF is not set # CONFIG_I2C_TAOS_EVM is not set CONFIG_I2C_TINY_USB=m CONFIG_I2C_VIPERBOARD=m # # Other I2C/SMBus bus drivers # # CONFIG_I2C_MLXCPLD is not set # end of I2C Hardware Bus support CONFIG_I2C_STUB=m # CONFIG_I2C_SLAVE is not set # CONFIG_I2C_DEBUG_CORE is not set # CONFIG_I2C_DEBUG_ALGO is not set # CONFIG_I2C_DEBUG_BUS is not set # end of I2C support # CONFIG_I3C is not set CONFIG_SPI=y # CONFIG_SPI_DEBUG is not set CONFIG_SPI_MASTER=y # CONFIG_SPI_MEM is not set # # SPI Master Controller Drivers # # CONFIG_SPI_ALTERA is not set # CONFIG_SPI_AXI_SPI_ENGINE is not set # CONFIG_SPI_BITBANG is not set # CONFIG_SPI_BUTTERFLY is not set # CONFIG_SPI_CADENCE is not set # CONFIG_SPI_DESIGNWARE is not set # CONFIG_SPI_NXP_FLEXSPI is not set # CONFIG_SPI_GPIO is not set # CONFIG_SPI_LM70_LLP is not set # CONFIG_SPI_OC_TINY is not set CONFIG_SPI_PXA2XX=m CONFIG_SPI_PXA2XX_PCI=m # CONFIG_SPI_ROCKCHIP is not set # CONFIG_SPI_SC18IS602 is not set # CONFIG_SPI_SIFIVE is not set # CONFIG_SPI_MXIC is not set # CONFIG_SPI_XCOMM is not set # CONFIG_SPI_XILINX is not set # CONFIG_SPI_ZYNQMP_GQSPI is not set # # SPI Multiplexer support # # CONFIG_SPI_MUX is not set # # SPI Protocol Masters # # CONFIG_SPI_SPIDEV is not set # CONFIG_SPI_LOOPBACK_TEST is not set # CONFIG_SPI_TLE62X0 is not set # CONFIG_SPI_SLAVE is not set # CONFIG_SPMI is not set # CONFIG_HSI is not set CONFIG_PPS=y # CONFIG_PPS_DEBUG is not set # # PPS clients support # # CONFIG_PPS_CLIENT_KTIMER is not set CONFIG_PPS_CLIENT_LDISC=m CONFIG_PPS_CLIENT_PARPORT=m CONFIG_PPS_CLIENT_GPIO=m # # PPS generators support # # # PTP clock support # CONFIG_PTP_1588_CLOCK=y CONFIG_DP83640_PHY=m # CONFIG_PTP_1588_CLOCK_INES is not set CONFIG_PTP_1588_CLOCK_KVM=m # CONFIG_PTP_1588_CLOCK_IDT82P33 is not set # CONFIG_PTP_1588_CLOCK_IDTCM is not set # CONFIG_PTP_1588_CLOCK_VMW is not set # end of PTP clock support CONFIG_PINCTRL=y CONFIG_PINMUX=y CONFIG_PINCONF=y CONFIG_GENERIC_PINCONF=y # CONFIG_DEBUG_PINCTRL is not set CONFIG_PINCTRL_AMD=m # CONFIG_PINCTRL_MCP23S08 is not set # CONFIG_PINCTRL_SX150X is not set CONFIG_PINCTRL_BAYTRAIL=y # CONFIG_PINCTRL_CHERRYVIEW is not set # CONFIG_PINCTRL_LYNXPOINT is not set CONFIG_PINCTRL_INTEL=m # CONFIG_PINCTRL_BROXTON is not set CONFIG_PINCTRL_CANNONLAKE=m # CONFIG_PINCTRL_CEDARFORK is not set CONFIG_PINCTRL_DENVERTON=m CONFIG_PINCTRL_GEMINILAKE=m # CONFIG_PINCTRL_ICELAKE is not set CONFIG_PINCTRL_LEWISBURG=m CONFIG_PINCTRL_SUNRISEPOINT=m # CONFIG_PINCTRL_TIGERLAKE is not set CONFIG_GPIOLIB=y CONFIG_GPIOLIB_FASTPATH_LIMIT=512 CONFIG_GPIO_ACPI=y CONFIG_GPIOLIB_IRQCHIP=y # CONFIG_DEBUG_GPIO is not set CONFIG_GPIO_SYSFS=y CONFIG_GPIO_GENERIC=m # # Memory mapped GPIO drivers # CONFIG_GPIO_AMDPT=m # CONFIG_GPIO_DWAPB is not set # CONFIG_GPIO_EXAR is not set # CONFIG_GPIO_GENERIC_PLATFORM is not set CONFIG_GPIO_ICH=m # CONFIG_GPIO_MB86S7X is not set # CONFIG_GPIO_VX855 is not set # CONFIG_GPIO_XILINX is not set # CONFIG_GPIO_AMD_FCH is not set # end of Memory mapped GPIO drivers # # Port-mapped I/O GPIO drivers # # CONFIG_GPIO_F7188X is not set # CONFIG_GPIO_IT87 is not set # CONFIG_GPIO_SCH is not set # CONFIG_GPIO_SCH311X is not set # CONFIG_GPIO_WINBOND is not set # CONFIG_GPIO_WS16C48 is not set # end of Port-mapped I/O GPIO drivers # # I2C GPIO expanders # # CONFIG_GPIO_ADP5588 is not set # CONFIG_GPIO_MAX7300 is not set # CONFIG_GPIO_MAX732X is not set # CONFIG_GPIO_PCA953X is not set # CONFIG_GPIO_PCF857X is not set # CONFIG_GPIO_TPIC2810 is not set # end of I2C GPIO expanders # # MFD GPIO expanders # # end of MFD GPIO expanders # # PCI GPIO expanders # # CONFIG_GPIO_AMD8111 is not set # CONFIG_GPIO_ML_IOH is not set # CONFIG_GPIO_PCI_IDIO_16 is not set # CONFIG_GPIO_PCIE_IDIO_24 is not set # CONFIG_GPIO_RDC321X is not set # end of PCI GPIO expanders # # SPI GPIO expanders # # CONFIG_GPIO_MAX3191X is not set # CONFIG_GPIO_MAX7301 is not set # CONFIG_GPIO_MC33880 is not set # CONFIG_GPIO_PISOSR is not set # CONFIG_GPIO_XRA1403 is not set # end of SPI GPIO expanders # # USB GPIO expanders # CONFIG_GPIO_VIPERBOARD=m # end of USB GPIO expanders CONFIG_GPIO_MOCKUP=y # CONFIG_W1 is not set # CONFIG_POWER_AVS is not set CONFIG_POWER_RESET=y # CONFIG_POWER_RESET_RESTART is not set CONFIG_POWER_SUPPLY=y # CONFIG_POWER_SUPPLY_DEBUG is not set CONFIG_POWER_SUPPLY_HWMON=y # CONFIG_PDA_POWER is not set # CONFIG_GENERIC_ADC_BATTERY is not set # CONFIG_TEST_POWER is not set # CONFIG_CHARGER_ADP5061 is not set # CONFIG_BATTERY_DS2780 is not set # CONFIG_BATTERY_DS2781 is not set # CONFIG_BATTERY_DS2782 is not set # CONFIG_BATTERY_SBS is not set # CONFIG_CHARGER_SBS is not set # CONFIG_MANAGER_SBS is not set # CONFIG_BATTERY_BQ27XXX is not set # CONFIG_BATTERY_MAX17040 is not set # CONFIG_BATTERY_MAX17042 is not set # CONFIG_CHARGER_MAX8903 is not set # CONFIG_CHARGER_LP8727 is not set # CONFIG_CHARGER_GPIO is not set # CONFIG_CHARGER_LT3651 is not set # CONFIG_CHARGER_BQ2415X is not set # CONFIG_CHARGER_BQ24257 is not set # CONFIG_CHARGER_BQ24735 is not set # CONFIG_CHARGER_BQ25890 is not set CONFIG_CHARGER_SMB347=m # CONFIG_BATTERY_GAUGE_LTC2941 is not set # CONFIG_CHARGER_RT9455 is not set CONFIG_HWMON=y CONFIG_HWMON_VID=m # CONFIG_HWMON_DEBUG_CHIP is not set # # Native drivers # CONFIG_SENSORS_ABITUGURU=m CONFIG_SENSORS_ABITUGURU3=m # CONFIG_SENSORS_AD7314 is not set CONFIG_SENSORS_AD7414=m CONFIG_SENSORS_AD7418=m CONFIG_SENSORS_ADM1021=m CONFIG_SENSORS_ADM1025=m CONFIG_SENSORS_ADM1026=m CONFIG_SENSORS_ADM1029=m CONFIG_SENSORS_ADM1031=m # CONFIG_SENSORS_ADM1177 is not set CONFIG_SENSORS_ADM9240=m CONFIG_SENSORS_ADT7X10=m # CONFIG_SENSORS_ADT7310 is not set CONFIG_SENSORS_ADT7410=m CONFIG_SENSORS_ADT7411=m CONFIG_SENSORS_ADT7462=m CONFIG_SENSORS_ADT7470=m CONFIG_SENSORS_ADT7475=m # CONFIG_SENSORS_AS370 is not set CONFIG_SENSORS_ASC7621=m # CONFIG_SENSORS_AXI_FAN_CONTROL is not set CONFIG_SENSORS_K8TEMP=m CONFIG_SENSORS_K10TEMP=m CONFIG_SENSORS_FAM15H_POWER=m CONFIG_SENSORS_APPLESMC=m CONFIG_SENSORS_ASB100=m # CONFIG_SENSORS_ASPEED is not set CONFIG_SENSORS_ATXP1=m # CONFIG_SENSORS_DRIVETEMP is not set CONFIG_SENSORS_DS620=m CONFIG_SENSORS_DS1621=m CONFIG_SENSORS_DELL_SMM=m CONFIG_SENSORS_I5K_AMB=m CONFIG_SENSORS_F71805F=m CONFIG_SENSORS_F71882FG=m CONFIG_SENSORS_F75375S=m CONFIG_SENSORS_FSCHMD=m # CONFIG_SENSORS_FTSTEUTATES is not set CONFIG_SENSORS_GL518SM=m CONFIG_SENSORS_GL520SM=m CONFIG_SENSORS_G760A=m # CONFIG_SENSORS_G762 is not set # CONFIG_SENSORS_HIH6130 is not set CONFIG_SENSORS_IBMAEM=m CONFIG_SENSORS_IBMPEX=m # CONFIG_SENSORS_IIO_HWMON is not set # CONFIG_SENSORS_I5500 is not set CONFIG_SENSORS_CORETEMP=m CONFIG_SENSORS_IT87=m CONFIG_SENSORS_JC42=m # CONFIG_SENSORS_POWR1220 is not set CONFIG_SENSORS_LINEAGE=m # CONFIG_SENSORS_LTC2945 is not set # CONFIG_SENSORS_LTC2947_I2C is not set # CONFIG_SENSORS_LTC2947_SPI is not set # CONFIG_SENSORS_LTC2990 is not set CONFIG_SENSORS_LTC4151=m CONFIG_SENSORS_LTC4215=m # CONFIG_SENSORS_LTC4222 is not set CONFIG_SENSORS_LTC4245=m # CONFIG_SENSORS_LTC4260 is not set CONFIG_SENSORS_LTC4261=m # CONFIG_SENSORS_MAX1111 is not set CONFIG_SENSORS_MAX16065=m CONFIG_SENSORS_MAX1619=m CONFIG_SENSORS_MAX1668=m CONFIG_SENSORS_MAX197=m # CONFIG_SENSORS_MAX31722 is not set # CONFIG_SENSORS_MAX31730 is not set # CONFIG_SENSORS_MAX6621 is not set CONFIG_SENSORS_MAX6639=m CONFIG_SENSORS_MAX6642=m CONFIG_SENSORS_MAX6650=m CONFIG_SENSORS_MAX6697=m # CONFIG_SENSORS_MAX31790 is not set CONFIG_SENSORS_MCP3021=m # CONFIG_SENSORS_TC654 is not set # CONFIG_SENSORS_ADCXX is not set CONFIG_SENSORS_LM63=m # CONFIG_SENSORS_LM70 is not set CONFIG_SENSORS_LM73=m CONFIG_SENSORS_LM75=m CONFIG_SENSORS_LM77=m CONFIG_SENSORS_LM78=m CONFIG_SENSORS_LM80=m CONFIG_SENSORS_LM83=m CONFIG_SENSORS_LM85=m CONFIG_SENSORS_LM87=m CONFIG_SENSORS_LM90=m CONFIG_SENSORS_LM92=m CONFIG_SENSORS_LM93=m CONFIG_SENSORS_LM95234=m CONFIG_SENSORS_LM95241=m CONFIG_SENSORS_LM95245=m CONFIG_SENSORS_PC87360=m CONFIG_SENSORS_PC87427=m CONFIG_SENSORS_NTC_THERMISTOR=m # CONFIG_SENSORS_NCT6683 is not set CONFIG_SENSORS_NCT6775=m # CONFIG_SENSORS_NCT7802 is not set # CONFIG_SENSORS_NCT7904 is not set # CONFIG_SENSORS_NPCM7XX is not set CONFIG_SENSORS_PCF8591=m CONFIG_PMBUS=m CONFIG_SENSORS_PMBUS=m CONFIG_SENSORS_ADM1275=m # CONFIG_SENSORS_BEL_PFE is not set # CONFIG_SENSORS_IBM_CFFPS is not set # CONFIG_SENSORS_INSPUR_IPSPS is not set # CONFIG_SENSORS_IR35221 is not set # CONFIG_SENSORS_IR38064 is not set # CONFIG_SENSORS_IRPS5401 is not set # CONFIG_SENSORS_ISL68137 is not set CONFIG_SENSORS_LM25066=m CONFIG_SENSORS_LTC2978=m # CONFIG_SENSORS_LTC3815 is not set CONFIG_SENSORS_MAX16064=m # CONFIG_SENSORS_MAX20730 is not set # CONFIG_SENSORS_MAX20751 is not set # CONFIG_SENSORS_MAX31785 is not set CONFIG_SENSORS_MAX34440=m CONFIG_SENSORS_MAX8688=m # CONFIG_SENSORS_PXE1610 is not set # CONFIG_SENSORS_TPS40422 is not set # CONFIG_SENSORS_TPS53679 is not set CONFIG_SENSORS_UCD9000=m CONFIG_SENSORS_UCD9200=m # CONFIG_SENSORS_XDPE122 is not set CONFIG_SENSORS_ZL6100=m CONFIG_SENSORS_SHT15=m CONFIG_SENSORS_SHT21=m # CONFIG_SENSORS_SHT3x is not set # CONFIG_SENSORS_SHTC1 is not set CONFIG_SENSORS_SIS5595=m CONFIG_SENSORS_DME1737=m CONFIG_SENSORS_EMC1403=m # CONFIG_SENSORS_EMC2103 is not set CONFIG_SENSORS_EMC6W201=m CONFIG_SENSORS_SMSC47M1=m CONFIG_SENSORS_SMSC47M192=m CONFIG_SENSORS_SMSC47B397=m CONFIG_SENSORS_SCH56XX_COMMON=m CONFIG_SENSORS_SCH5627=m CONFIG_SENSORS_SCH5636=m # CONFIG_SENSORS_STTS751 is not set # CONFIG_SENSORS_SMM665 is not set # CONFIG_SENSORS_ADC128D818 is not set CONFIG_SENSORS_ADS7828=m # CONFIG_SENSORS_ADS7871 is not set CONFIG_SENSORS_AMC6821=m CONFIG_SENSORS_INA209=m CONFIG_SENSORS_INA2XX=m # CONFIG_SENSORS_INA3221 is not set # CONFIG_SENSORS_TC74 is not set CONFIG_SENSORS_THMC50=m CONFIG_SENSORS_TMP102=m # CONFIG_SENSORS_TMP103 is not set # CONFIG_SENSORS_TMP108 is not set CONFIG_SENSORS_TMP401=m CONFIG_SENSORS_TMP421=m # CONFIG_SENSORS_TMP513 is not set CONFIG_SENSORS_VIA_CPUTEMP=m CONFIG_SENSORS_VIA686A=m CONFIG_SENSORS_VT1211=m CONFIG_SENSORS_VT8231=m # CONFIG_SENSORS_W83773G is not set CONFIG_SENSORS_W83781D=m CONFIG_SENSORS_W83791D=m CONFIG_SENSORS_W83792D=m CONFIG_SENSORS_W83793=m CONFIG_SENSORS_W83795=m # CONFIG_SENSORS_W83795_FANCTRL is not set CONFIG_SENSORS_W83L785TS=m CONFIG_SENSORS_W83L786NG=m CONFIG_SENSORS_W83627HF=m CONFIG_SENSORS_W83627EHF=m # CONFIG_SENSORS_XGENE is not set # # ACPI drivers # CONFIG_SENSORS_ACPI_POWER=m CONFIG_SENSORS_ATK0110=m CONFIG_THERMAL=y # CONFIG_THERMAL_STATISTICS is not set CONFIG_THERMAL_EMERGENCY_POWEROFF_DELAY_MS=0 CONFIG_THERMAL_HWMON=y CONFIG_THERMAL_WRITABLE_TRIPS=y CONFIG_THERMAL_DEFAULT_GOV_STEP_WISE=y # CONFIG_THERMAL_DEFAULT_GOV_FAIR_SHARE is not set # CONFIG_THERMAL_DEFAULT_GOV_USER_SPACE is not set CONFIG_THERMAL_GOV_FAIR_SHARE=y CONFIG_THERMAL_GOV_STEP_WISE=y CONFIG_THERMAL_GOV_BANG_BANG=y CONFIG_THERMAL_GOV_USER_SPACE=y # CONFIG_CLOCK_THERMAL is not set # CONFIG_DEVFREQ_THERMAL is not set # CONFIG_THERMAL_EMULATION is not set # # Intel thermal drivers # CONFIG_INTEL_POWERCLAMP=m CONFIG_X86_PKG_TEMP_THERMAL=m CONFIG_INTEL_SOC_DTS_IOSF_CORE=m # CONFIG_INTEL_SOC_DTS_THERMAL is not set # # ACPI INT340X thermal drivers # CONFIG_INT340X_THERMAL=m CONFIG_ACPI_THERMAL_REL=m # CONFIG_INT3406_THERMAL is not set CONFIG_PROC_THERMAL_MMIO_RAPL=y # end of ACPI INT340X thermal drivers # CONFIG_INTEL_PCH_THERMAL is not set # end of Intel thermal drivers # CONFIG_GENERIC_ADC_THERMAL is not set CONFIG_WATCHDOG=y CONFIG_WATCHDOG_CORE=y # CONFIG_WATCHDOG_NOWAYOUT is not set CONFIG_WATCHDOG_HANDLE_BOOT_ENABLED=y CONFIG_WATCHDOG_OPEN_TIMEOUT=0 CONFIG_WATCHDOG_SYSFS=y # # Watchdog Pretimeout Governors # # CONFIG_WATCHDOG_PRETIMEOUT_GOV is not set # # Watchdog Device Drivers # CONFIG_SOFT_WATCHDOG=m CONFIG_WDAT_WDT=m # CONFIG_XILINX_WATCHDOG is not set # CONFIG_ZIIRAVE_WATCHDOG is not set # CONFIG_CADENCE_WATCHDOG is not set # CONFIG_DW_WATCHDOG is not set # CONFIG_MAX63XX_WATCHDOG is not set # CONFIG_ACQUIRE_WDT is not set # CONFIG_ADVANTECH_WDT is not set CONFIG_ALIM1535_WDT=m CONFIG_ALIM7101_WDT=m # CONFIG_EBC_C384_WDT is not set CONFIG_F71808E_WDT=m CONFIG_SP5100_TCO=m CONFIG_SBC_FITPC2_WATCHDOG=m # CONFIG_EUROTECH_WDT is not set CONFIG_IB700_WDT=m CONFIG_IBMASR=m # CONFIG_WAFER_WDT is not set CONFIG_I6300ESB_WDT=y CONFIG_IE6XX_WDT=m CONFIG_ITCO_WDT=y CONFIG_ITCO_VENDOR_SUPPORT=y CONFIG_IT8712F_WDT=m CONFIG_IT87_WDT=m CONFIG_HP_WATCHDOG=m CONFIG_HPWDT_NMI_DECODING=y # CONFIG_SC1200_WDT is not set # CONFIG_PC87413_WDT is not set CONFIG_NV_TCO=m # CONFIG_60XX_WDT is not set # CONFIG_CPU5_WDT is not set CONFIG_SMSC_SCH311X_WDT=m # CONFIG_SMSC37B787_WDT is not set # CONFIG_TQMX86_WDT is not set CONFIG_VIA_WDT=m CONFIG_W83627HF_WDT=m CONFIG_W83877F_WDT=m CONFIG_W83977F_WDT=m CONFIG_MACHZ_WDT=m # CONFIG_SBC_EPX_C3_WATCHDOG is not set CONFIG_INTEL_MEI_WDT=m # CONFIG_NI903X_WDT is not set # CONFIG_NIC7018_WDT is not set # CONFIG_MEN_A21_WDT is not set CONFIG_XEN_WDT=m # # PCI-based Watchdog Cards # CONFIG_PCIPCWATCHDOG=m CONFIG_WDTPCI=m # # USB-based Watchdog Cards # CONFIG_USBPCWATCHDOG=m CONFIG_SSB_POSSIBLE=y CONFIG_SSB=m CONFIG_SSB_SPROM=y CONFIG_SSB_PCIHOST_POSSIBLE=y CONFIG_SSB_PCIHOST=y CONFIG_SSB_SDIOHOST_POSSIBLE=y CONFIG_SSB_SDIOHOST=y CONFIG_SSB_DRIVER_PCICORE_POSSIBLE=y CONFIG_SSB_DRIVER_PCICORE=y CONFIG_SSB_DRIVER_GPIO=y CONFIG_BCMA_POSSIBLE=y CONFIG_BCMA=m CONFIG_BCMA_HOST_PCI_POSSIBLE=y CONFIG_BCMA_HOST_PCI=y # CONFIG_BCMA_HOST_SOC is not set CONFIG_BCMA_DRIVER_PCI=y CONFIG_BCMA_DRIVER_GMAC_CMN=y CONFIG_BCMA_DRIVER_GPIO=y # CONFIG_BCMA_DEBUG is not set # # Multifunction device drivers # CONFIG_MFD_CORE=y # CONFIG_MFD_AS3711 is not set # CONFIG_PMIC_ADP5520 is not set # CONFIG_MFD_AAT2870_CORE is not set # CONFIG_MFD_BCM590XX is not set # CONFIG_MFD_BD9571MWV is not set # CONFIG_MFD_AXP20X_I2C is not set # CONFIG_MFD_MADERA is not set # CONFIG_PMIC_DA903X is not set # CONFIG_MFD_DA9052_SPI is not set # CONFIG_MFD_DA9052_I2C is not set # CONFIG_MFD_DA9055 is not set # CONFIG_MFD_DA9062 is not set # CONFIG_MFD_DA9063 is not set # CONFIG_MFD_DA9150 is not set # CONFIG_MFD_DLN2 is not set # CONFIG_MFD_MC13XXX_SPI is not set # CONFIG_MFD_MC13XXX_I2C is not set # CONFIG_HTC_PASIC3 is not set # CONFIG_HTC_I2CPLD is not set # CONFIG_MFD_INTEL_QUARK_I2C_GPIO is not set CONFIG_LPC_ICH=m CONFIG_LPC_SCH=m # CONFIG_INTEL_SOC_PMIC_CHTDC_TI is not set CONFIG_MFD_INTEL_LPSS=y CONFIG_MFD_INTEL_LPSS_ACPI=y CONFIG_MFD_INTEL_LPSS_PCI=y # CONFIG_MFD_JANZ_CMODIO is not set # CONFIG_MFD_KEMPLD is not set # CONFIG_MFD_88PM800 is not set # CONFIG_MFD_88PM805 is not set # CONFIG_MFD_88PM860X is not set # CONFIG_MFD_MAX14577 is not set # CONFIG_MFD_MAX77693 is not set # CONFIG_MFD_MAX77843 is not set # CONFIG_MFD_MAX8907 is not set # CONFIG_MFD_MAX8925 is not set # CONFIG_MFD_MAX8997 is not set # CONFIG_MFD_MAX8998 is not set # CONFIG_MFD_MT6397 is not set # CONFIG_MFD_MENF21BMC is not set # CONFIG_EZX_PCAP is not set CONFIG_MFD_VIPERBOARD=m # CONFIG_MFD_RETU is not set # CONFIG_MFD_PCF50633 is not set # CONFIG_UCB1400_CORE is not set # CONFIG_MFD_RDC321X is not set # CONFIG_MFD_RT5033 is not set # CONFIG_MFD_RC5T583 is not set # CONFIG_MFD_SEC_CORE is not set # CONFIG_MFD_SI476X_CORE is not set CONFIG_MFD_SM501=m CONFIG_MFD_SM501_GPIO=y # CONFIG_MFD_SKY81452 is not set # CONFIG_MFD_SMSC is not set # CONFIG_ABX500_CORE is not set # CONFIG_MFD_SYSCON is not set # CONFIG_MFD_TI_AM335X_TSCADC is not set # CONFIG_MFD_LP3943 is not set # CONFIG_MFD_LP8788 is not set # CONFIG_MFD_TI_LMU is not set # CONFIG_MFD_PALMAS is not set # CONFIG_TPS6105X is not set # CONFIG_TPS65010 is not set # CONFIG_TPS6507X is not set # CONFIG_MFD_TPS65086 is not set # CONFIG_MFD_TPS65090 is not set # CONFIG_MFD_TI_LP873X is not set # CONFIG_MFD_TPS6586X is not set # CONFIG_MFD_TPS65910 is not set # CONFIG_MFD_TPS65912_I2C is not set # CONFIG_MFD_TPS65912_SPI is not set # CONFIG_MFD_TPS80031 is not set # CONFIG_TWL4030_CORE is not set # CONFIG_TWL6040_CORE is not set # CONFIG_MFD_WL1273_CORE is not set # CONFIG_MFD_LM3533 is not set # CONFIG_MFD_TQMX86 is not set CONFIG_MFD_VX855=m # CONFIG_MFD_ARIZONA_I2C is not set # CONFIG_MFD_ARIZONA_SPI is not set # CONFIG_MFD_WM8400 is not set # CONFIG_MFD_WM831X_I2C is not set # CONFIG_MFD_WM831X_SPI is not set # CONFIG_MFD_WM8350_I2C is not set # CONFIG_MFD_WM8994 is not set # end of Multifunction device drivers # CONFIG_REGULATOR is not set CONFIG_RC_CORE=m CONFIG_RC_MAP=m CONFIG_LIRC=y CONFIG_RC_DECODERS=y CONFIG_IR_NEC_DECODER=m CONFIG_IR_RC5_DECODER=m CONFIG_IR_RC6_DECODER=m CONFIG_IR_JVC_DECODER=m CONFIG_IR_SONY_DECODER=m CONFIG_IR_SANYO_DECODER=m CONFIG_IR_SHARP_DECODER=m CONFIG_IR_MCE_KBD_DECODER=m # CONFIG_IR_XMP_DECODER is not set CONFIG_IR_IMON_DECODER=m # CONFIG_IR_RCMM_DECODER is not set CONFIG_RC_DEVICES=y CONFIG_RC_ATI_REMOTE=m CONFIG_IR_ENE=m CONFIG_IR_IMON=m # CONFIG_IR_IMON_RAW is not set CONFIG_IR_MCEUSB=m CONFIG_IR_ITE_CIR=m CONFIG_IR_FINTEK=m CONFIG_IR_NUVOTON=m CONFIG_IR_REDRAT3=m CONFIG_IR_STREAMZAP=m CONFIG_IR_WINBOND_CIR=m # CONFIG_IR_IGORPLUGUSB is not set CONFIG_IR_IGUANA=m CONFIG_IR_TTUSBIR=m CONFIG_RC_LOOPBACK=m # CONFIG_IR_SERIAL is not set # CONFIG_IR_SIR is not set # CONFIG_RC_XBOX_DVD is not set CONFIG_MEDIA_SUPPORT=m # # Multimedia core support # CONFIG_MEDIA_CAMERA_SUPPORT=y CONFIG_MEDIA_ANALOG_TV_SUPPORT=y CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y CONFIG_MEDIA_RADIO_SUPPORT=y # CONFIG_MEDIA_SDR_SUPPORT is not set # CONFIG_MEDIA_CEC_SUPPORT is not set CONFIG_MEDIA_CONTROLLER=y CONFIG_MEDIA_CONTROLLER_DVB=y CONFIG_VIDEO_DEV=m # CONFIG_VIDEO_V4L2_SUBDEV_API is not set CONFIG_VIDEO_V4L2=m CONFIG_VIDEO_V4L2_I2C=y # CONFIG_VIDEO_ADV_DEBUG is not set # CONFIG_VIDEO_FIXED_MINOR_RANGES is not set CONFIG_VIDEO_TUNER=m CONFIG_VIDEOBUF_GEN=m CONFIG_VIDEOBUF_DMA_SG=m CONFIG_VIDEOBUF_VMALLOC=m CONFIG_DVB_CORE=m # CONFIG_DVB_MMAP is not set CONFIG_DVB_NET=y CONFIG_TTPCI_EEPROM=m CONFIG_DVB_MAX_ADAPTERS=8 CONFIG_DVB_DYNAMIC_MINORS=y # CONFIG_DVB_DEMUX_SECTION_LOSS_LOG is not set # CONFIG_DVB_ULE_DEBUG is not set # # Media drivers # CONFIG_MEDIA_USB_SUPPORT=y # # Webcam devices # CONFIG_USB_VIDEO_CLASS=m CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV=y CONFIG_USB_GSPCA=m CONFIG_USB_M5602=m CONFIG_USB_STV06XX=m CONFIG_USB_GL860=m CONFIG_USB_GSPCA_BENQ=m CONFIG_USB_GSPCA_CONEX=m CONFIG_USB_GSPCA_CPIA1=m # CONFIG_USB_GSPCA_DTCS033 is not set CONFIG_USB_GSPCA_ETOMS=m CONFIG_USB_GSPCA_FINEPIX=m CONFIG_USB_GSPCA_JEILINJ=m CONFIG_USB_GSPCA_JL2005BCD=m # CONFIG_USB_GSPCA_KINECT is not set CONFIG_USB_GSPCA_KONICA=m CONFIG_USB_GSPCA_MARS=m CONFIG_USB_GSPCA_MR97310A=m CONFIG_USB_GSPCA_NW80X=m CONFIG_USB_GSPCA_OV519=m CONFIG_USB_GSPCA_OV534=m CONFIG_USB_GSPCA_OV534_9=m CONFIG_USB_GSPCA_PAC207=m CONFIG_USB_GSPCA_PAC7302=m CONFIG_USB_GSPCA_PAC7311=m CONFIG_USB_GSPCA_SE401=m CONFIG_USB_GSPCA_SN9C2028=m CONFIG_USB_GSPCA_SN9C20X=m CONFIG_USB_GSPCA_SONIXB=m CONFIG_USB_GSPCA_SONIXJ=m CONFIG_USB_GSPCA_SPCA500=m CONFIG_USB_GSPCA_SPCA501=m CONFIG_USB_GSPCA_SPCA505=m CONFIG_USB_GSPCA_SPCA506=m CONFIG_USB_GSPCA_SPCA508=m CONFIG_USB_GSPCA_SPCA561=m CONFIG_USB_GSPCA_SPCA1528=m CONFIG_USB_GSPCA_SQ905=m CONFIG_USB_GSPCA_SQ905C=m CONFIG_USB_GSPCA_SQ930X=m CONFIG_USB_GSPCA_STK014=m # CONFIG_USB_GSPCA_STK1135 is not set CONFIG_USB_GSPCA_STV0680=m CONFIG_USB_GSPCA_SUNPLUS=m CONFIG_USB_GSPCA_T613=m CONFIG_USB_GSPCA_TOPRO=m # CONFIG_USB_GSPCA_TOUPTEK is not set CONFIG_USB_GSPCA_TV8532=m CONFIG_USB_GSPCA_VC032X=m CONFIG_USB_GSPCA_VICAM=m CONFIG_USB_GSPCA_XIRLINK_CIT=m CONFIG_USB_GSPCA_ZC3XX=m CONFIG_USB_PWC=m # CONFIG_USB_PWC_DEBUG is not set CONFIG_USB_PWC_INPUT_EVDEV=y # CONFIG_VIDEO_CPIA2 is not set CONFIG_USB_ZR364XX=m CONFIG_USB_STKWEBCAM=m CONFIG_USB_S2255=m # CONFIG_VIDEO_USBTV is not set # # Analog TV USB devices # CONFIG_VIDEO_PVRUSB2=m CONFIG_VIDEO_PVRUSB2_SYSFS=y CONFIG_VIDEO_PVRUSB2_DVB=y # CONFIG_VIDEO_PVRUSB2_DEBUGIFC is not set CONFIG_VIDEO_HDPVR=m # CONFIG_VIDEO_STK1160_COMMON is not set # CONFIG_VIDEO_GO7007 is not set # # Analog/digital TV USB devices # CONFIG_VIDEO_AU0828=m CONFIG_VIDEO_AU0828_V4L2=y # CONFIG_VIDEO_AU0828_RC is not set CONFIG_VIDEO_CX231XX=m CONFIG_VIDEO_CX231XX_RC=y CONFIG_VIDEO_CX231XX_ALSA=m CONFIG_VIDEO_CX231XX_DVB=m CONFIG_VIDEO_TM6000=m CONFIG_VIDEO_TM6000_ALSA=m CONFIG_VIDEO_TM6000_DVB=m # # Digital TV USB devices # CONFIG_DVB_USB=m # CONFIG_DVB_USB_DEBUG is not set CONFIG_DVB_USB_DIB3000MC=m CONFIG_DVB_USB_A800=m CONFIG_DVB_USB_DIBUSB_MB=m # CONFIG_DVB_USB_DIBUSB_MB_FAULTY is not set CONFIG_DVB_USB_DIBUSB_MC=m CONFIG_DVB_USB_DIB0700=m CONFIG_DVB_USB_UMT_010=m CONFIG_DVB_USB_CXUSB=m # CONFIG_DVB_USB_CXUSB_ANALOG is not set CONFIG_DVB_USB_M920X=m CONFIG_DVB_USB_DIGITV=m CONFIG_DVB_USB_VP7045=m CONFIG_DVB_USB_VP702X=m CONFIG_DVB_USB_GP8PSK=m CONFIG_DVB_USB_NOVA_T_USB2=m CONFIG_DVB_USB_TTUSB2=m CONFIG_DVB_USB_DTT200U=m CONFIG_DVB_USB_OPERA1=m CONFIG_DVB_USB_AF9005=m CONFIG_DVB_USB_AF9005_REMOTE=m CONFIG_DVB_USB_PCTV452E=m CONFIG_DVB_USB_DW2102=m CONFIG_DVB_USB_CINERGY_T2=m CONFIG_DVB_USB_DTV5100=m CONFIG_DVB_USB_AZ6027=m CONFIG_DVB_USB_TECHNISAT_USB2=m CONFIG_DVB_USB_V2=m CONFIG_DVB_USB_AF9015=m CONFIG_DVB_USB_AF9035=m CONFIG_DVB_USB_ANYSEE=m CONFIG_DVB_USB_AU6610=m CONFIG_DVB_USB_AZ6007=m CONFIG_DVB_USB_CE6230=m CONFIG_DVB_USB_EC168=m CONFIG_DVB_USB_GL861=m CONFIG_DVB_USB_LME2510=m CONFIG_DVB_USB_MXL111SF=m CONFIG_DVB_USB_RTL28XXU=m # CONFIG_DVB_USB_DVBSKY is not set # CONFIG_DVB_USB_ZD1301 is not set CONFIG_DVB_TTUSB_BUDGET=m CONFIG_DVB_TTUSB_DEC=m CONFIG_SMS_USB_DRV=m CONFIG_DVB_B2C2_FLEXCOP_USB=m # CONFIG_DVB_B2C2_FLEXCOP_USB_DEBUG is not set # CONFIG_DVB_AS102 is not set # # Webcam, TV (analog/digital) USB devices # CONFIG_VIDEO_EM28XX=m # CONFIG_VIDEO_EM28XX_V4L2 is not set CONFIG_VIDEO_EM28XX_ALSA=m CONFIG_VIDEO_EM28XX_DVB=m CONFIG_VIDEO_EM28XX_RC=m CONFIG_MEDIA_PCI_SUPPORT=y # # Media capture support # # CONFIG_VIDEO_MEYE is not set # CONFIG_VIDEO_SOLO6X10 is not set # CONFIG_VIDEO_TW5864 is not set # CONFIG_VIDEO_TW68 is not set # CONFIG_VIDEO_TW686X is not set # # Media capture/analog TV support # CONFIG_VIDEO_IVTV=m # CONFIG_VIDEO_IVTV_DEPRECATED_IOCTLS is not set # CONFIG_VIDEO_IVTV_ALSA is not set CONFIG_VIDEO_FB_IVTV=m # CONFIG_VIDEO_FB_IVTV_FORCE_PAT is not set # CONFIG_VIDEO_HEXIUM_GEMINI is not set # CONFIG_VIDEO_HEXIUM_ORION is not set # CONFIG_VIDEO_MXB is not set # CONFIG_VIDEO_DT3155 is not set # # Media capture/analog/hybrid TV support # CONFIG_VIDEO_CX18=m CONFIG_VIDEO_CX18_ALSA=m CONFIG_VIDEO_CX23885=m CONFIG_MEDIA_ALTERA_CI=m # CONFIG_VIDEO_CX25821 is not set CONFIG_VIDEO_CX88=m CONFIG_VIDEO_CX88_ALSA=m CONFIG_VIDEO_CX88_BLACKBIRD=m CONFIG_VIDEO_CX88_DVB=m CONFIG_VIDEO_CX88_ENABLE_VP3054=y CONFIG_VIDEO_CX88_VP3054=m CONFIG_VIDEO_CX88_MPEG=m CONFIG_VIDEO_BT848=m CONFIG_DVB_BT8XX=m CONFIG_VIDEO_SAA7134=m CONFIG_VIDEO_SAA7134_ALSA=m CONFIG_VIDEO_SAA7134_RC=y CONFIG_VIDEO_SAA7134_DVB=m CONFIG_VIDEO_SAA7164=m # # Media digital TV PCI Adapters # CONFIG_DVB_AV7110_IR=y CONFIG_DVB_AV7110=m CONFIG_DVB_AV7110_OSD=y CONFIG_DVB_BUDGET_CORE=m CONFIG_DVB_BUDGET=m CONFIG_DVB_BUDGET_CI=m CONFIG_DVB_BUDGET_AV=m CONFIG_DVB_BUDGET_PATCH=m CONFIG_DVB_B2C2_FLEXCOP_PCI=m # CONFIG_DVB_B2C2_FLEXCOP_PCI_DEBUG is not set CONFIG_DVB_PLUTO2=m CONFIG_DVB_DM1105=m CONFIG_DVB_PT1=m # CONFIG_DVB_PT3 is not set CONFIG_MANTIS_CORE=m CONFIG_DVB_MANTIS=m CONFIG_DVB_HOPPER=m CONFIG_DVB_NGENE=m CONFIG_DVB_DDBRIDGE=m # CONFIG_DVB_DDBRIDGE_MSIENABLE is not set # CONFIG_DVB_SMIPCIE is not set # CONFIG_DVB_NETUP_UNIDVB is not set # CONFIG_V4L_PLATFORM_DRIVERS is not set # CONFIG_V4L_MEM2MEM_DRIVERS is not set # CONFIG_V4L_TEST_DRIVERS is not set # CONFIG_DVB_PLATFORM_DRIVERS is not set # # Supported MMC/SDIO adapters # CONFIG_SMS_SDIO_DRV=m CONFIG_RADIO_ADAPTERS=y CONFIG_RADIO_TEA575X=m # CONFIG_RADIO_SI470X is not set # CONFIG_RADIO_SI4713 is not set # CONFIG_USB_MR800 is not set # CONFIG_USB_DSBR is not set # CONFIG_RADIO_MAXIRADIO is not set # CONFIG_RADIO_SHARK is not set # CONFIG_RADIO_SHARK2 is not set # CONFIG_USB_KEENE is not set # CONFIG_USB_RAREMONO is not set # CONFIG_USB_MA901 is not set # CONFIG_RADIO_TEA5764 is not set # CONFIG_RADIO_SAA7706H is not set # CONFIG_RADIO_TEF6862 is not set # CONFIG_RADIO_WL1273 is not set # # Texas Instruments WL128x FM driver (ST based) # # end of Texas Instruments WL128x FM driver (ST based) # # Supported FireWire (IEEE 1394) Adapters # CONFIG_DVB_FIREDTV=m CONFIG_DVB_FIREDTV_INPUT=y CONFIG_MEDIA_COMMON_OPTIONS=y # # common driver options # CONFIG_VIDEO_CX2341X=m CONFIG_VIDEO_TVEEPROM=m CONFIG_CYPRESS_FIRMWARE=m CONFIG_VIDEOBUF2_CORE=m CONFIG_VIDEOBUF2_V4L2=m CONFIG_VIDEOBUF2_MEMOPS=m CONFIG_VIDEOBUF2_VMALLOC=m CONFIG_VIDEOBUF2_DMA_SG=m CONFIG_VIDEOBUF2_DVB=m CONFIG_DVB_B2C2_FLEXCOP=m CONFIG_VIDEO_SAA7146=m CONFIG_VIDEO_SAA7146_VV=m CONFIG_SMS_SIANO_MDTV=m CONFIG_SMS_SIANO_RC=y # CONFIG_SMS_SIANO_DEBUGFS is not set # # Media ancillary drivers (tuners, sensors, i2c, spi, frontends) # CONFIG_MEDIA_SUBDRV_AUTOSELECT=y CONFIG_MEDIA_ATTACH=y CONFIG_VIDEO_IR_I2C=m # # I2C Encoders, decoders, sensors and other helper chips # # # Audio decoders, processors and mixers # CONFIG_VIDEO_TVAUDIO=m CONFIG_VIDEO_TDA7432=m # CONFIG_VIDEO_TDA9840 is not set # CONFIG_VIDEO_TEA6415C is not set # CONFIG_VIDEO_TEA6420 is not set CONFIG_VIDEO_MSP3400=m CONFIG_VIDEO_CS3308=m CONFIG_VIDEO_CS5345=m CONFIG_VIDEO_CS53L32A=m # CONFIG_VIDEO_TLV320AIC23B is not set # CONFIG_VIDEO_UDA1342 is not set CONFIG_VIDEO_WM8775=m CONFIG_VIDEO_WM8739=m CONFIG_VIDEO_VP27SMPX=m # CONFIG_VIDEO_SONY_BTF_MPX is not set # # RDS decoders # CONFIG_VIDEO_SAA6588=m # # Video decoders # # CONFIG_VIDEO_ADV7183 is not set # CONFIG_VIDEO_BT819 is not set # CONFIG_VIDEO_BT856 is not set # CONFIG_VIDEO_BT866 is not set # CONFIG_VIDEO_KS0127 is not set # CONFIG_VIDEO_ML86V7667 is not set # CONFIG_VIDEO_SAA7110 is not set CONFIG_VIDEO_SAA711X=m # CONFIG_VIDEO_TVP514X is not set # CONFIG_VIDEO_TVP5150 is not set # CONFIG_VIDEO_TVP7002 is not set # CONFIG_VIDEO_TW2804 is not set # CONFIG_VIDEO_TW9903 is not set # CONFIG_VIDEO_TW9906 is not set # CONFIG_VIDEO_TW9910 is not set # CONFIG_VIDEO_VPX3220 is not set # # Video and audio decoders # CONFIG_VIDEO_SAA717X=m CONFIG_VIDEO_CX25840=m # # Video encoders # CONFIG_VIDEO_SAA7127=m # CONFIG_VIDEO_SAA7185 is not set # CONFIG_VIDEO_ADV7170 is not set # CONFIG_VIDEO_ADV7175 is not set # CONFIG_VIDEO_ADV7343 is not set # CONFIG_VIDEO_ADV7393 is not set # CONFIG_VIDEO_AK881X is not set # CONFIG_VIDEO_THS8200 is not set # # Camera sensor devices # # CONFIG_VIDEO_OV2640 is not set # CONFIG_VIDEO_OV2659 is not set # CONFIG_VIDEO_OV2680 is not set # CONFIG_VIDEO_OV2685 is not set # CONFIG_VIDEO_OV6650 is not set # CONFIG_VIDEO_OV5695 is not set # CONFIG_VIDEO_OV772X is not set # CONFIG_VIDEO_OV7640 is not set # CONFIG_VIDEO_OV7670 is not set # CONFIG_VIDEO_OV7740 is not set # CONFIG_VIDEO_OV9640 is not set # CONFIG_VIDEO_VS6624 is not set # CONFIG_VIDEO_MT9M111 is not set # CONFIG_VIDEO_MT9T112 is not set # CONFIG_VIDEO_MT9V011 is not set # CONFIG_VIDEO_MT9V111 is not set # CONFIG_VIDEO_SR030PC30 is not set # CONFIG_VIDEO_RJ54N1 is not set # # Lens drivers # # CONFIG_VIDEO_AD5820 is not set # # Flash devices # # CONFIG_VIDEO_ADP1653 is not set # CONFIG_VIDEO_LM3560 is not set # CONFIG_VIDEO_LM3646 is not set # # Video improvement chips # CONFIG_VIDEO_UPD64031A=m CONFIG_VIDEO_UPD64083=m # # Audio/Video compression chips # CONFIG_VIDEO_SAA6752HS=m # # SDR tuner chips # # # Miscellaneous helper chips # # CONFIG_VIDEO_THS7303 is not set CONFIG_VIDEO_M52790=m # CONFIG_VIDEO_I2C is not set # end of I2C Encoders, decoders, sensors and other helper chips # # SPI helper chips # # end of SPI helper chips # # Media SPI Adapters # # CONFIG_CXD2880_SPI_DRV is not set # end of Media SPI Adapters CONFIG_MEDIA_TUNER=m # # Customize TV tuners # CONFIG_MEDIA_TUNER_SIMPLE=m CONFIG_MEDIA_TUNER_TDA18250=m CONFIG_MEDIA_TUNER_TDA8290=m CONFIG_MEDIA_TUNER_TDA827X=m CONFIG_MEDIA_TUNER_TDA18271=m CONFIG_MEDIA_TUNER_TDA9887=m CONFIG_MEDIA_TUNER_TEA5761=m CONFIG_MEDIA_TUNER_TEA5767=m # CONFIG_MEDIA_TUNER_MSI001 is not set CONFIG_MEDIA_TUNER_MT20XX=m CONFIG_MEDIA_TUNER_MT2060=m CONFIG_MEDIA_TUNER_MT2063=m CONFIG_MEDIA_TUNER_MT2266=m CONFIG_MEDIA_TUNER_MT2131=m CONFIG_MEDIA_TUNER_QT1010=m CONFIG_MEDIA_TUNER_XC2028=m CONFIG_MEDIA_TUNER_XC5000=m CONFIG_MEDIA_TUNER_XC4000=m CONFIG_MEDIA_TUNER_MXL5005S=m CONFIG_MEDIA_TUNER_MXL5007T=m CONFIG_MEDIA_TUNER_MC44S803=m CONFIG_MEDIA_TUNER_MAX2165=m CONFIG_MEDIA_TUNER_TDA18218=m CONFIG_MEDIA_TUNER_FC0011=m CONFIG_MEDIA_TUNER_FC0012=m CONFIG_MEDIA_TUNER_FC0013=m CONFIG_MEDIA_TUNER_TDA18212=m CONFIG_MEDIA_TUNER_E4000=m CONFIG_MEDIA_TUNER_FC2580=m CONFIG_MEDIA_TUNER_M88RS6000T=m CONFIG_MEDIA_TUNER_TUA9001=m CONFIG_MEDIA_TUNER_SI2157=m CONFIG_MEDIA_TUNER_IT913X=m CONFIG_MEDIA_TUNER_R820T=m # CONFIG_MEDIA_TUNER_MXL301RF is not set CONFIG_MEDIA_TUNER_QM1D1C0042=m CONFIG_MEDIA_TUNER_QM1D1B0004=m # end of Customize TV tuners # # Customise DVB Frontends # # # Multistandard (satellite) frontends # CONFIG_DVB_STB0899=m CONFIG_DVB_STB6100=m CONFIG_DVB_STV090x=m CONFIG_DVB_STV0910=m CONFIG_DVB_STV6110x=m CONFIG_DVB_STV6111=m CONFIG_DVB_MXL5XX=m CONFIG_DVB_M88DS3103=m # # Multistandard (cable + terrestrial) frontends # CONFIG_DVB_DRXK=m CONFIG_DVB_TDA18271C2DD=m CONFIG_DVB_SI2165=m CONFIG_DVB_MN88472=m CONFIG_DVB_MN88473=m # # DVB-S (satellite) frontends # CONFIG_DVB_CX24110=m CONFIG_DVB_CX24123=m CONFIG_DVB_MT312=m CONFIG_DVB_ZL10036=m CONFIG_DVB_ZL10039=m CONFIG_DVB_S5H1420=m CONFIG_DVB_STV0288=m CONFIG_DVB_STB6000=m CONFIG_DVB_STV0299=m CONFIG_DVB_STV6110=m CONFIG_DVB_STV0900=m CONFIG_DVB_TDA8083=m CONFIG_DVB_TDA10086=m CONFIG_DVB_TDA8261=m CONFIG_DVB_VES1X93=m CONFIG_DVB_TUNER_ITD1000=m CONFIG_DVB_TUNER_CX24113=m CONFIG_DVB_TDA826X=m CONFIG_DVB_TUA6100=m CONFIG_DVB_CX24116=m CONFIG_DVB_CX24117=m CONFIG_DVB_CX24120=m CONFIG_DVB_SI21XX=m CONFIG_DVB_TS2020=m CONFIG_DVB_DS3000=m CONFIG_DVB_MB86A16=m CONFIG_DVB_TDA10071=m # # DVB-T (terrestrial) frontends # CONFIG_DVB_SP8870=m CONFIG_DVB_SP887X=m CONFIG_DVB_CX22700=m CONFIG_DVB_CX22702=m # CONFIG_DVB_S5H1432 is not set CONFIG_DVB_DRXD=m CONFIG_DVB_L64781=m CONFIG_DVB_TDA1004X=m CONFIG_DVB_NXT6000=m CONFIG_DVB_MT352=m CONFIG_DVB_ZL10353=m CONFIG_DVB_DIB3000MB=m CONFIG_DVB_DIB3000MC=m CONFIG_DVB_DIB7000M=m CONFIG_DVB_DIB7000P=m # CONFIG_DVB_DIB9000 is not set CONFIG_DVB_TDA10048=m CONFIG_DVB_AF9013=m CONFIG_DVB_EC100=m CONFIG_DVB_STV0367=m CONFIG_DVB_CXD2820R=m CONFIG_DVB_CXD2841ER=m CONFIG_DVB_RTL2830=m CONFIG_DVB_RTL2832=m CONFIG_DVB_SI2168=m # CONFIG_DVB_ZD1301_DEMOD is not set CONFIG_DVB_GP8PSK_FE=m # CONFIG_DVB_CXD2880 is not set # # DVB-C (cable) frontends # CONFIG_DVB_VES1820=m CONFIG_DVB_TDA10021=m CONFIG_DVB_TDA10023=m CONFIG_DVB_STV0297=m # # ATSC (North American/Korean Terrestrial/Cable DTV) frontends # CONFIG_DVB_NXT200X=m CONFIG_DVB_OR51211=m CONFIG_DVB_OR51132=m CONFIG_DVB_BCM3510=m CONFIG_DVB_LGDT330X=m CONFIG_DVB_LGDT3305=m CONFIG_DVB_LGDT3306A=m CONFIG_DVB_LG2160=m CONFIG_DVB_S5H1409=m CONFIG_DVB_AU8522=m CONFIG_DVB_AU8522_DTV=m CONFIG_DVB_AU8522_V4L=m CONFIG_DVB_S5H1411=m # # ISDB-T (terrestrial) frontends # CONFIG_DVB_S921=m CONFIG_DVB_DIB8000=m CONFIG_DVB_MB86A20S=m # # ISDB-S (satellite) & ISDB-T (terrestrial) frontends # CONFIG_DVB_TC90522=m # CONFIG_DVB_MN88443X is not set # # Digital terrestrial only tuners/PLL # CONFIG_DVB_PLL=m CONFIG_DVB_TUNER_DIB0070=m CONFIG_DVB_TUNER_DIB0090=m # # SEC control devices for DVB-S # CONFIG_DVB_DRX39XYJ=m CONFIG_DVB_LNBH25=m # CONFIG_DVB_LNBH29 is not set CONFIG_DVB_LNBP21=m CONFIG_DVB_LNBP22=m CONFIG_DVB_ISL6405=m CONFIG_DVB_ISL6421=m CONFIG_DVB_ISL6423=m CONFIG_DVB_A8293=m # CONFIG_DVB_LGS8GL5 is not set CONFIG_DVB_LGS8GXX=m CONFIG_DVB_ATBM8830=m CONFIG_DVB_TDA665x=m CONFIG_DVB_IX2505V=m CONFIG_DVB_M88RS2000=m CONFIG_DVB_AF9033=m # CONFIG_DVB_HORUS3A is not set # CONFIG_DVB_ASCOT2E is not set # CONFIG_DVB_HELENE is not set # # Common Interface (EN50221) controller drivers # CONFIG_DVB_CXD2099=m # CONFIG_DVB_SP2 is not set # # Tools to develop new frontends # CONFIG_DVB_DUMMY_FE=m # end of Customise DVB Frontends # # Graphics support # CONFIG_AGP=y CONFIG_AGP_AMD64=y CONFIG_AGP_INTEL=y CONFIG_AGP_SIS=y CONFIG_AGP_VIA=y CONFIG_INTEL_GTT=y CONFIG_VGA_ARB=y CONFIG_VGA_ARB_MAX_GPUS=64 CONFIG_VGA_SWITCHEROO=y CONFIG_DRM=m CONFIG_DRM_MIPI_DSI=y CONFIG_DRM_DP_AUX_CHARDEV=y CONFIG_DRM_EXPORT_FOR_TESTS=y CONFIG_DRM_DEBUG_SELFTEST=m CONFIG_DRM_KMS_HELPER=m CONFIG_DRM_KMS_FB_HELPER=y # CONFIG_DRM_DEBUG_DP_MST_TOPOLOGY_REFS is not set CONFIG_DRM_FBDEV_EMULATION=y CONFIG_DRM_FBDEV_OVERALLOC=100 # CONFIG_DRM_FBDEV_LEAK_PHYS_SMEM is not set CONFIG_DRM_LOAD_EDID_FIRMWARE=y # CONFIG_DRM_DP_CEC is not set CONFIG_DRM_TTM=m CONFIG_DRM_TTM_DMA_PAGE_POOL=y CONFIG_DRM_VRAM_HELPER=m CONFIG_DRM_TTM_HELPER=m CONFIG_DRM_GEM_SHMEM_HELPER=y # # I2C encoder or helper chips # CONFIG_DRM_I2C_CH7006=m CONFIG_DRM_I2C_SIL164=m # CONFIG_DRM_I2C_NXP_TDA998X is not set # CONFIG_DRM_I2C_NXP_TDA9950 is not set # end of I2C encoder or helper chips # # ARM devices # # end of ARM devices # CONFIG_DRM_RADEON is not set # CONFIG_DRM_AMDGPU is not set # # ACP (Audio CoProcessor) Configuration # # end of ACP (Audio CoProcessor) Configuration # CONFIG_DRM_NOUVEAU is not set CONFIG_DRM_I915=m # CONFIG_DRM_I915_ALPHA_SUPPORT is not set CONFIG_DRM_I915_FORCE_PROBE="" CONFIG_DRM_I915_CAPTURE_ERROR=y CONFIG_DRM_I915_COMPRESS_ERROR=y CONFIG_DRM_I915_USERPTR=y CONFIG_DRM_I915_GVT=y CONFIG_DRM_I915_GVT_KVMGT=m # # drm/i915 Debugging # # CONFIG_DRM_I915_WERROR is not set # CONFIG_DRM_I915_DEBUG is not set # CONFIG_DRM_I915_DEBUG_MMIO is not set # CONFIG_DRM_I915_SW_FENCE_DEBUG_OBJECTS is not set # CONFIG_DRM_I915_SW_FENCE_CHECK_DAG is not set # CONFIG_DRM_I915_DEBUG_GUC is not set # CONFIG_DRM_I915_SELFTEST is not set # CONFIG_DRM_I915_LOW_LEVEL_TRACEPOINTS is not set # CONFIG_DRM_I915_DEBUG_VBLANK_EVADE is not set # CONFIG_DRM_I915_DEBUG_RUNTIME_PM is not set # end of drm/i915 Debugging # # drm/i915 Profile Guided Optimisation # CONFIG_DRM_I915_USERFAULT_AUTOSUSPEND=250 CONFIG_DRM_I915_HEARTBEAT_INTERVAL=2500 CONFIG_DRM_I915_PREEMPT_TIMEOUT=640 CONFIG_DRM_I915_SPIN_REQUEST=5 CONFIG_DRM_I915_STOP_TIMEOUT=100 CONFIG_DRM_I915_TIMESLICE_DURATION=1 # end of drm/i915 Profile Guided Optimisation CONFIG_DRM_VGEM=m # CONFIG_DRM_VKMS is not set CONFIG_DRM_VMWGFX=m CONFIG_DRM_VMWGFX_FBCON=y CONFIG_DRM_GMA500=m CONFIG_DRM_GMA600=y CONFIG_DRM_GMA3600=y CONFIG_DRM_UDL=m CONFIG_DRM_AST=m CONFIG_DRM_MGAG200=m CONFIG_DRM_CIRRUS_QEMU=m CONFIG_DRM_QXL=m CONFIG_DRM_BOCHS=m CONFIG_DRM_VIRTIO_GPU=m CONFIG_DRM_PANEL=y # # Display Panels # # CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN is not set # end of Display Panels CONFIG_DRM_BRIDGE=y CONFIG_DRM_PANEL_BRIDGE=y # # Display Interface Bridges # # CONFIG_DRM_ANALOGIX_ANX78XX is not set # end of Display Interface Bridges # CONFIG_DRM_ETNAVIV is not set # CONFIG_DRM_GM12U320 is not set # CONFIG_TINYDRM_HX8357D is not set # CONFIG_TINYDRM_ILI9225 is not set # CONFIG_TINYDRM_ILI9341 is not set # CONFIG_TINYDRM_MI0283QT is not set # CONFIG_TINYDRM_REPAPER is not set # CONFIG_TINYDRM_ST7586 is not set # CONFIG_TINYDRM_ST7735R is not set # CONFIG_DRM_XEN is not set # CONFIG_DRM_VBOXVIDEO is not set # CONFIG_DRM_LEGACY is not set CONFIG_DRM_PANEL_ORIENTATION_QUIRKS=y CONFIG_DRM_LIB_RANDOM=y # # Frame buffer Devices # CONFIG_FB_CMDLINE=y CONFIG_FB_NOTIFY=y CONFIG_FB=y # CONFIG_FIRMWARE_EDID is not set CONFIG_FB_BOOT_VESA_SUPPORT=y CONFIG_FB_CFB_FILLRECT=y CONFIG_FB_CFB_COPYAREA=y CONFIG_FB_CFB_IMAGEBLIT=y CONFIG_FB_SYS_FILLRECT=m CONFIG_FB_SYS_COPYAREA=m CONFIG_FB_SYS_IMAGEBLIT=m # CONFIG_FB_FOREIGN_ENDIAN is not set CONFIG_FB_SYS_FOPS=m CONFIG_FB_DEFERRED_IO=y # CONFIG_FB_MODE_HELPERS is not set CONFIG_FB_TILEBLITTING=y # # Frame buffer hardware drivers # # CONFIG_FB_CIRRUS is not set # CONFIG_FB_PM2 is not set # CONFIG_FB_CYBER2000 is not set # CONFIG_FB_ARC is not set # CONFIG_FB_ASILIANT is not set # CONFIG_FB_IMSTT is not set # CONFIG_FB_VGA16 is not set # CONFIG_FB_UVESA is not set CONFIG_FB_VESA=y CONFIG_FB_EFI=y # CONFIG_FB_N411 is not set # CONFIG_FB_HGA is not set # CONFIG_FB_OPENCORES is not set # CONFIG_FB_S1D13XXX is not set # CONFIG_FB_NVIDIA is not set # CONFIG_FB_RIVA is not set # CONFIG_FB_I740 is not set # CONFIG_FB_LE80578 is not set # CONFIG_FB_INTEL is not set # CONFIG_FB_MATROX is not set # CONFIG_FB_RADEON is not set # CONFIG_FB_ATY128 is not set # CONFIG_FB_ATY is not set # CONFIG_FB_S3 is not set # CONFIG_FB_SAVAGE is not set # CONFIG_FB_SIS is not set # CONFIG_FB_VIA is not set # CONFIG_FB_NEOMAGIC is not set # CONFIG_FB_KYRO is not set # CONFIG_FB_3DFX is not set # CONFIG_FB_VOODOO1 is not set # CONFIG_FB_VT8623 is not set # CONFIG_FB_TRIDENT is not set # CONFIG_FB_ARK is not set # CONFIG_FB_PM3 is not set # CONFIG_FB_CARMINE is not set # CONFIG_FB_SM501 is not set # CONFIG_FB_SMSCUFX is not set # CONFIG_FB_UDL is not set # CONFIG_FB_IBM_GXT4500 is not set # CONFIG_FB_VIRTUAL is not set # CONFIG_XEN_FBDEV_FRONTEND is not set # CONFIG_FB_METRONOME is not set # CONFIG_FB_MB862XX is not set CONFIG_FB_HYPERV=m # CONFIG_FB_SIMPLE is not set # CONFIG_FB_SM712 is not set # end of Frame buffer Devices # # Backlight & LCD device support # CONFIG_LCD_CLASS_DEVICE=m # CONFIG_LCD_L4F00242T03 is not set # CONFIG_LCD_LMS283GF05 is not set # CONFIG_LCD_LTV350QV is not set # CONFIG_LCD_ILI922X is not set # CONFIG_LCD_ILI9320 is not set # CONFIG_LCD_TDO24M is not set # CONFIG_LCD_VGG2432A4 is not set CONFIG_LCD_PLATFORM=m # CONFIG_LCD_AMS369FG06 is not set # CONFIG_LCD_LMS501KF03 is not set # CONFIG_LCD_HX8357 is not set # CONFIG_LCD_OTM3225A is not set CONFIG_BACKLIGHT_CLASS_DEVICE=y # CONFIG_BACKLIGHT_GENERIC is not set # CONFIG_BACKLIGHT_PWM is not set CONFIG_BACKLIGHT_APPLE=m # CONFIG_BACKLIGHT_QCOM_WLED is not set # CONFIG_BACKLIGHT_SAHARA is not set # CONFIG_BACKLIGHT_ADP8860 is not set # CONFIG_BACKLIGHT_ADP8870 is not set # CONFIG_BACKLIGHT_LM3630A is not set # CONFIG_BACKLIGHT_LM3639 is not set CONFIG_BACKLIGHT_LP855X=m # CONFIG_BACKLIGHT_GPIO is not set # CONFIG_BACKLIGHT_LV5207LP is not set # CONFIG_BACKLIGHT_BD6107 is not set # CONFIG_BACKLIGHT_ARCXCNN is not set # end of Backlight & LCD device support CONFIG_HDMI=y # # Console display driver support # CONFIG_VGA_CONSOLE=y CONFIG_VGACON_SOFT_SCROLLBACK=y CONFIG_VGACON_SOFT_SCROLLBACK_SIZE=64 # CONFIG_VGACON_SOFT_SCROLLBACK_PERSISTENT_ENABLE_BY_DEFAULT is not set CONFIG_DUMMY_CONSOLE=y CONFIG_DUMMY_CONSOLE_COLUMNS=80 CONFIG_DUMMY_CONSOLE_ROWS=25 CONFIG_FRAMEBUFFER_CONSOLE=y CONFIG_FRAMEBUFFER_CONSOLE_DETECT_PRIMARY=y CONFIG_FRAMEBUFFER_CONSOLE_ROTATION=y # CONFIG_FRAMEBUFFER_CONSOLE_DEFERRED_TAKEOVER is not set # end of Console display driver support CONFIG_LOGO=y # CONFIG_LOGO_LINUX_MONO is not set # CONFIG_LOGO_LINUX_VGA16 is not set CONFIG_LOGO_LINUX_CLUT224=y # end of Graphics support CONFIG_SOUND=m CONFIG_SOUND_OSS_CORE=y CONFIG_SOUND_OSS_CORE_PRECLAIM=y CONFIG_SND=m CONFIG_SND_TIMER=m CONFIG_SND_PCM=m CONFIG_SND_PCM_ELD=y CONFIG_SND_HWDEP=m CONFIG_SND_SEQ_DEVICE=m CONFIG_SND_RAWMIDI=m CONFIG_SND_COMPRESS_OFFLOAD=m CONFIG_SND_JACK=y CONFIG_SND_JACK_INPUT_DEV=y CONFIG_SND_OSSEMUL=y # CONFIG_SND_MIXER_OSS is not set # CONFIG_SND_PCM_OSS is not set CONFIG_SND_PCM_TIMER=y CONFIG_SND_HRTIMER=m CONFIG_SND_DYNAMIC_MINORS=y CONFIG_SND_MAX_CARDS=32 # CONFIG_SND_SUPPORT_OLD_API is not set CONFIG_SND_PROC_FS=y CONFIG_SND_VERBOSE_PROCFS=y # CONFIG_SND_VERBOSE_PRINTK is not set # CONFIG_SND_DEBUG is not set CONFIG_SND_VMASTER=y CONFIG_SND_DMA_SGBUF=y CONFIG_SND_SEQUENCER=m CONFIG_SND_SEQ_DUMMY=m CONFIG_SND_SEQUENCER_OSS=m CONFIG_SND_SEQ_HRTIMER_DEFAULT=y CONFIG_SND_SEQ_MIDI_EVENT=m CONFIG_SND_SEQ_MIDI=m CONFIG_SND_SEQ_MIDI_EMUL=m CONFIG_SND_SEQ_VIRMIDI=m CONFIG_SND_MPU401_UART=m CONFIG_SND_OPL3_LIB=m CONFIG_SND_OPL3_LIB_SEQ=m CONFIG_SND_VX_LIB=m CONFIG_SND_AC97_CODEC=m CONFIG_SND_DRIVERS=y CONFIG_SND_PCSP=m CONFIG_SND_DUMMY=m CONFIG_SND_ALOOP=m CONFIG_SND_VIRMIDI=m CONFIG_SND_MTPAV=m # CONFIG_SND_MTS64 is not set # CONFIG_SND_SERIAL_U16550 is not set CONFIG_SND_MPU401=m # CONFIG_SND_PORTMAN2X4 is not set CONFIG_SND_AC97_POWER_SAVE=y CONFIG_SND_AC97_POWER_SAVE_DEFAULT=5 CONFIG_SND_PCI=y CONFIG_SND_AD1889=m # CONFIG_SND_ALS300 is not set # CONFIG_SND_ALS4000 is not set CONFIG_SND_ALI5451=m CONFIG_SND_ASIHPI=m CONFIG_SND_ATIIXP=m CONFIG_SND_ATIIXP_MODEM=m CONFIG_SND_AU8810=m CONFIG_SND_AU8820=m CONFIG_SND_AU8830=m # CONFIG_SND_AW2 is not set # CONFIG_SND_AZT3328 is not set CONFIG_SND_BT87X=m # CONFIG_SND_BT87X_OVERCLOCK is not set CONFIG_SND_CA0106=m CONFIG_SND_CMIPCI=m CONFIG_SND_OXYGEN_LIB=m CONFIG_SND_OXYGEN=m # CONFIG_SND_CS4281 is not set CONFIG_SND_CS46XX=m CONFIG_SND_CS46XX_NEW_DSP=y CONFIG_SND_CTXFI=m CONFIG_SND_DARLA20=m CONFIG_SND_GINA20=m CONFIG_SND_LAYLA20=m CONFIG_SND_DARLA24=m CONFIG_SND_GINA24=m CONFIG_SND_LAYLA24=m CONFIG_SND_MONA=m CONFIG_SND_MIA=m CONFIG_SND_ECHO3G=m CONFIG_SND_INDIGO=m CONFIG_SND_INDIGOIO=m CONFIG_SND_INDIGODJ=m CONFIG_SND_INDIGOIOX=m CONFIG_SND_INDIGODJX=m CONFIG_SND_EMU10K1=m CONFIG_SND_EMU10K1_SEQ=m CONFIG_SND_EMU10K1X=m CONFIG_SND_ENS1370=m CONFIG_SND_ENS1371=m # CONFIG_SND_ES1938 is not set CONFIG_SND_ES1968=m CONFIG_SND_ES1968_INPUT=y CONFIG_SND_ES1968_RADIO=y # CONFIG_SND_FM801 is not set CONFIG_SND_HDSP=m CONFIG_SND_HDSPM=m CONFIG_SND_ICE1712=m CONFIG_SND_ICE1724=m CONFIG_SND_INTEL8X0=m CONFIG_SND_INTEL8X0M=m CONFIG_SND_KORG1212=m CONFIG_SND_LOLA=m CONFIG_SND_LX6464ES=m CONFIG_SND_MAESTRO3=m CONFIG_SND_MAESTRO3_INPUT=y CONFIG_SND_MIXART=m # CONFIG_SND_NM256 is not set CONFIG_SND_PCXHR=m # CONFIG_SND_RIPTIDE is not set CONFIG_SND_RME32=m CONFIG_SND_RME96=m CONFIG_SND_RME9652=m # CONFIG_SND_SONICVIBES is not set CONFIG_SND_TRIDENT=m CONFIG_SND_VIA82XX=m CONFIG_SND_VIA82XX_MODEM=m CONFIG_SND_VIRTUOSO=m CONFIG_SND_VX222=m # CONFIG_SND_YMFPCI is not set # # HD-Audio # CONFIG_SND_HDA=m CONFIG_SND_HDA_INTEL=m CONFIG_SND_HDA_HWDEP=y CONFIG_SND_HDA_RECONFIG=y CONFIG_SND_HDA_INPUT_BEEP=y CONFIG_SND_HDA_INPUT_BEEP_MODE=0 CONFIG_SND_HDA_PATCH_LOADER=y CONFIG_SND_HDA_CODEC_REALTEK=m CONFIG_SND_HDA_CODEC_ANALOG=m CONFIG_SND_HDA_CODEC_SIGMATEL=m CONFIG_SND_HDA_CODEC_VIA=m CONFIG_SND_HDA_CODEC_HDMI=m CONFIG_SND_HDA_CODEC_CIRRUS=m CONFIG_SND_HDA_CODEC_CONEXANT=m CONFIG_SND_HDA_CODEC_CA0110=m CONFIG_SND_HDA_CODEC_CA0132=m CONFIG_SND_HDA_CODEC_CA0132_DSP=y CONFIG_SND_HDA_CODEC_CMEDIA=m CONFIG_SND_HDA_CODEC_SI3054=m CONFIG_SND_HDA_GENERIC=m CONFIG_SND_HDA_POWER_SAVE_DEFAULT=0 # end of HD-Audio CONFIG_SND_HDA_CORE=m CONFIG_SND_HDA_DSP_LOADER=y CONFIG_SND_HDA_COMPONENT=y CONFIG_SND_HDA_I915=y CONFIG_SND_HDA_EXT_CORE=m CONFIG_SND_HDA_PREALLOC_SIZE=0 CONFIG_SND_INTEL_NHLT=y CONFIG_SND_INTEL_DSP_CONFIG=m # CONFIG_SND_SPI is not set CONFIG_SND_USB=y CONFIG_SND_USB_AUDIO=m CONFIG_SND_USB_AUDIO_USE_MEDIA_CONTROLLER=y CONFIG_SND_USB_UA101=m CONFIG_SND_USB_USX2Y=m CONFIG_SND_USB_CAIAQ=m CONFIG_SND_USB_CAIAQ_INPUT=y CONFIG_SND_USB_US122L=m CONFIG_SND_USB_6FIRE=m CONFIG_SND_USB_HIFACE=m CONFIG_SND_BCD2000=m CONFIG_SND_USB_LINE6=m CONFIG_SND_USB_POD=m CONFIG_SND_USB_PODHD=m CONFIG_SND_USB_TONEPORT=m CONFIG_SND_USB_VARIAX=m CONFIG_SND_FIREWIRE=y CONFIG_SND_FIREWIRE_LIB=m # CONFIG_SND_DICE is not set # CONFIG_SND_OXFW is not set CONFIG_SND_ISIGHT=m # CONFIG_SND_FIREWORKS is not set # CONFIG_SND_BEBOB is not set # CONFIG_SND_FIREWIRE_DIGI00X is not set # CONFIG_SND_FIREWIRE_TASCAM is not set # CONFIG_SND_FIREWIRE_MOTU is not set # CONFIG_SND_FIREFACE is not set CONFIG_SND_SOC=m CONFIG_SND_SOC_COMPRESS=y CONFIG_SND_SOC_TOPOLOGY=y CONFIG_SND_SOC_ACPI=m # CONFIG_SND_SOC_AMD_ACP is not set # CONFIG_SND_SOC_AMD_ACP3x is not set # CONFIG_SND_ATMEL_SOC is not set # CONFIG_SND_DESIGNWARE_I2S is not set # # SoC Audio for Freescale CPUs # # # Common SoC Audio options for Freescale CPUs: # # CONFIG_SND_SOC_FSL_ASRC is not set # CONFIG_SND_SOC_FSL_SAI is not set # CONFIG_SND_SOC_FSL_AUDMIX is not set # CONFIG_SND_SOC_FSL_SSI is not set # CONFIG_SND_SOC_FSL_SPDIF is not set # CONFIG_SND_SOC_FSL_ESAI is not set # CONFIG_SND_SOC_FSL_MICFIL is not set # CONFIG_SND_SOC_IMX_AUDMUX is not set # end of SoC Audio for Freescale CPUs # CONFIG_SND_I2S_HI6210_I2S is not set # CONFIG_SND_SOC_IMG is not set CONFIG_SND_SOC_INTEL_SST_TOPLEVEL=y CONFIG_SND_SST_IPC=m CONFIG_SND_SST_IPC_ACPI=m CONFIG_SND_SOC_INTEL_SST_ACPI=m CONFIG_SND_SOC_INTEL_SST=m CONFIG_SND_SOC_INTEL_SST_FIRMWARE=m CONFIG_SND_SOC_INTEL_HASWELL=m CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m # CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI is not set CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m CONFIG_SND_SOC_INTEL_SKYLAKE=m CONFIG_SND_SOC_INTEL_SKL=m CONFIG_SND_SOC_INTEL_APL=m CONFIG_SND_SOC_INTEL_KBL=m CONFIG_SND_SOC_INTEL_GLK=m CONFIG_SND_SOC_INTEL_CNL=m CONFIG_SND_SOC_INTEL_CFL=m # CONFIG_SND_SOC_INTEL_CML_H is not set # CONFIG_SND_SOC_INTEL_CML_LP is not set CONFIG_SND_SOC_INTEL_SKYLAKE_FAMILY=m CONFIG_SND_SOC_INTEL_SKYLAKE_SSP_CLK=m # CONFIG_SND_SOC_INTEL_SKYLAKE_HDAUDIO_CODEC is not set CONFIG_SND_SOC_INTEL_SKYLAKE_COMMON=m CONFIG_SND_SOC_ACPI_INTEL_MATCH=m CONFIG_SND_SOC_INTEL_MACH=y # CONFIG_SND_SOC_INTEL_USER_FRIENDLY_LONG_NAMES is not set CONFIG_SND_SOC_INTEL_HASWELL_MACH=m # CONFIG_SND_SOC_INTEL_BDW_RT5650_MACH is not set CONFIG_SND_SOC_INTEL_BDW_RT5677_MACH=m CONFIG_SND_SOC_INTEL_BROADWELL_MACH=m CONFIG_SND_SOC_INTEL_BYTCR_RT5640_MACH=m CONFIG_SND_SOC_INTEL_BYTCR_RT5651_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_RT5672_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_RT5645_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_MAX98090_TI_MACH=m # CONFIG_SND_SOC_INTEL_CHT_BSW_NAU8824_MACH is not set # CONFIG_SND_SOC_INTEL_BYT_CHT_CX2072X_MACH is not set CONFIG_SND_SOC_INTEL_BYT_CHT_DA7213_MACH=m CONFIG_SND_SOC_INTEL_BYT_CHT_ES8316_MACH=m CONFIG_SND_SOC_INTEL_BYT_CHT_NOCODEC_MACH=m CONFIG_SND_SOC_INTEL_SKL_RT286_MACH=m CONFIG_SND_SOC_INTEL_SKL_NAU88L25_SSM4567_MACH=m CONFIG_SND_SOC_INTEL_SKL_NAU88L25_MAX98357A_MACH=m CONFIG_SND_SOC_INTEL_DA7219_MAX98357A_GENERIC=m CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_COMMON=m CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_MACH=m CONFIG_SND_SOC_INTEL_BXT_RT298_MACH=m CONFIG_SND_SOC_INTEL_KBL_RT5663_MAX98927_MACH=m CONFIG_SND_SOC_INTEL_KBL_RT5663_RT5514_MAX98927_MACH=m # CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98357A_MACH is not set # CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98927_MACH is not set # CONFIG_SND_SOC_INTEL_KBL_RT5660_MACH is not set # CONFIG_SND_SOC_MTK_BTCVSD is not set # CONFIG_SND_SOC_SOF_TOPLEVEL is not set # # STMicroelectronics STM32 SOC audio support # # end of STMicroelectronics STM32 SOC audio support # CONFIG_SND_SOC_XILINX_I2S is not set # CONFIG_SND_SOC_XILINX_AUDIO_FORMATTER is not set # CONFIG_SND_SOC_XILINX_SPDIF is not set # CONFIG_SND_SOC_XTFPGA_I2S is not set # CONFIG_ZX_TDM is not set CONFIG_SND_SOC_I2C_AND_SPI=m # # CODEC drivers # # CONFIG_SND_SOC_AC97_CODEC is not set # CONFIG_SND_SOC_ADAU1701 is not set # CONFIG_SND_SOC_ADAU1761_I2C is not set # CONFIG_SND_SOC_ADAU1761_SPI is not set # CONFIG_SND_SOC_ADAU7002 is not set # CONFIG_SND_SOC_ADAU7118_HW is not set # CONFIG_SND_SOC_ADAU7118_I2C is not set # CONFIG_SND_SOC_AK4104 is not set # CONFIG_SND_SOC_AK4118 is not set # CONFIG_SND_SOC_AK4458 is not set # CONFIG_SND_SOC_AK4554 is not set # CONFIG_SND_SOC_AK4613 is not set # CONFIG_SND_SOC_AK4642 is not set # CONFIG_SND_SOC_AK5386 is not set # CONFIG_SND_SOC_AK5558 is not set # CONFIG_SND_SOC_ALC5623 is not set # CONFIG_SND_SOC_BD28623 is not set # CONFIG_SND_SOC_BT_SCO is not set # CONFIG_SND_SOC_CS35L32 is not set # CONFIG_SND_SOC_CS35L33 is not set # CONFIG_SND_SOC_CS35L34 is not set # CONFIG_SND_SOC_CS35L35 is not set # CONFIG_SND_SOC_CS35L36 is not set # CONFIG_SND_SOC_CS42L42 is not set # CONFIG_SND_SOC_CS42L51_I2C is not set # CONFIG_SND_SOC_CS42L52 is not set # CONFIG_SND_SOC_CS42L56 is not set # CONFIG_SND_SOC_CS42L73 is not set # CONFIG_SND_SOC_CS4265 is not set # CONFIG_SND_SOC_CS4270 is not set # CONFIG_SND_SOC_CS4271_I2C is not set # CONFIG_SND_SOC_CS4271_SPI is not set # CONFIG_SND_SOC_CS42XX8_I2C is not set # CONFIG_SND_SOC_CS43130 is not set # CONFIG_SND_SOC_CS4341 is not set # CONFIG_SND_SOC_CS4349 is not set # CONFIG_SND_SOC_CS53L30 is not set # CONFIG_SND_SOC_CX2072X is not set CONFIG_SND_SOC_DA7213=m CONFIG_SND_SOC_DA7219=m CONFIG_SND_SOC_DMIC=m # CONFIG_SND_SOC_ES7134 is not set # CONFIG_SND_SOC_ES7241 is not set CONFIG_SND_SOC_ES8316=m # CONFIG_SND_SOC_ES8328_I2C is not set # CONFIG_SND_SOC_ES8328_SPI is not set # CONFIG_SND_SOC_GTM601 is not set CONFIG_SND_SOC_HDAC_HDMI=m # CONFIG_SND_SOC_INNO_RK3036 is not set # CONFIG_SND_SOC_MAX98088 is not set CONFIG_SND_SOC_MAX98090=m CONFIG_SND_SOC_MAX98357A=m # CONFIG_SND_SOC_MAX98504 is not set # CONFIG_SND_SOC_MAX9867 is not set CONFIG_SND_SOC_MAX98927=m # CONFIG_SND_SOC_MAX98373 is not set # CONFIG_SND_SOC_MAX9860 is not set # CONFIG_SND_SOC_MSM8916_WCD_DIGITAL is not set # CONFIG_SND_SOC_PCM1681 is not set # CONFIG_SND_SOC_PCM1789_I2C is not set # CONFIG_SND_SOC_PCM179X_I2C is not set # CONFIG_SND_SOC_PCM179X_SPI is not set # CONFIG_SND_SOC_PCM186X_I2C is not set # CONFIG_SND_SOC_PCM186X_SPI is not set # CONFIG_SND_SOC_PCM3060_I2C is not set # CONFIG_SND_SOC_PCM3060_SPI is not set # CONFIG_SND_SOC_PCM3168A_I2C is not set # CONFIG_SND_SOC_PCM3168A_SPI is not set # CONFIG_SND_SOC_PCM512x_I2C is not set # CONFIG_SND_SOC_PCM512x_SPI is not set # CONFIG_SND_SOC_RK3328 is not set CONFIG_SND_SOC_RL6231=m CONFIG_SND_SOC_RL6347A=m CONFIG_SND_SOC_RT286=m CONFIG_SND_SOC_RT298=m CONFIG_SND_SOC_RT5514=m CONFIG_SND_SOC_RT5514_SPI=m # CONFIG_SND_SOC_RT5616 is not set # CONFIG_SND_SOC_RT5631 is not set CONFIG_SND_SOC_RT5640=m CONFIG_SND_SOC_RT5645=m CONFIG_SND_SOC_RT5651=m CONFIG_SND_SOC_RT5663=m CONFIG_SND_SOC_RT5670=m CONFIG_SND_SOC_RT5677=m CONFIG_SND_SOC_RT5677_SPI=m # CONFIG_SND_SOC_SGTL5000 is not set # CONFIG_SND_SOC_SIMPLE_AMPLIFIER is not set # CONFIG_SND_SOC_SIRF_AUDIO_CODEC is not set # CONFIG_SND_SOC_SPDIF is not set # CONFIG_SND_SOC_SSM2305 is not set # CONFIG_SND_SOC_SSM2602_SPI is not set # CONFIG_SND_SOC_SSM2602_I2C is not set CONFIG_SND_SOC_SSM4567=m # CONFIG_SND_SOC_STA32X is not set # CONFIG_SND_SOC_STA350 is not set # CONFIG_SND_SOC_STI_SAS is not set # CONFIG_SND_SOC_TAS2552 is not set # CONFIG_SND_SOC_TAS2562 is not set # CONFIG_SND_SOC_TAS2770 is not set # CONFIG_SND_SOC_TAS5086 is not set # CONFIG_SND_SOC_TAS571X is not set # CONFIG_SND_SOC_TAS5720 is not set # CONFIG_SND_SOC_TAS6424 is not set # CONFIG_SND_SOC_TDA7419 is not set # CONFIG_SND_SOC_TFA9879 is not set # CONFIG_SND_SOC_TLV320AIC23_I2C is not set # CONFIG_SND_SOC_TLV320AIC23_SPI is not set # CONFIG_SND_SOC_TLV320AIC31XX is not set # CONFIG_SND_SOC_TLV320AIC32X4_I2C is not set # CONFIG_SND_SOC_TLV320AIC32X4_SPI is not set # CONFIG_SND_SOC_TLV320AIC3X is not set CONFIG_SND_SOC_TS3A227E=m # CONFIG_SND_SOC_TSCS42XX is not set # CONFIG_SND_SOC_TSCS454 is not set # CONFIG_SND_SOC_UDA1334 is not set # CONFIG_SND_SOC_WM8510 is not set # CONFIG_SND_SOC_WM8523 is not set # CONFIG_SND_SOC_WM8524 is not set # CONFIG_SND_SOC_WM8580 is not set # CONFIG_SND_SOC_WM8711 is not set # CONFIG_SND_SOC_WM8728 is not set # CONFIG_SND_SOC_WM8731 is not set # CONFIG_SND_SOC_WM8737 is not set # CONFIG_SND_SOC_WM8741 is not set # CONFIG_SND_SOC_WM8750 is not set # CONFIG_SND_SOC_WM8753 is not set # CONFIG_SND_SOC_WM8770 is not set # CONFIG_SND_SOC_WM8776 is not set # CONFIG_SND_SOC_WM8782 is not set # CONFIG_SND_SOC_WM8804_I2C is not set # CONFIG_SND_SOC_WM8804_SPI is not set # CONFIG_SND_SOC_WM8903 is not set # CONFIG_SND_SOC_WM8904 is not set # CONFIG_SND_SOC_WM8960 is not set # CONFIG_SND_SOC_WM8962 is not set # CONFIG_SND_SOC_WM8974 is not set # CONFIG_SND_SOC_WM8978 is not set # CONFIG_SND_SOC_WM8985 is not set # CONFIG_SND_SOC_ZX_AUD96P22 is not set # CONFIG_SND_SOC_MAX9759 is not set # CONFIG_SND_SOC_MT6351 is not set # CONFIG_SND_SOC_MT6358 is not set # CONFIG_SND_SOC_MT6660 is not set # CONFIG_SND_SOC_NAU8540 is not set # CONFIG_SND_SOC_NAU8810 is not set # CONFIG_SND_SOC_NAU8822 is not set CONFIG_SND_SOC_NAU8824=m CONFIG_SND_SOC_NAU8825=m # CONFIG_SND_SOC_TPA6130A2 is not set # end of CODEC drivers # CONFIG_SND_SIMPLE_CARD is not set CONFIG_SND_X86=y CONFIG_HDMI_LPE_AUDIO=m CONFIG_SND_SYNTH_EMUX=m # CONFIG_SND_XEN_FRONTEND is not set CONFIG_AC97_BUS=m # # HID support # CONFIG_HID=y CONFIG_HID_BATTERY_STRENGTH=y CONFIG_HIDRAW=y CONFIG_UHID=m CONFIG_HID_GENERIC=y # # Special HID drivers # CONFIG_HID_A4TECH=y # CONFIG_HID_ACCUTOUCH is not set CONFIG_HID_ACRUX=m # CONFIG_HID_ACRUX_FF is not set CONFIG_HID_APPLE=y CONFIG_HID_APPLEIR=m # CONFIG_HID_ASUS is not set CONFIG_HID_AUREAL=m CONFIG_HID_BELKIN=y # CONFIG_HID_BETOP_FF is not set # CONFIG_HID_BIGBEN_FF is not set CONFIG_HID_CHERRY=y CONFIG_HID_CHICONY=y # CONFIG_HID_CORSAIR is not set # CONFIG_HID_COUGAR is not set # CONFIG_HID_MACALLY is not set CONFIG_HID_PRODIKEYS=m # CONFIG_HID_CMEDIA is not set # CONFIG_HID_CP2112 is not set # CONFIG_HID_CREATIVE_SB0540 is not set CONFIG_HID_CYPRESS=y CONFIG_HID_DRAGONRISE=m # CONFIG_DRAGONRISE_FF is not set # CONFIG_HID_EMS_FF is not set # CONFIG_HID_ELAN is not set CONFIG_HID_ELECOM=m # CONFIG_HID_ELO is not set CONFIG_HID_EZKEY=y # CONFIG_HID_GEMBIRD is not set # CONFIG_HID_GFRM is not set CONFIG_HID_HOLTEK=m # CONFIG_HOLTEK_FF is not set # CONFIG_HID_GT683R is not set CONFIG_HID_KEYTOUCH=m CONFIG_HID_KYE=m CONFIG_HID_UCLOGIC=m CONFIG_HID_WALTOP=m # CONFIG_HID_VIEWSONIC is not set CONFIG_HID_GYRATION=m CONFIG_HID_ICADE=m CONFIG_HID_ITE=y # CONFIG_HID_JABRA is not set CONFIG_HID_TWINHAN=m CONFIG_HID_KENSINGTON=y CONFIG_HID_LCPOWER=m CONFIG_HID_LED=m # CONFIG_HID_LENOVO is not set CONFIG_HID_LOGITECH=y CONFIG_HID_LOGITECH_DJ=m CONFIG_HID_LOGITECH_HIDPP=m # CONFIG_LOGITECH_FF is not set # CONFIG_LOGIRUMBLEPAD2_FF is not set # CONFIG_LOGIG940_FF is not set # CONFIG_LOGIWHEELS_FF is not set CONFIG_HID_MAGICMOUSE=y # CONFIG_HID_MALTRON is not set # CONFIG_HID_MAYFLASH is not set CONFIG_HID_REDRAGON=y CONFIG_HID_MICROSOFT=y CONFIG_HID_MONTEREY=y CONFIG_HID_MULTITOUCH=m # CONFIG_HID_NTI is not set CONFIG_HID_NTRIG=y CONFIG_HID_ORTEK=m CONFIG_HID_PANTHERLORD=m # CONFIG_PANTHERLORD_FF is not set # CONFIG_HID_PENMOUNT is not set CONFIG_HID_PETALYNX=m CONFIG_HID_PICOLCD=m CONFIG_HID_PICOLCD_FB=y CONFIG_HID_PICOLCD_BACKLIGHT=y CONFIG_HID_PICOLCD_LCD=y CONFIG_HID_PICOLCD_LEDS=y CONFIG_HID_PICOLCD_CIR=y CONFIG_HID_PLANTRONICS=y CONFIG_HID_PRIMAX=m # CONFIG_HID_RETRODE is not set CONFIG_HID_ROCCAT=m CONFIG_HID_SAITEK=m CONFIG_HID_SAMSUNG=m CONFIG_HID_SONY=m # CONFIG_SONY_FF is not set CONFIG_HID_SPEEDLINK=m # CONFIG_HID_STEAM is not set CONFIG_HID_STEELSERIES=m CONFIG_HID_SUNPLUS=m CONFIG_HID_RMI=m CONFIG_HID_GREENASIA=m # CONFIG_GREENASIA_FF is not set CONFIG_HID_HYPERV_MOUSE=m CONFIG_HID_SMARTJOYPLUS=m # CONFIG_SMARTJOYPLUS_FF is not set CONFIG_HID_TIVO=m CONFIG_HID_TOPSEED=m CONFIG_HID_THINGM=m CONFIG_HID_THRUSTMASTER=m # CONFIG_THRUSTMASTER_FF is not set # CONFIG_HID_UDRAW_PS3 is not set # CONFIG_HID_U2FZERO is not set CONFIG_HID_WACOM=m CONFIG_HID_WIIMOTE=m # CONFIG_HID_XINMO is not set CONFIG_HID_ZEROPLUS=m # CONFIG_ZEROPLUS_FF is not set CONFIG_HID_ZYDACRON=m CONFIG_HID_SENSOR_HUB=m CONFIG_HID_SENSOR_CUSTOM_SENSOR=m CONFIG_HID_ALPS=m # end of Special HID drivers # # USB HID support # CONFIG_USB_HID=y CONFIG_HID_PID=y CONFIG_USB_HIDDEV=y # end of USB HID support # # I2C HID support # CONFIG_I2C_HID=m # end of I2C HID support # # Intel ISH HID support # CONFIG_INTEL_ISH_HID=y # CONFIG_INTEL_ISH_FIRMWARE_DOWNLOADER is not set # end of Intel ISH HID support # end of HID support CONFIG_USB_OHCI_LITTLE_ENDIAN=y CONFIG_USB_SUPPORT=y CONFIG_USB_COMMON=y # CONFIG_USB_LED_TRIG is not set # CONFIG_USB_ULPI_BUS is not set # CONFIG_USB_CONN_GPIO is not set CONFIG_USB_ARCH_HAS_HCD=y CONFIG_USB=y CONFIG_USB_PCI=y CONFIG_USB_ANNOUNCE_NEW_DEVICES=y # # Miscellaneous USB options # CONFIG_USB_DEFAULT_PERSIST=y # CONFIG_USB_DYNAMIC_MINORS is not set # CONFIG_USB_OTG is not set # CONFIG_USB_OTG_WHITELIST is not set # CONFIG_USB_OTG_BLACKLIST_HUB is not set CONFIG_USB_LEDS_TRIGGER_USBPORT=m CONFIG_USB_AUTOSUSPEND_DELAY=2 CONFIG_USB_MON=y # # USB Host Controller Drivers # # CONFIG_USB_C67X00_HCD is not set CONFIG_USB_XHCI_HCD=y # CONFIG_USB_XHCI_DBGCAP is not set CONFIG_USB_XHCI_PCI=y # CONFIG_USB_XHCI_PLATFORM is not set CONFIG_USB_EHCI_HCD=y CONFIG_USB_EHCI_ROOT_HUB_TT=y CONFIG_USB_EHCI_TT_NEWSCHED=y CONFIG_USB_EHCI_PCI=y # CONFIG_USB_EHCI_FSL is not set # CONFIG_USB_EHCI_HCD_PLATFORM is not set # CONFIG_USB_OXU210HP_HCD is not set # CONFIG_USB_ISP116X_HCD is not set # CONFIG_USB_FOTG210_HCD is not set # CONFIG_USB_MAX3421_HCD is not set CONFIG_USB_OHCI_HCD=y CONFIG_USB_OHCI_HCD_PCI=y # CONFIG_USB_OHCI_HCD_PLATFORM is not set CONFIG_USB_UHCI_HCD=y # CONFIG_USB_U132_HCD is not set # CONFIG_USB_SL811_HCD is not set # CONFIG_USB_R8A66597_HCD is not set # CONFIG_USB_HCD_BCMA is not set # CONFIG_USB_HCD_SSB is not set # CONFIG_USB_HCD_TEST_MODE is not set # # USB Device Class drivers # CONFIG_USB_ACM=m CONFIG_USB_PRINTER=m CONFIG_USB_WDM=m CONFIG_USB_TMC=m # # NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may # # # also be needed; see USB_STORAGE Help for more info # CONFIG_USB_STORAGE=m # CONFIG_USB_STORAGE_DEBUG is not set CONFIG_USB_STORAGE_REALTEK=m CONFIG_REALTEK_AUTOPM=y CONFIG_USB_STORAGE_DATAFAB=m CONFIG_USB_STORAGE_FREECOM=m CONFIG_USB_STORAGE_ISD200=m CONFIG_USB_STORAGE_USBAT=m CONFIG_USB_STORAGE_SDDR09=m CONFIG_USB_STORAGE_SDDR55=m CONFIG_USB_STORAGE_JUMPSHOT=m CONFIG_USB_STORAGE_ALAUDA=m CONFIG_USB_STORAGE_ONETOUCH=m CONFIG_USB_STORAGE_KARMA=m CONFIG_USB_STORAGE_CYPRESS_ATACB=m CONFIG_USB_STORAGE_ENE_UB6250=m CONFIG_USB_UAS=m # # USB Imaging devices # CONFIG_USB_MDC800=m CONFIG_USB_MICROTEK=m CONFIG_USBIP_CORE=m # CONFIG_USBIP_VHCI_HCD is not set # CONFIG_USBIP_HOST is not set # CONFIG_USBIP_DEBUG is not set # CONFIG_USB_CDNS3 is not set # CONFIG_USB_MUSB_HDRC is not set # CONFIG_USB_DWC3 is not set # CONFIG_USB_DWC2 is not set # CONFIG_USB_CHIPIDEA is not set # CONFIG_USB_ISP1760 is not set # # USB port drivers # CONFIG_USB_USS720=m CONFIG_USB_SERIAL=y CONFIG_USB_SERIAL_CONSOLE=y CONFIG_USB_SERIAL_GENERIC=y # CONFIG_USB_SERIAL_SIMPLE is not set CONFIG_USB_SERIAL_AIRCABLE=m CONFIG_USB_SERIAL_ARK3116=m CONFIG_USB_SERIAL_BELKIN=m CONFIG_USB_SERIAL_CH341=m CONFIG_USB_SERIAL_WHITEHEAT=m CONFIG_USB_SERIAL_DIGI_ACCELEPORT=m CONFIG_USB_SERIAL_CP210X=m CONFIG_USB_SERIAL_CYPRESS_M8=m CONFIG_USB_SERIAL_EMPEG=m CONFIG_USB_SERIAL_FTDI_SIO=m CONFIG_USB_SERIAL_VISOR=m CONFIG_USB_SERIAL_IPAQ=m CONFIG_USB_SERIAL_IR=m CONFIG_USB_SERIAL_EDGEPORT=m CONFIG_USB_SERIAL_EDGEPORT_TI=m # CONFIG_USB_SERIAL_F81232 is not set # CONFIG_USB_SERIAL_F8153X is not set CONFIG_USB_SERIAL_GARMIN=m CONFIG_USB_SERIAL_IPW=m CONFIG_USB_SERIAL_IUU=m CONFIG_USB_SERIAL_KEYSPAN_PDA=m CONFIG_USB_SERIAL_KEYSPAN=m CONFIG_USB_SERIAL_KLSI=m CONFIG_USB_SERIAL_KOBIL_SCT=m CONFIG_USB_SERIAL_MCT_U232=m # CONFIG_USB_SERIAL_METRO is not set CONFIG_USB_SERIAL_MOS7720=m CONFIG_USB_SERIAL_MOS7715_PARPORT=y CONFIG_USB_SERIAL_MOS7840=m # CONFIG_USB_SERIAL_MXUPORT is not set CONFIG_USB_SERIAL_NAVMAN=m CONFIG_USB_SERIAL_PL2303=m CONFIG_USB_SERIAL_OTI6858=m CONFIG_USB_SERIAL_QCAUX=m CONFIG_USB_SERIAL_QUALCOMM=m CONFIG_USB_SERIAL_SPCP8X5=m CONFIG_USB_SERIAL_SAFE=m CONFIG_USB_SERIAL_SAFE_PADDED=y CONFIG_USB_SERIAL_SIERRAWIRELESS=m CONFIG_USB_SERIAL_SYMBOL=m # CONFIG_USB_SERIAL_TI is not set CONFIG_USB_SERIAL_CYBERJACK=m CONFIG_USB_SERIAL_XIRCOM=m CONFIG_USB_SERIAL_WWAN=m CONFIG_USB_SERIAL_OPTION=m CONFIG_USB_SERIAL_OMNINET=m CONFIG_USB_SERIAL_OPTICON=m CONFIG_USB_SERIAL_XSENS_MT=m # CONFIG_USB_SERIAL_WISHBONE is not set CONFIG_USB_SERIAL_SSU100=m CONFIG_USB_SERIAL_QT2=m # CONFIG_USB_SERIAL_UPD78F0730 is not set CONFIG_USB_SERIAL_DEBUG=m # # USB Miscellaneous drivers # CONFIG_USB_EMI62=m CONFIG_USB_EMI26=m CONFIG_USB_ADUTUX=m CONFIG_USB_SEVSEG=m CONFIG_USB_LEGOTOWER=m CONFIG_USB_LCD=m # CONFIG_USB_CYPRESS_CY7C63 is not set # CONFIG_USB_CYTHERM is not set CONFIG_USB_IDMOUSE=m CONFIG_USB_FTDI_ELAN=m CONFIG_USB_APPLEDISPLAY=m # CONFIG_APPLE_MFI_FASTCHARGE is not set CONFIG_USB_SISUSBVGA=m CONFIG_USB_SISUSBVGA_CON=y CONFIG_USB_LD=m # CONFIG_USB_TRANCEVIBRATOR is not set CONFIG_USB_IOWARRIOR=m # CONFIG_USB_TEST is not set # CONFIG_USB_EHSET_TEST_FIXTURE is not set CONFIG_USB_ISIGHTFW=m # CONFIG_USB_YUREX is not set CONFIG_USB_EZUSB_FX2=m # CONFIG_USB_HUB_USB251XB is not set CONFIG_USB_HSIC_USB3503=m # CONFIG_USB_HSIC_USB4604 is not set # CONFIG_USB_LINK_LAYER_TEST is not set # CONFIG_USB_CHAOSKEY is not set CONFIG_USB_ATM=m CONFIG_USB_SPEEDTOUCH=m CONFIG_USB_CXACRU=m CONFIG_USB_UEAGLEATM=m CONFIG_USB_XUSBATM=m # # USB Physical Layer drivers # # CONFIG_NOP_USB_XCEIV is not set # CONFIG_USB_GPIO_VBUS is not set # CONFIG_USB_ISP1301 is not set # end of USB Physical Layer drivers # CONFIG_USB_GADGET is not set CONFIG_TYPEC=y # CONFIG_TYPEC_TCPM is not set CONFIG_TYPEC_UCSI=y # CONFIG_UCSI_CCG is not set CONFIG_UCSI_ACPI=y # CONFIG_TYPEC_TPS6598X is not set # # USB Type-C Multiplexer/DeMultiplexer Switch support # # CONFIG_TYPEC_MUX_PI3USB30532 is not set # end of USB Type-C Multiplexer/DeMultiplexer Switch support # # USB Type-C Alternate Mode drivers # # CONFIG_TYPEC_DP_ALTMODE is not set # end of USB Type-C Alternate Mode drivers # CONFIG_USB_ROLE_SWITCH is not set CONFIG_MMC=m CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK_MINORS=8 CONFIG_SDIO_UART=m # CONFIG_MMC_TEST is not set # # MMC/SD/SDIO Host Controller Drivers # # CONFIG_MMC_DEBUG is not set CONFIG_MMC_SDHCI=m CONFIG_MMC_SDHCI_IO_ACCESSORS=y CONFIG_MMC_SDHCI_PCI=m CONFIG_MMC_RICOH_MMC=y CONFIG_MMC_SDHCI_ACPI=m CONFIG_MMC_SDHCI_PLTFM=m # CONFIG_MMC_SDHCI_F_SDH30 is not set # CONFIG_MMC_WBSD is not set CONFIG_MMC_TIFM_SD=m # CONFIG_MMC_SPI is not set CONFIG_MMC_CB710=m CONFIG_MMC_VIA_SDMMC=m CONFIG_MMC_VUB300=m CONFIG_MMC_USHC=m # CONFIG_MMC_USDHI6ROL0 is not set CONFIG_MMC_CQHCI=m # CONFIG_MMC_HSQ is not set # CONFIG_MMC_TOSHIBA_PCI is not set # CONFIG_MMC_MTK is not set # CONFIG_MMC_SDHCI_XENON is not set CONFIG_MEMSTICK=m # CONFIG_MEMSTICK_DEBUG is not set # # MemoryStick drivers # # CONFIG_MEMSTICK_UNSAFE_RESUME is not set CONFIG_MSPRO_BLOCK=m # CONFIG_MS_BLOCK is not set # # MemoryStick Host Controller Drivers # CONFIG_MEMSTICK_TIFM_MS=m CONFIG_MEMSTICK_JMICRON_38X=m CONFIG_MEMSTICK_R592=m CONFIG_NEW_LEDS=y CONFIG_LEDS_CLASS=y # CONFIG_LEDS_CLASS_FLASH is not set # CONFIG_LEDS_BRIGHTNESS_HW_CHANGED is not set # # LED drivers # # CONFIG_LEDS_APU is not set CONFIG_LEDS_LM3530=m # CONFIG_LEDS_LM3532 is not set # CONFIG_LEDS_LM3642 is not set # CONFIG_LEDS_PCA9532 is not set # CONFIG_LEDS_GPIO is not set CONFIG_LEDS_LP3944=m # CONFIG_LEDS_LP3952 is not set CONFIG_LEDS_LP55XX_COMMON=m CONFIG_LEDS_LP5521=m CONFIG_LEDS_LP5523=m CONFIG_LEDS_LP5562=m # CONFIG_LEDS_LP8501 is not set CONFIG_LEDS_CLEVO_MAIL=m # CONFIG_LEDS_PCA955X is not set # CONFIG_LEDS_PCA963X is not set # CONFIG_LEDS_DAC124S085 is not set # CONFIG_LEDS_PWM is not set # CONFIG_LEDS_BD2802 is not set CONFIG_LEDS_INTEL_SS4200=m # CONFIG_LEDS_TCA6507 is not set # CONFIG_LEDS_TLC591XX is not set # CONFIG_LEDS_LM355x is not set # # LED driver for blink(1) USB RGB LED is under Special HID drivers (HID_THINGM) # CONFIG_LEDS_BLINKM=m # CONFIG_LEDS_MLXCPLD is not set # CONFIG_LEDS_MLXREG is not set # CONFIG_LEDS_USER is not set # CONFIG_LEDS_NIC78BX is not set # CONFIG_LEDS_TI_LMU_COMMON is not set # # LED Triggers # CONFIG_LEDS_TRIGGERS=y CONFIG_LEDS_TRIGGER_TIMER=m CONFIG_LEDS_TRIGGER_ONESHOT=m # CONFIG_LEDS_TRIGGER_DISK is not set # CONFIG_LEDS_TRIGGER_MTD is not set CONFIG_LEDS_TRIGGER_HEARTBEAT=m CONFIG_LEDS_TRIGGER_BACKLIGHT=m # CONFIG_LEDS_TRIGGER_CPU is not set # CONFIG_LEDS_TRIGGER_ACTIVITY is not set CONFIG_LEDS_TRIGGER_GPIO=m CONFIG_LEDS_TRIGGER_DEFAULT_ON=m # # iptables trigger is under Netfilter config (LED target) # CONFIG_LEDS_TRIGGER_TRANSIENT=m CONFIG_LEDS_TRIGGER_CAMERA=m # CONFIG_LEDS_TRIGGER_PANIC is not set # CONFIG_LEDS_TRIGGER_NETDEV is not set # CONFIG_LEDS_TRIGGER_PATTERN is not set CONFIG_LEDS_TRIGGER_AUDIO=m # CONFIG_ACCESSIBILITY is not set CONFIG_INFINIBAND=m CONFIG_INFINIBAND_USER_MAD=m CONFIG_INFINIBAND_USER_ACCESS=m # CONFIG_INFINIBAND_EXP_LEGACY_VERBS_NEW_UAPI is not set CONFIG_INFINIBAND_USER_MEM=y CONFIG_INFINIBAND_ON_DEMAND_PAGING=y CONFIG_INFINIBAND_ADDR_TRANS=y CONFIG_INFINIBAND_ADDR_TRANS_CONFIGFS=y # CONFIG_INFINIBAND_MTHCA is not set # CONFIG_INFINIBAND_CXGB4 is not set # CONFIG_INFINIBAND_EFA is not set # CONFIG_INFINIBAND_I40IW is not set # CONFIG_MLX4_INFINIBAND is not set # CONFIG_INFINIBAND_OCRDMA is not set # CONFIG_INFINIBAND_VMWARE_PVRDMA is not set # CONFIG_INFINIBAND_USNIC is not set # CONFIG_INFINIBAND_BNXT_RE is not set # CONFIG_INFINIBAND_QEDR is not set # CONFIG_INFINIBAND_RDMAVT is not set CONFIG_RDMA_RXE=m CONFIG_RDMA_SIW=m CONFIG_INFINIBAND_IPOIB=m # CONFIG_INFINIBAND_IPOIB_CM is not set CONFIG_INFINIBAND_IPOIB_DEBUG=y # CONFIG_INFINIBAND_IPOIB_DEBUG_DATA is not set CONFIG_INFINIBAND_SRP=m CONFIG_INFINIBAND_SRPT=m # CONFIG_INFINIBAND_ISER is not set # CONFIG_INFINIBAND_ISERT is not set # CONFIG_INFINIBAND_OPA_VNIC is not set CONFIG_EDAC_ATOMIC_SCRUB=y CONFIG_EDAC_SUPPORT=y CONFIG_EDAC=y CONFIG_EDAC_LEGACY_SYSFS=y # CONFIG_EDAC_DEBUG is not set CONFIG_EDAC_DECODE_MCE=m CONFIG_EDAC_GHES=y CONFIG_EDAC_AMD64=m # CONFIG_EDAC_AMD64_ERROR_INJECTION is not set CONFIG_EDAC_E752X=m CONFIG_EDAC_I82975X=m CONFIG_EDAC_I3000=m CONFIG_EDAC_I3200=m CONFIG_EDAC_IE31200=m CONFIG_EDAC_X38=m CONFIG_EDAC_I5400=m CONFIG_EDAC_I7CORE=m CONFIG_EDAC_I5000=m CONFIG_EDAC_I5100=m CONFIG_EDAC_I7300=m CONFIG_EDAC_SBRIDGE=m CONFIG_EDAC_SKX=m # CONFIG_EDAC_I10NM is not set CONFIG_EDAC_PND2=m CONFIG_RTC_LIB=y CONFIG_RTC_MC146818_LIB=y CONFIG_RTC_CLASS=y CONFIG_RTC_HCTOSYS=y CONFIG_RTC_HCTOSYS_DEVICE="rtc0" # CONFIG_RTC_SYSTOHC is not set # CONFIG_RTC_DEBUG is not set CONFIG_RTC_NVMEM=y # # RTC interfaces # CONFIG_RTC_INTF_SYSFS=y CONFIG_RTC_INTF_PROC=y CONFIG_RTC_INTF_DEV=y # CONFIG_RTC_INTF_DEV_UIE_EMUL is not set # CONFIG_RTC_DRV_TEST is not set # # I2C RTC drivers # # CONFIG_RTC_DRV_ABB5ZES3 is not set # CONFIG_RTC_DRV_ABEOZ9 is not set # CONFIG_RTC_DRV_ABX80X is not set CONFIG_RTC_DRV_DS1307=m # CONFIG_RTC_DRV_DS1307_CENTURY is not set CONFIG_RTC_DRV_DS1374=m # CONFIG_RTC_DRV_DS1374_WDT is not set CONFIG_RTC_DRV_DS1672=m CONFIG_RTC_DRV_MAX6900=m CONFIG_RTC_DRV_RS5C372=m CONFIG_RTC_DRV_ISL1208=m CONFIG_RTC_DRV_ISL12022=m CONFIG_RTC_DRV_X1205=m CONFIG_RTC_DRV_PCF8523=m # CONFIG_RTC_DRV_PCF85063 is not set # CONFIG_RTC_DRV_PCF85363 is not set CONFIG_RTC_DRV_PCF8563=m CONFIG_RTC_DRV_PCF8583=m CONFIG_RTC_DRV_M41T80=m CONFIG_RTC_DRV_M41T80_WDT=y CONFIG_RTC_DRV_BQ32K=m # CONFIG_RTC_DRV_S35390A is not set CONFIG_RTC_DRV_FM3130=m # CONFIG_RTC_DRV_RX8010 is not set CONFIG_RTC_DRV_RX8581=m CONFIG_RTC_DRV_RX8025=m CONFIG_RTC_DRV_EM3027=m # CONFIG_RTC_DRV_RV3028 is not set # CONFIG_RTC_DRV_RV8803 is not set # CONFIG_RTC_DRV_SD3078 is not set # # SPI RTC drivers # # CONFIG_RTC_DRV_M41T93 is not set # CONFIG_RTC_DRV_M41T94 is not set # CONFIG_RTC_DRV_DS1302 is not set # CONFIG_RTC_DRV_DS1305 is not set # CONFIG_RTC_DRV_DS1343 is not set # CONFIG_RTC_DRV_DS1347 is not set # CONFIG_RTC_DRV_DS1390 is not set # CONFIG_RTC_DRV_MAX6916 is not set # CONFIG_RTC_DRV_R9701 is not set CONFIG_RTC_DRV_RX4581=m # CONFIG_RTC_DRV_RX6110 is not set # CONFIG_RTC_DRV_RS5C348 is not set # CONFIG_RTC_DRV_MAX6902 is not set # CONFIG_RTC_DRV_PCF2123 is not set # CONFIG_RTC_DRV_MCP795 is not set CONFIG_RTC_I2C_AND_SPI=y # # SPI and I2C RTC drivers # CONFIG_RTC_DRV_DS3232=m CONFIG_RTC_DRV_DS3232_HWMON=y # CONFIG_RTC_DRV_PCF2127 is not set CONFIG_RTC_DRV_RV3029C2=m CONFIG_RTC_DRV_RV3029_HWMON=y # # Platform RTC drivers # CONFIG_RTC_DRV_CMOS=y CONFIG_RTC_DRV_DS1286=m CONFIG_RTC_DRV_DS1511=m CONFIG_RTC_DRV_DS1553=m # CONFIG_RTC_DRV_DS1685_FAMILY is not set CONFIG_RTC_DRV_DS1742=m CONFIG_RTC_DRV_DS2404=m CONFIG_RTC_DRV_STK17TA8=m # CONFIG_RTC_DRV_M48T86 is not set CONFIG_RTC_DRV_M48T35=m CONFIG_RTC_DRV_M48T59=m CONFIG_RTC_DRV_MSM6242=m CONFIG_RTC_DRV_BQ4802=m CONFIG_RTC_DRV_RP5C01=m CONFIG_RTC_DRV_V3020=m # # on-CPU RTC drivers # # CONFIG_RTC_DRV_FTRTC010 is not set # # HID Sensor RTC drivers # # CONFIG_RTC_DRV_HID_SENSOR_TIME is not set CONFIG_DMADEVICES=y # CONFIG_DMADEVICES_DEBUG is not set # # DMA Devices # CONFIG_DMA_ENGINE=y CONFIG_DMA_VIRTUAL_CHANNELS=y CONFIG_DMA_ACPI=y # CONFIG_ALTERA_MSGDMA is not set # CONFIG_INTEL_IDMA64 is not set # CONFIG_INTEL_IDXD is not set CONFIG_INTEL_IOATDMA=m # CONFIG_PLX_DMA is not set # CONFIG_QCOM_HIDMA_MGMT is not set # CONFIG_QCOM_HIDMA is not set CONFIG_DW_DMAC_CORE=y CONFIG_DW_DMAC=m CONFIG_DW_DMAC_PCI=y # CONFIG_DW_EDMA is not set # CONFIG_DW_EDMA_PCIE is not set CONFIG_HSU_DMA=y # CONFIG_SF_PDMA is not set # # DMA Clients # CONFIG_ASYNC_TX_DMA=y # CONFIG_DMATEST is not set CONFIG_DMA_ENGINE_RAID=y # # DMABUF options # CONFIG_SYNC_FILE=y CONFIG_SW_SYNC=y # CONFIG_UDMABUF is not set # CONFIG_DMABUF_SELFTESTS is not set # CONFIG_DMABUF_HEAPS is not set # end of DMABUF options CONFIG_DCA=m CONFIG_AUXDISPLAY=y # CONFIG_HD44780 is not set CONFIG_KS0108=m CONFIG_KS0108_PORT=0x378 CONFIG_KS0108_DELAY=2 CONFIG_CFAG12864B=m CONFIG_CFAG12864B_RATE=20 # CONFIG_IMG_ASCII_LCD is not set # CONFIG_PARPORT_PANEL is not set # CONFIG_CHARLCD_BL_OFF is not set # CONFIG_CHARLCD_BL_ON is not set CONFIG_CHARLCD_BL_FLASH=y # CONFIG_PANEL is not set CONFIG_UIO=m CONFIG_UIO_CIF=m CONFIG_UIO_PDRV_GENIRQ=m # CONFIG_UIO_DMEM_GENIRQ is not set CONFIG_UIO_AEC=m CONFIG_UIO_SERCOS3=m CONFIG_UIO_PCI_GENERIC=m # CONFIG_UIO_NETX is not set # CONFIG_UIO_PRUSS is not set # CONFIG_UIO_MF624 is not set CONFIG_UIO_HV_GENERIC=m CONFIG_VFIO_IOMMU_TYPE1=m CONFIG_VFIO_VIRQFD=m CONFIG_VFIO=m CONFIG_VFIO_NOIOMMU=y CONFIG_VFIO_PCI=m # CONFIG_VFIO_PCI_VGA is not set CONFIG_VFIO_PCI_MMAP=y CONFIG_VFIO_PCI_INTX=y # CONFIG_VFIO_PCI_IGD is not set CONFIG_VFIO_MDEV=m CONFIG_VFIO_MDEV_DEVICE=m CONFIG_IRQ_BYPASS_MANAGER=m # CONFIG_VIRT_DRIVERS is not set CONFIG_VIRTIO=y CONFIG_VIRTIO_MENU=y CONFIG_VIRTIO_PCI=y CONFIG_VIRTIO_PCI_LEGACY=y # CONFIG_VIRTIO_PMEM is not set CONFIG_VIRTIO_BALLOON=y CONFIG_VIRTIO_INPUT=m # CONFIG_VIRTIO_MMIO is not set # # Microsoft Hyper-V guest support # CONFIG_HYPERV=m CONFIG_HYPERV_TIMER=y CONFIG_HYPERV_UTILS=m CONFIG_HYPERV_BALLOON=m # end of Microsoft Hyper-V guest support # # Xen driver support # CONFIG_XEN_BALLOON=y # CONFIG_XEN_BALLOON_MEMORY_HOTPLUG is not set CONFIG_XEN_SCRUB_PAGES_DEFAULT=y CONFIG_XEN_DEV_EVTCHN=m # CONFIG_XEN_BACKEND is not set CONFIG_XENFS=m CONFIG_XEN_COMPAT_XENFS=y CONFIG_XEN_SYS_HYPERVISOR=y CONFIG_XEN_XENBUS_FRONTEND=y # CONFIG_XEN_GNTDEV is not set # CONFIG_XEN_GRANT_DEV_ALLOC is not set # CONFIG_XEN_GRANT_DMA_ALLOC is not set CONFIG_SWIOTLB_XEN=y # CONFIG_XEN_PVCALLS_FRONTEND is not set CONFIG_XEN_PRIVCMD=m CONFIG_XEN_HAVE_PVMMU=y CONFIG_XEN_EFI=y CONFIG_XEN_AUTO_XLATE=y CONFIG_XEN_ACPI=y CONFIG_XEN_HAVE_VPMU=y # end of Xen driver support # CONFIG_GREYBUS is not set CONFIG_STAGING=y # CONFIG_PRISM2_USB is not set # CONFIG_COMEDI is not set # CONFIG_RTL8192U is not set CONFIG_RTLLIB=m CONFIG_RTLLIB_CRYPTO_CCMP=m CONFIG_RTLLIB_CRYPTO_TKIP=m CONFIG_RTLLIB_CRYPTO_WEP=m CONFIG_RTL8192E=m # CONFIG_RTL8723BS is not set CONFIG_R8712U=m # CONFIG_R8188EU is not set # CONFIG_RTS5208 is not set # CONFIG_VT6655 is not set # CONFIG_VT6656 is not set # # IIO staging drivers # # # Accelerometers # # CONFIG_ADIS16203 is not set # CONFIG_ADIS16240 is not set # end of Accelerometers # # Analog to digital converters # # CONFIG_AD7816 is not set # CONFIG_AD7280 is not set # end of Analog to digital converters # # Analog digital bi-direction converters # # CONFIG_ADT7316 is not set # end of Analog digital bi-direction converters # # Capacitance to digital converters # # CONFIG_AD7150 is not set # CONFIG_AD7746 is not set # end of Capacitance to digital converters # # Direct Digital Synthesis # # CONFIG_AD9832 is not set # CONFIG_AD9834 is not set # end of Direct Digital Synthesis # # Network Analyzer, Impedance Converters # # CONFIG_AD5933 is not set # end of Network Analyzer, Impedance Converters # # Active energy metering IC # # CONFIG_ADE7854 is not set # end of Active energy metering IC # # Resolver to digital converters # # CONFIG_AD2S1210 is not set # end of Resolver to digital converters # end of IIO staging drivers # CONFIG_FB_SM750 is not set # # Speakup console speech # # CONFIG_SPEAKUP is not set # end of Speakup console speech # CONFIG_STAGING_MEDIA is not set # # Android # # CONFIG_ASHMEM is not set CONFIG_ION=y CONFIG_ION_SYSTEM_HEAP=y # CONFIG_ION_CMA_HEAP is not set # end of Android # CONFIG_LTE_GDM724X is not set CONFIG_FIREWIRE_SERIAL=m CONFIG_FWTTY_MAX_TOTAL_PORTS=64 CONFIG_FWTTY_MAX_CARD_PORTS=32 # CONFIG_GS_FPGABOOT is not set # CONFIG_UNISYSSPAR is not set # CONFIG_FB_TFT is not set # CONFIG_WILC1000_SDIO is not set # CONFIG_WILC1000_SPI is not set # CONFIG_KS7010 is not set # CONFIG_PI433 is not set # # Gasket devices # # CONFIG_STAGING_GASKET_FRAMEWORK is not set # end of Gasket devices # CONFIG_FIELDBUS_DEV is not set # CONFIG_KPC2000 is not set CONFIG_QLGE=m # CONFIG_WFX is not set CONFIG_X86_PLATFORM_DEVICES=y CONFIG_ACPI_WMI=m CONFIG_WMI_BMOF=m # CONFIG_ALIENWARE_WMI is not set # CONFIG_HUAWEI_WMI is not set CONFIG_INTEL_WMI_THUNDERBOLT=m CONFIG_MXM_WMI=m # CONFIG_PEAQ_WMI is not set # CONFIG_XIAOMI_WMI is not set CONFIG_ACERHDF=m # CONFIG_ACER_WIRELESS is not set CONFIG_ACER_WMI=m CONFIG_APPLE_GMUX=m CONFIG_ASUS_LAPTOP=m # CONFIG_ASUS_WIRELESS is not set CONFIG_ASUS_WMI=m CONFIG_ASUS_NB_WMI=m CONFIG_EEEPC_LAPTOP=m CONFIG_EEEPC_WMI=m CONFIG_DCDBAS=m CONFIG_DELL_SMBIOS=m CONFIG_DELL_SMBIOS_WMI=y CONFIG_DELL_SMBIOS_SMM=y CONFIG_DELL_LAPTOP=m CONFIG_DELL_RBTN=m CONFIG_DELL_RBU=m CONFIG_DELL_SMO8800=m CONFIG_DELL_WMI=m CONFIG_DELL_WMI_DESCRIPTOR=m CONFIG_DELL_WMI_AIO=m # CONFIG_DELL_WMI_LED is not set CONFIG_AMILO_RFKILL=m CONFIG_FUJITSU_LAPTOP=m CONFIG_FUJITSU_TABLET=m # CONFIG_GPD_POCKET_FAN is not set CONFIG_HP_ACCEL=m CONFIG_HP_WIRELESS=m CONFIG_HP_WMI=m # CONFIG_IBM_RTL is not set CONFIG_IDEAPAD_LAPTOP=m CONFIG_SENSORS_HDAPS=m CONFIG_THINKPAD_ACPI=m CONFIG_THINKPAD_ACPI_ALSA_SUPPORT=y # CONFIG_THINKPAD_ACPI_DEBUGFACILITIES is not set # CONFIG_THINKPAD_ACPI_DEBUG is not set # CONFIG_THINKPAD_ACPI_UNSAFE_LEDS is not set CONFIG_THINKPAD_ACPI_VIDEO=y CONFIG_THINKPAD_ACPI_HOTKEY_POLL=y # CONFIG_INTEL_ATOMISP2_PM is not set CONFIG_INTEL_HID_EVENT=m # CONFIG_INTEL_INT0002_VGPIO is not set # CONFIG_INTEL_MENLOW is not set CONFIG_INTEL_OAKTRAIL=m CONFIG_INTEL_VBTN=m # CONFIG_SURFACE3_WMI is not set # CONFIG_SURFACE_3_POWER_OPREGION is not set # CONFIG_SURFACE_PRO3_BUTTON is not set CONFIG_MSI_LAPTOP=m CONFIG_MSI_WMI=m # CONFIG_PCENGINES_APU2 is not set CONFIG_SAMSUNG_LAPTOP=m CONFIG_SAMSUNG_Q10=m CONFIG_ACPI_TOSHIBA=m CONFIG_TOSHIBA_BT_RFKILL=m # CONFIG_TOSHIBA_HAPS is not set # CONFIG_TOSHIBA_WMI is not set CONFIG_ACPI_CMPC=m CONFIG_COMPAL_LAPTOP=m # CONFIG_LG_LAPTOP is not set CONFIG_PANASONIC_LAPTOP=m CONFIG_SONY_LAPTOP=m CONFIG_SONYPI_COMPAT=y # CONFIG_SYSTEM76_ACPI is not set CONFIG_TOPSTAR_LAPTOP=m # CONFIG_I2C_MULTI_INSTANTIATE is not set # CONFIG_MLX_PLATFORM is not set CONFIG_INTEL_IPS=m # CONFIG_INTEL_RST is not set # CONFIG_INTEL_SMARTCONNECT is not set # # Intel Speed Select Technology interface support # # CONFIG_INTEL_SPEED_SELECT_INTERFACE is not set # end of Intel Speed Select Technology interface support # CONFIG_INTEL_TURBO_MAX_3 is not set # CONFIG_INTEL_UNCORE_FREQ_CONTROL is not set CONFIG_INTEL_PMC_CORE=m # CONFIG_INTEL_PMC_IPC is not set # CONFIG_INTEL_PUNIT_IPC is not set CONFIG_PMC_ATOM=y # CONFIG_MFD_CROS_EC is not set # CONFIG_CHROME_PLATFORMS is not set # CONFIG_MELLANOX_PLATFORM is not set CONFIG_CLKDEV_LOOKUP=y CONFIG_HAVE_CLK_PREPARE=y CONFIG_COMMON_CLK=y # # Common Clock Framework # # CONFIG_COMMON_CLK_MAX9485 is not set # CONFIG_COMMON_CLK_SI5341 is not set # CONFIG_COMMON_CLK_SI5351 is not set # CONFIG_COMMON_CLK_SI544 is not set # CONFIG_COMMON_CLK_CDCE706 is not set # CONFIG_COMMON_CLK_CS2000_CP is not set # CONFIG_COMMON_CLK_PWM is not set # end of Common Clock Framework # CONFIG_HWSPINLOCK is not set # # Clock Source drivers # CONFIG_CLKEVT_I8253=y CONFIG_I8253_LOCK=y CONFIG_CLKBLD_I8253=y # end of Clock Source drivers CONFIG_MAILBOX=y CONFIG_PCC=y # CONFIG_ALTERA_MBOX is not set CONFIG_IOMMU_IOVA=y CONFIG_IOMMU_API=y CONFIG_IOMMU_SUPPORT=y # # Generic IOMMU Pagetable Support # # end of Generic IOMMU Pagetable Support # CONFIG_IOMMU_DEBUGFS is not set # CONFIG_IOMMU_DEFAULT_PASSTHROUGH is not set CONFIG_IOMMU_DMA=y CONFIG_AMD_IOMMU=y CONFIG_AMD_IOMMU_V2=m CONFIG_DMAR_TABLE=y CONFIG_INTEL_IOMMU=y # CONFIG_INTEL_IOMMU_SVM is not set # CONFIG_INTEL_IOMMU_DEFAULT_ON is not set CONFIG_INTEL_IOMMU_FLOPPY_WA=y # CONFIG_INTEL_IOMMU_SCALABLE_MODE_DEFAULT_ON is not set CONFIG_IRQ_REMAP=y CONFIG_HYPERV_IOMMU=y # # Remoteproc drivers # # CONFIG_REMOTEPROC is not set # end of Remoteproc drivers # # Rpmsg drivers # # CONFIG_RPMSG_QCOM_GLINK_RPM is not set # CONFIG_RPMSG_VIRTIO is not set # end of Rpmsg drivers # CONFIG_SOUNDWIRE is not set # # SOC (System On Chip) specific Drivers # # # Amlogic SoC drivers # # end of Amlogic SoC drivers # # Aspeed SoC drivers # # end of Aspeed SoC drivers # # Broadcom SoC drivers # # end of Broadcom SoC drivers # # NXP/Freescale QorIQ SoC drivers # # end of NXP/Freescale QorIQ SoC drivers # # i.MX SoC drivers # # end of i.MX SoC drivers # # Qualcomm SoC drivers # # end of Qualcomm SoC drivers # CONFIG_SOC_TI is not set # # Xilinx SoC drivers # # CONFIG_XILINX_VCU is not set # end of Xilinx SoC drivers # end of SOC (System On Chip) specific Drivers CONFIG_PM_DEVFREQ=y # # DEVFREQ Governors # CONFIG_DEVFREQ_GOV_SIMPLE_ONDEMAND=m # CONFIG_DEVFREQ_GOV_PERFORMANCE is not set # CONFIG_DEVFREQ_GOV_POWERSAVE is not set # CONFIG_DEVFREQ_GOV_USERSPACE is not set # CONFIG_DEVFREQ_GOV_PASSIVE is not set # # DEVFREQ Drivers # # CONFIG_PM_DEVFREQ_EVENT is not set # CONFIG_EXTCON is not set # CONFIG_MEMORY is not set CONFIG_IIO=y CONFIG_IIO_BUFFER=y CONFIG_IIO_BUFFER_CB=y # CONFIG_IIO_BUFFER_HW_CONSUMER is not set CONFIG_IIO_KFIFO_BUF=y CONFIG_IIO_TRIGGERED_BUFFER=m # CONFIG_IIO_CONFIGFS is not set CONFIG_IIO_TRIGGER=y CONFIG_IIO_CONSUMERS_PER_TRIGGER=2 # CONFIG_IIO_SW_DEVICE is not set # CONFIG_IIO_SW_TRIGGER is not set # # Accelerometers # # CONFIG_ADIS16201 is not set # CONFIG_ADIS16209 is not set # CONFIG_ADXL345_I2C is not set # CONFIG_ADXL345_SPI is not set # CONFIG_ADXL372_SPI is not set # CONFIG_ADXL372_I2C is not set # CONFIG_BMA180 is not set # CONFIG_BMA220 is not set # CONFIG_BMA400 is not set # CONFIG_BMC150_ACCEL is not set # CONFIG_DA280 is not set # CONFIG_DA311 is not set # CONFIG_DMARD09 is not set # CONFIG_DMARD10 is not set CONFIG_HID_SENSOR_ACCEL_3D=m # CONFIG_IIO_ST_ACCEL_3AXIS is not set # CONFIG_KXSD9 is not set # CONFIG_KXCJK1013 is not set # CONFIG_MC3230 is not set # CONFIG_MMA7455_I2C is not set # CONFIG_MMA7455_SPI is not set # CONFIG_MMA7660 is not set # CONFIG_MMA8452 is not set # CONFIG_MMA9551 is not set # CONFIG_MMA9553 is not set # CONFIG_MXC4005 is not set # CONFIG_MXC6255 is not set # CONFIG_SCA3000 is not set # CONFIG_STK8312 is not set # CONFIG_STK8BA50 is not set # end of Accelerometers # # Analog to digital converters # # CONFIG_AD7091R5 is not set # CONFIG_AD7124 is not set # CONFIG_AD7192 is not set # CONFIG_AD7266 is not set # CONFIG_AD7291 is not set # CONFIG_AD7292 is not set # CONFIG_AD7298 is not set # CONFIG_AD7476 is not set # CONFIG_AD7606_IFACE_PARALLEL is not set # CONFIG_AD7606_IFACE_SPI is not set # CONFIG_AD7766 is not set # CONFIG_AD7768_1 is not set # CONFIG_AD7780 is not set # CONFIG_AD7791 is not set # CONFIG_AD7793 is not set # CONFIG_AD7887 is not set # CONFIG_AD7923 is not set # CONFIG_AD7949 is not set # CONFIG_AD799X is not set # CONFIG_HI8435 is not set # CONFIG_HX711 is not set # CONFIG_INA2XX_ADC is not set # CONFIG_LTC2471 is not set # CONFIG_LTC2485 is not set # CONFIG_LTC2496 is not set # CONFIG_LTC2497 is not set # CONFIG_MAX1027 is not set # CONFIG_MAX11100 is not set # CONFIG_MAX1118 is not set # CONFIG_MAX1363 is not set # CONFIG_MAX9611 is not set # CONFIG_MCP320X is not set # CONFIG_MCP3422 is not set # CONFIG_MCP3911 is not set # CONFIG_NAU7802 is not set # CONFIG_TI_ADC081C is not set # CONFIG_TI_ADC0832 is not set # CONFIG_TI_ADC084S021 is not set # CONFIG_TI_ADC12138 is not set # CONFIG_TI_ADC108S102 is not set # CONFIG_TI_ADC128S052 is not set # CONFIG_TI_ADC161S626 is not set # CONFIG_TI_ADS1015 is not set # CONFIG_TI_ADS7950 is not set # CONFIG_TI_TLC4541 is not set # CONFIG_VIPERBOARD_ADC is not set # CONFIG_XILINX_XADC is not set # end of Analog to digital converters # # Analog Front Ends # # end of Analog Front Ends # # Amplifiers # # CONFIG_AD8366 is not set # CONFIG_HMC425 is not set # end of Amplifiers # # Chemical Sensors # # CONFIG_ATLAS_PH_SENSOR is not set # CONFIG_BME680 is not set # CONFIG_CCS811 is not set # CONFIG_IAQCORE is not set # CONFIG_SENSIRION_SGP30 is not set # CONFIG_SPS30 is not set # CONFIG_VZ89X is not set # end of Chemical Sensors # # Hid Sensor IIO Common # CONFIG_HID_SENSOR_IIO_COMMON=m CONFIG_HID_SENSOR_IIO_TRIGGER=m # end of Hid Sensor IIO Common # # SSP Sensor Common # # CONFIG_IIO_SSP_SENSORHUB is not set # end of SSP Sensor Common # # Digital to analog converters # # CONFIG_AD5064 is not set # CONFIG_AD5360 is not set # CONFIG_AD5380 is not set # CONFIG_AD5421 is not set # CONFIG_AD5446 is not set # CONFIG_AD5449 is not set # CONFIG_AD5592R is not set # CONFIG_AD5593R is not set # CONFIG_AD5504 is not set # CONFIG_AD5624R_SPI is not set # CONFIG_AD5686_SPI is not set # CONFIG_AD5696_I2C is not set # CONFIG_AD5755 is not set # CONFIG_AD5758 is not set # CONFIG_AD5761 is not set # CONFIG_AD5764 is not set # CONFIG_AD5770R is not set # CONFIG_AD5791 is not set # CONFIG_AD7303 is not set # CONFIG_AD8801 is not set # CONFIG_DS4424 is not set # CONFIG_LTC1660 is not set # CONFIG_LTC2632 is not set # CONFIG_M62332 is not set # CONFIG_MAX517 is not set # CONFIG_MCP4725 is not set # CONFIG_MCP4922 is not set # CONFIG_TI_DAC082S085 is not set # CONFIG_TI_DAC5571 is not set # CONFIG_TI_DAC7311 is not set # CONFIG_TI_DAC7612 is not set # end of Digital to analog converters # # IIO dummy driver # # end of IIO dummy driver # # Frequency Synthesizers DDS/PLL # # # Clock Generator/Distribution # # CONFIG_AD9523 is not set # end of Clock Generator/Distribution # # Phase-Locked Loop (PLL) frequency synthesizers # # CONFIG_ADF4350 is not set # CONFIG_ADF4371 is not set # end of Phase-Locked Loop (PLL) frequency synthesizers # end of Frequency Synthesizers DDS/PLL # # Digital gyroscope sensors # # CONFIG_ADIS16080 is not set # CONFIG_ADIS16130 is not set # CONFIG_ADIS16136 is not set # CONFIG_ADIS16260 is not set # CONFIG_ADXRS450 is not set # CONFIG_BMG160 is not set # CONFIG_FXAS21002C is not set CONFIG_HID_SENSOR_GYRO_3D=m # CONFIG_MPU3050_I2C is not set # CONFIG_IIO_ST_GYRO_3AXIS is not set # CONFIG_ITG3200 is not set # end of Digital gyroscope sensors # # Health Sensors # # # Heart Rate Monitors # # CONFIG_AFE4403 is not set # CONFIG_AFE4404 is not set # CONFIG_MAX30100 is not set # CONFIG_MAX30102 is not set # end of Heart Rate Monitors # end of Health Sensors # # Humidity sensors # # CONFIG_AM2315 is not set # CONFIG_DHT11 is not set # CONFIG_HDC100X is not set # CONFIG_HID_SENSOR_HUMIDITY is not set # CONFIG_HTS221 is not set # CONFIG_HTU21 is not set # CONFIG_SI7005 is not set # CONFIG_SI7020 is not set # end of Humidity sensors # # Inertial measurement units # # CONFIG_ADIS16400 is not set # CONFIG_ADIS16460 is not set # CONFIG_ADIS16480 is not set # CONFIG_BMI160_I2C is not set # CONFIG_BMI160_SPI is not set # CONFIG_FXOS8700_I2C is not set # CONFIG_FXOS8700_SPI is not set # CONFIG_KMX61 is not set # CONFIG_INV_MPU6050_I2C is not set # CONFIG_INV_MPU6050_SPI is not set # CONFIG_IIO_ST_LSM6DSX is not set # end of Inertial measurement units # # Light sensors # # CONFIG_ACPI_ALS is not set # CONFIG_ADJD_S311 is not set # CONFIG_ADUX1020 is not set # CONFIG_AL3010 is not set # CONFIG_AL3320A is not set # CONFIG_APDS9300 is not set # CONFIG_APDS9960 is not set # CONFIG_BH1750 is not set # CONFIG_BH1780 is not set # CONFIG_CM32181 is not set # CONFIG_CM3232 is not set # CONFIG_CM3323 is not set # CONFIG_CM36651 is not set # CONFIG_GP2AP002 is not set # CONFIG_GP2AP020A00F is not set # CONFIG_SENSORS_ISL29018 is not set # CONFIG_SENSORS_ISL29028 is not set # CONFIG_ISL29125 is not set CONFIG_HID_SENSOR_ALS=m CONFIG_HID_SENSOR_PROX=m # CONFIG_JSA1212 is not set # CONFIG_RPR0521 is not set # CONFIG_LTR501 is not set # CONFIG_LV0104CS is not set # CONFIG_MAX44000 is not set # CONFIG_MAX44009 is not set # CONFIG_NOA1305 is not set # CONFIG_OPT3001 is not set # CONFIG_PA12203001 is not set # CONFIG_SI1133 is not set # CONFIG_SI1145 is not set # CONFIG_STK3310 is not set # CONFIG_ST_UVIS25 is not set # CONFIG_TCS3414 is not set # CONFIG_TCS3472 is not set # CONFIG_SENSORS_TSL2563 is not set # CONFIG_TSL2583 is not set # CONFIG_TSL2772 is not set # CONFIG_TSL4531 is not set # CONFIG_US5182D is not set # CONFIG_VCNL4000 is not set # CONFIG_VCNL4035 is not set # CONFIG_VEML6030 is not set # CONFIG_VEML6070 is not set # CONFIG_VL6180 is not set # CONFIG_ZOPT2201 is not set # end of Light sensors # # Magnetometer sensors # # CONFIG_AK8975 is not set # CONFIG_AK09911 is not set # CONFIG_BMC150_MAGN_I2C is not set # CONFIG_BMC150_MAGN_SPI is not set # CONFIG_MAG3110 is not set CONFIG_HID_SENSOR_MAGNETOMETER_3D=m # CONFIG_MMC35240 is not set # CONFIG_IIO_ST_MAGN_3AXIS is not set # CONFIG_SENSORS_HMC5843_I2C is not set # CONFIG_SENSORS_HMC5843_SPI is not set # CONFIG_SENSORS_RM3100_I2C is not set # CONFIG_SENSORS_RM3100_SPI is not set # end of Magnetometer sensors # # Multiplexers # # end of Multiplexers # # Inclinometer sensors # CONFIG_HID_SENSOR_INCLINOMETER_3D=m CONFIG_HID_SENSOR_DEVICE_ROTATION=m # end of Inclinometer sensors # # Triggers - standalone # # CONFIG_IIO_INTERRUPT_TRIGGER is not set # CONFIG_IIO_SYSFS_TRIGGER is not set # end of Triggers - standalone # # Digital potentiometers # # CONFIG_AD5272 is not set # CONFIG_DS1803 is not set # CONFIG_MAX5432 is not set # CONFIG_MAX5481 is not set # CONFIG_MAX5487 is not set # CONFIG_MCP4018 is not set # CONFIG_MCP4131 is not set # CONFIG_MCP4531 is not set # CONFIG_MCP41010 is not set # CONFIG_TPL0102 is not set # end of Digital potentiometers # # Digital potentiostats # # CONFIG_LMP91000 is not set # end of Digital potentiostats # # Pressure sensors # # CONFIG_ABP060MG is not set # CONFIG_BMP280 is not set # CONFIG_DLHL60D is not set # CONFIG_DPS310 is not set CONFIG_HID_SENSOR_PRESS=m # CONFIG_HP03 is not set # CONFIG_ICP10100 is not set # CONFIG_MPL115_I2C is not set # CONFIG_MPL115_SPI is not set # CONFIG_MPL3115 is not set # CONFIG_MS5611 is not set # CONFIG_MS5637 is not set # CONFIG_IIO_ST_PRESS is not set # CONFIG_T5403 is not set # CONFIG_HP206C is not set # CONFIG_ZPA2326 is not set # end of Pressure sensors # # Lightning sensors # # CONFIG_AS3935 is not set # end of Lightning sensors # # Proximity and distance sensors # # CONFIG_ISL29501 is not set # CONFIG_LIDAR_LITE_V2 is not set # CONFIG_MB1232 is not set # CONFIG_PING is not set # CONFIG_RFD77402 is not set # CONFIG_SRF04 is not set # CONFIG_SX9500 is not set # CONFIG_SRF08 is not set # CONFIG_VL53L0X_I2C is not set # end of Proximity and distance sensors # # Resolver to digital converters # # CONFIG_AD2S90 is not set # CONFIG_AD2S1200 is not set # end of Resolver to digital converters # # Temperature sensors # # CONFIG_LTC2983 is not set # CONFIG_MAXIM_THERMOCOUPLE is not set # CONFIG_HID_SENSOR_TEMP is not set # CONFIG_MLX90614 is not set # CONFIG_MLX90632 is not set # CONFIG_TMP006 is not set # CONFIG_TMP007 is not set # CONFIG_TSYS01 is not set # CONFIG_TSYS02D is not set # CONFIG_MAX31856 is not set # end of Temperature sensors CONFIG_NTB=m # CONFIG_NTB_MSI is not set CONFIG_NTB_AMD=m # CONFIG_NTB_IDT is not set # CONFIG_NTB_INTEL is not set # CONFIG_NTB_SWITCHTEC is not set # CONFIG_NTB_PINGPONG is not set # CONFIG_NTB_TOOL is not set CONFIG_NTB_PERF=m CONFIG_NTB_TRANSPORT=m # CONFIG_VME_BUS is not set CONFIG_PWM=y CONFIG_PWM_SYSFS=y # CONFIG_PWM_LPSS_PCI is not set # CONFIG_PWM_LPSS_PLATFORM is not set # CONFIG_PWM_PCA9685 is not set # # IRQ chip support # # end of IRQ chip support # CONFIG_IPACK_BUS is not set # CONFIG_RESET_CONTROLLER is not set # # PHY Subsystem # CONFIG_GENERIC_PHY=y # CONFIG_BCM_KONA_USB2_PHY is not set # CONFIG_PHY_PXA_28NM_HSIC is not set # CONFIG_PHY_PXA_28NM_USB2 is not set # CONFIG_PHY_CPCAP_USB is not set # CONFIG_PHY_INTEL_EMMC is not set # end of PHY Subsystem CONFIG_POWERCAP=y CONFIG_INTEL_RAPL_CORE=m CONFIG_INTEL_RAPL=m # CONFIG_IDLE_INJECT is not set # CONFIG_MCB is not set # # Performance monitor support # # end of Performance monitor support CONFIG_RAS=y # CONFIG_RAS_CEC is not set # CONFIG_USB4 is not set # # Android # CONFIG_ANDROID=y # CONFIG_ANDROID_BINDER_IPC is not set # end of Android CONFIG_LIBNVDIMM=m CONFIG_BLK_DEV_PMEM=m CONFIG_ND_BLK=m CONFIG_ND_CLAIM=y CONFIG_ND_BTT=m CONFIG_BTT=y CONFIG_ND_PFN=m CONFIG_NVDIMM_PFN=y CONFIG_NVDIMM_DAX=y CONFIG_NVDIMM_KEYS=y CONFIG_DAX_DRIVER=y CONFIG_DAX=y CONFIG_DEV_DAX=m CONFIG_DEV_DAX_PMEM=m CONFIG_DEV_DAX_KMEM=m CONFIG_DEV_DAX_PMEM_COMPAT=m CONFIG_NVMEM=y CONFIG_NVMEM_SYSFS=y # # HW tracing support # # CONFIG_STM is not set # CONFIG_INTEL_TH is not set # end of HW tracing support # CONFIG_FPGA is not set # CONFIG_TEE is not set CONFIG_PM_OPP=y # CONFIG_UNISYS_VISORBUS is not set # CONFIG_SIOX is not set # CONFIG_SLIMBUS is not set # CONFIG_INTERCONNECT is not set # CONFIG_COUNTER is not set # CONFIG_MOST is not set # end of Device Drivers # # File systems # CONFIG_DCACHE_WORD_ACCESS=y # CONFIG_VALIDATE_FS_PARSER is not set CONFIG_FS_IOMAP=y # CONFIG_EXT2_FS is not set # CONFIG_EXT3_FS is not set CONFIG_EXT4_FS=m CONFIG_EXT4_USE_FOR_EXT2=y CONFIG_EXT4_FS_POSIX_ACL=y CONFIG_EXT4_FS_SECURITY=y # CONFIG_EXT4_DEBUG is not set CONFIG_JBD2=m # CONFIG_JBD2_DEBUG is not set CONFIG_FS_MBCACHE=m # CONFIG_REISERFS_FS is not set # CONFIG_JFS_FS is not set CONFIG_XFS_FS=m CONFIG_XFS_QUOTA=y CONFIG_XFS_POSIX_ACL=y CONFIG_XFS_RT=y CONFIG_XFS_ONLINE_SCRUB=y CONFIG_XFS_ONLINE_REPAIR=y CONFIG_XFS_DEBUG=y CONFIG_XFS_ASSERT_FATAL=y CONFIG_GFS2_FS=m CONFIG_GFS2_FS_LOCKING_DLM=y CONFIG_OCFS2_FS=m CONFIG_OCFS2_FS_O2CB=m CONFIG_OCFS2_FS_USERSPACE_CLUSTER=m CONFIG_OCFS2_FS_STATS=y CONFIG_OCFS2_DEBUG_MASKLOG=y # CONFIG_OCFS2_DEBUG_FS is not set CONFIG_BTRFS_FS=m CONFIG_BTRFS_FS_POSIX_ACL=y # CONFIG_BTRFS_FS_CHECK_INTEGRITY is not set # CONFIG_BTRFS_FS_RUN_SANITY_TESTS is not set # CONFIG_BTRFS_DEBUG is not set # CONFIG_BTRFS_ASSERT is not set # CONFIG_BTRFS_FS_REF_VERIFY is not set # CONFIG_NILFS2_FS is not set CONFIG_F2FS_FS=m CONFIG_F2FS_STAT_FS=y CONFIG_F2FS_FS_XATTR=y CONFIG_F2FS_FS_POSIX_ACL=y CONFIG_F2FS_FS_SECURITY=y # CONFIG_F2FS_CHECK_FS is not set # CONFIG_F2FS_IO_TRACE is not set # CONFIG_F2FS_FAULT_INJECTION is not set # CONFIG_F2FS_FS_COMPRESSION is not set # CONFIG_ZONEFS_FS is not set CONFIG_FS_DAX=y CONFIG_FS_DAX_PMD=y CONFIG_FS_POSIX_ACL=y CONFIG_EXPORTFS=y CONFIG_EXPORTFS_BLOCK_OPS=y CONFIG_FILE_LOCKING=y CONFIG_MANDATORY_FILE_LOCKING=y CONFIG_FS_ENCRYPTION=y CONFIG_FS_ENCRYPTION_ALGS=m # CONFIG_FS_VERITY is not set CONFIG_FSNOTIFY=y CONFIG_DNOTIFY=y CONFIG_INOTIFY_USER=y CONFIG_FANOTIFY=y CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y CONFIG_QUOTA=y CONFIG_QUOTA_NETLINK_INTERFACE=y CONFIG_PRINT_QUOTA_WARNING=y # CONFIG_QUOTA_DEBUG is not set CONFIG_QUOTA_TREE=y # CONFIG_QFMT_V1 is not set CONFIG_QFMT_V2=y CONFIG_QUOTACTL=y CONFIG_QUOTACTL_COMPAT=y CONFIG_AUTOFS4_FS=y CONFIG_AUTOFS_FS=y CONFIG_FUSE_FS=m CONFIG_CUSE=m # CONFIG_VIRTIO_FS is not set CONFIG_OVERLAY_FS=m # CONFIG_OVERLAY_FS_REDIRECT_DIR is not set # CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set # CONFIG_OVERLAY_FS_INDEX is not set # CONFIG_OVERLAY_FS_XINO_AUTO is not set # CONFIG_OVERLAY_FS_METACOPY is not set # # Caches # CONFIG_FSCACHE=m CONFIG_FSCACHE_STATS=y # CONFIG_FSCACHE_HISTOGRAM is not set # CONFIG_FSCACHE_DEBUG is not set # CONFIG_FSCACHE_OBJECT_LIST is not set CONFIG_CACHEFILES=m # CONFIG_CACHEFILES_DEBUG is not set # CONFIG_CACHEFILES_HISTOGRAM is not set # end of Caches # # CD-ROM/DVD Filesystems # CONFIG_ISO9660_FS=m CONFIG_JOLIET=y CONFIG_ZISOFS=y CONFIG_UDF_FS=m # end of CD-ROM/DVD Filesystems # # DOS/FAT/NT Filesystems # CONFIG_FAT_FS=m CONFIG_MSDOS_FS=m CONFIG_VFAT_FS=m CONFIG_FAT_DEFAULT_CODEPAGE=437 CONFIG_FAT_DEFAULT_IOCHARSET="ascii" # CONFIG_FAT_DEFAULT_UTF8 is not set # CONFIG_NTFS_FS is not set # end of DOS/FAT/NT Filesystems # # Pseudo filesystems # CONFIG_PROC_FS=y CONFIG_PROC_KCORE=y CONFIG_PROC_VMCORE=y # CONFIG_PROC_VMCORE_DEVICE_DUMP is not set CONFIG_PROC_SYSCTL=y CONFIG_PROC_PAGE_MONITOR=y CONFIG_PROC_CHILDREN=y CONFIG_PROC_PID_ARCH_STATUS=y CONFIG_PROC_CPU_RESCTRL=y CONFIG_KERNFS=y CONFIG_SYSFS=y CONFIG_TMPFS=y CONFIG_TMPFS_POSIX_ACL=y CONFIG_TMPFS_XATTR=y CONFIG_HUGETLBFS=y CONFIG_HUGETLB_PAGE=y CONFIG_MEMFD_CREATE=y CONFIG_ARCH_HAS_GIGANTIC_PAGE=y CONFIG_CONFIGFS_FS=y CONFIG_EFIVAR_FS=y # end of Pseudo filesystems CONFIG_MISC_FILESYSTEMS=y # CONFIG_ORANGEFS_FS is not set # CONFIG_ADFS_FS is not set # CONFIG_AFFS_FS is not set # CONFIG_ECRYPT_FS is not set # CONFIG_HFS_FS is not set # CONFIG_HFSPLUS_FS is not set # CONFIG_BEFS_FS is not set # CONFIG_BFS_FS is not set # CONFIG_EFS_FS is not set # CONFIG_JFFS2_FS is not set # CONFIG_UBIFS_FS is not set CONFIG_CRAMFS=m CONFIG_CRAMFS_BLOCKDEV=y # CONFIG_CRAMFS_MTD is not set CONFIG_SQUASHFS=m CONFIG_SQUASHFS_FILE_CACHE=y # CONFIG_SQUASHFS_FILE_DIRECT is not set CONFIG_SQUASHFS_DECOMP_SINGLE=y # CONFIG_SQUASHFS_DECOMP_MULTI is not set # CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU is not set CONFIG_SQUASHFS_XATTR=y CONFIG_SQUASHFS_ZLIB=y # CONFIG_SQUASHFS_LZ4 is not set CONFIG_SQUASHFS_LZO=y CONFIG_SQUASHFS_XZ=y # CONFIG_SQUASHFS_ZSTD is not set # CONFIG_SQUASHFS_4K_DEVBLK_SIZE is not set # CONFIG_SQUASHFS_EMBEDDED is not set CONFIG_SQUASHFS_FRAGMENT_CACHE_SIZE=3 # CONFIG_VXFS_FS is not set CONFIG_MINIX_FS=m # CONFIG_OMFS_FS is not set # CONFIG_HPFS_FS is not set # CONFIG_QNX4FS_FS is not set # CONFIG_QNX6FS_FS is not set # CONFIG_ROMFS_FS is not set CONFIG_PSTORE=y CONFIG_PSTORE_DEFLATE_COMPRESS=y # CONFIG_PSTORE_LZO_COMPRESS is not set # CONFIG_PSTORE_LZ4_COMPRESS is not set # CONFIG_PSTORE_LZ4HC_COMPRESS is not set # CONFIG_PSTORE_842_COMPRESS is not set # CONFIG_PSTORE_ZSTD_COMPRESS is not set CONFIG_PSTORE_COMPRESS=y CONFIG_PSTORE_DEFLATE_COMPRESS_DEFAULT=y CONFIG_PSTORE_COMPRESS_DEFAULT="deflate" CONFIG_PSTORE_CONSOLE=y CONFIG_PSTORE_PMSG=y # CONFIG_PSTORE_FTRACE is not set CONFIG_PSTORE_RAM=m # CONFIG_SYSV_FS is not set # CONFIG_UFS_FS is not set # CONFIG_EROFS_FS is not set CONFIG_NETWORK_FILESYSTEMS=y CONFIG_NFS_FS=y # CONFIG_NFS_V2 is not set CONFIG_NFS_V3=y CONFIG_NFS_V3_ACL=y CONFIG_NFS_V4=m # CONFIG_NFS_SWAP is not set CONFIG_NFS_V4_1=y CONFIG_NFS_V4_2=y CONFIG_PNFS_FILE_LAYOUT=m CONFIG_PNFS_BLOCK=m CONFIG_PNFS_FLEXFILE_LAYOUT=m CONFIG_NFS_V4_1_IMPLEMENTATION_ID_DOMAIN="kernel.org" # CONFIG_NFS_V4_1_MIGRATION is not set CONFIG_NFS_V4_SECURITY_LABEL=y CONFIG_ROOT_NFS=y # CONFIG_NFS_USE_LEGACY_DNS is not set CONFIG_NFS_USE_KERNEL_DNS=y CONFIG_NFS_DEBUG=y CONFIG_NFS_DISABLE_UDP_SUPPORT=y CONFIG_NFSD=m CONFIG_NFSD_V2_ACL=y CONFIG_NFSD_V3=y CONFIG_NFSD_V3_ACL=y CONFIG_NFSD_V4=y CONFIG_NFSD_PNFS=y # CONFIG_NFSD_BLOCKLAYOUT is not set CONFIG_NFSD_SCSILAYOUT=y # CONFIG_NFSD_FLEXFILELAYOUT is not set # CONFIG_NFSD_V4_2_INTER_SSC is not set CONFIG_NFSD_V4_SECURITY_LABEL=y CONFIG_GRACE_PERIOD=y CONFIG_LOCKD=y CONFIG_LOCKD_V4=y CONFIG_NFS_ACL_SUPPORT=y CONFIG_NFS_COMMON=y CONFIG_SUNRPC=y CONFIG_SUNRPC_GSS=m CONFIG_SUNRPC_BACKCHANNEL=y CONFIG_RPCSEC_GSS_KRB5=m # CONFIG_SUNRPC_DISABLE_INSECURE_ENCTYPES is not set CONFIG_SUNRPC_DEBUG=y CONFIG_SUNRPC_XPRT_RDMA=m CONFIG_CEPH_FS=m # CONFIG_CEPH_FSCACHE is not set CONFIG_CEPH_FS_POSIX_ACL=y # CONFIG_CEPH_FS_SECURITY_LABEL is not set CONFIG_CIFS=m # CONFIG_CIFS_STATS2 is not set CONFIG_CIFS_ALLOW_INSECURE_LEGACY=y CONFIG_CIFS_WEAK_PW_HASH=y CONFIG_CIFS_UPCALL=y CONFIG_CIFS_XATTR=y CONFIG_CIFS_POSIX=y CONFIG_CIFS_DEBUG=y # CONFIG_CIFS_DEBUG2 is not set # CONFIG_CIFS_DEBUG_DUMP_KEYS is not set CONFIG_CIFS_DFS_UPCALL=y # CONFIG_CIFS_SMB_DIRECT is not set # CONFIG_CIFS_FSCACHE is not set # CONFIG_CODA_FS is not set # CONFIG_AFS_FS is not set CONFIG_9P_FS=y CONFIG_9P_FS_POSIX_ACL=y # CONFIG_9P_FS_SECURITY is not set CONFIG_NLS=y CONFIG_NLS_DEFAULT="utf8" CONFIG_NLS_CODEPAGE_437=y CONFIG_NLS_CODEPAGE_737=m CONFIG_NLS_CODEPAGE_775=m CONFIG_NLS_CODEPAGE_850=m CONFIG_NLS_CODEPAGE_852=m CONFIG_NLS_CODEPAGE_855=m CONFIG_NLS_CODEPAGE_857=m CONFIG_NLS_CODEPAGE_860=m CONFIG_NLS_CODEPAGE_861=m CONFIG_NLS_CODEPAGE_862=m CONFIG_NLS_CODEPAGE_863=m CONFIG_NLS_CODEPAGE_864=m CONFIG_NLS_CODEPAGE_865=m CONFIG_NLS_CODEPAGE_866=m CONFIG_NLS_CODEPAGE_869=m CONFIG_NLS_CODEPAGE_936=m CONFIG_NLS_CODEPAGE_950=m CONFIG_NLS_CODEPAGE_932=m CONFIG_NLS_CODEPAGE_949=m CONFIG_NLS_CODEPAGE_874=m CONFIG_NLS_ISO8859_8=m CONFIG_NLS_CODEPAGE_1250=m CONFIG_NLS_CODEPAGE_1251=m CONFIG_NLS_ASCII=y CONFIG_NLS_ISO8859_1=m CONFIG_NLS_ISO8859_2=m CONFIG_NLS_ISO8859_3=m CONFIG_NLS_ISO8859_4=m CONFIG_NLS_ISO8859_5=m CONFIG_NLS_ISO8859_6=m CONFIG_NLS_ISO8859_7=m CONFIG_NLS_ISO8859_9=m CONFIG_NLS_ISO8859_13=m CONFIG_NLS_ISO8859_14=m CONFIG_NLS_ISO8859_15=m CONFIG_NLS_KOI8_R=m CONFIG_NLS_KOI8_U=m CONFIG_NLS_MAC_ROMAN=m CONFIG_NLS_MAC_CELTIC=m CONFIG_NLS_MAC_CENTEURO=m CONFIG_NLS_MAC_CROATIAN=m CONFIG_NLS_MAC_CYRILLIC=m CONFIG_NLS_MAC_GAELIC=m CONFIG_NLS_MAC_GREEK=m CONFIG_NLS_MAC_ICELAND=m CONFIG_NLS_MAC_INUIT=m CONFIG_NLS_MAC_ROMANIAN=m CONFIG_NLS_MAC_TURKISH=m CONFIG_NLS_UTF8=m CONFIG_DLM=m CONFIG_DLM_DEBUG=y # CONFIG_UNICODE is not set CONFIG_IO_WQ=y # end of File systems # # Security options # CONFIG_KEYS=y # CONFIG_KEYS_REQUEST_CACHE is not set CONFIG_PERSISTENT_KEYRINGS=y CONFIG_BIG_KEYS=y CONFIG_TRUSTED_KEYS=y CONFIG_ENCRYPTED_KEYS=y # CONFIG_KEY_DH_OPERATIONS is not set # CONFIG_SECURITY_DMESG_RESTRICT is not set CONFIG_SECURITY=y CONFIG_SECURITYFS=y CONFIG_SECURITY_NETWORK=y CONFIG_PAGE_TABLE_ISOLATION=y # CONFIG_SECURITY_INFINIBAND is not set CONFIG_SECURITY_NETWORK_XFRM=y CONFIG_SECURITY_PATH=y CONFIG_INTEL_TXT=y CONFIG_LSM_MMAP_MIN_ADDR=65535 CONFIG_HAVE_HARDENED_USERCOPY_ALLOCATOR=y CONFIG_HARDENED_USERCOPY=y CONFIG_HARDENED_USERCOPY_FALLBACK=y # CONFIG_HARDENED_USERCOPY_PAGESPAN is not set # CONFIG_FORTIFY_SOURCE is not set # CONFIG_STATIC_USERMODEHELPER is not set CONFIG_SECURITY_SELINUX=y CONFIG_SECURITY_SELINUX_BOOTPARAM=y # CONFIG_SECURITY_SELINUX_DISABLE is not set CONFIG_SECURITY_SELINUX_DEVELOP=y CONFIG_SECURITY_SELINUX_AVC_STATS=y CONFIG_SECURITY_SELINUX_CHECKREQPROT_VALUE=1 CONFIG_SECURITY_SELINUX_SIDTAB_HASH_BITS=9 CONFIG_SECURITY_SELINUX_SID2STR_CACHE_SIZE=256 # CONFIG_SECURITY_SMACK is not set # CONFIG_SECURITY_TOMOYO is not set CONFIG_SECURITY_APPARMOR=y CONFIG_SECURITY_APPARMOR_HASH=y CONFIG_SECURITY_APPARMOR_HASH_DEFAULT=y # CONFIG_SECURITY_APPARMOR_DEBUG is not set # CONFIG_SECURITY_LOADPIN is not set CONFIG_SECURITY_YAMA=y # CONFIG_SECURITY_SAFESETID is not set # CONFIG_SECURITY_LOCKDOWN_LSM is not set CONFIG_INTEGRITY=y CONFIG_INTEGRITY_SIGNATURE=y CONFIG_INTEGRITY_ASYMMETRIC_KEYS=y CONFIG_INTEGRITY_TRUSTED_KEYRING=y # CONFIG_INTEGRITY_PLATFORM_KEYRING is not set CONFIG_INTEGRITY_AUDIT=y CONFIG_IMA=y CONFIG_IMA_MEASURE_PCR_IDX=10 CONFIG_IMA_LSM_RULES=y # CONFIG_IMA_TEMPLATE is not set CONFIG_IMA_NG_TEMPLATE=y # CONFIG_IMA_SIG_TEMPLATE is not set CONFIG_IMA_DEFAULT_TEMPLATE="ima-ng" CONFIG_IMA_DEFAULT_HASH_SHA1=y # CONFIG_IMA_DEFAULT_HASH_SHA256 is not set CONFIG_IMA_DEFAULT_HASH="sha1" # CONFIG_IMA_WRITE_POLICY is not set # CONFIG_IMA_READ_POLICY is not set CONFIG_IMA_APPRAISE=y # CONFIG_IMA_ARCH_POLICY is not set # CONFIG_IMA_APPRAISE_BUILD_POLICY is not set CONFIG_IMA_APPRAISE_BOOTPARAM=y # CONFIG_IMA_APPRAISE_MODSIG is not set CONFIG_IMA_TRUSTED_KEYRING=y # CONFIG_IMA_BLACKLIST_KEYRING is not set # CONFIG_IMA_LOAD_X509 is not set CONFIG_IMA_MEASURE_ASYMMETRIC_KEYS=y CONFIG_IMA_QUEUE_EARLY_BOOT_KEYS=y CONFIG_EVM=y CONFIG_EVM_ATTR_FSUUID=y # CONFIG_EVM_ADD_XATTRS is not set # CONFIG_EVM_LOAD_X509 is not set CONFIG_DEFAULT_SECURITY_SELINUX=y # CONFIG_DEFAULT_SECURITY_APPARMOR is not set # CONFIG_DEFAULT_SECURITY_DAC is not set CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,smack,tomoyo,apparmor,bpf" # # Kernel hardening options # # # Memory initialization # CONFIG_INIT_STACK_NONE=y # CONFIG_GCC_PLUGIN_STRUCTLEAK_USER is not set # CONFIG_GCC_PLUGIN_STRUCTLEAK_BYREF is not set # CONFIG_GCC_PLUGIN_STRUCTLEAK_BYREF_ALL is not set # CONFIG_GCC_PLUGIN_STACKLEAK is not set # CONFIG_INIT_ON_ALLOC_DEFAULT_ON is not set # CONFIG_INIT_ON_FREE_DEFAULT_ON is not set # end of Memory initialization # end of Kernel hardening options # end of Security options CONFIG_XOR_BLOCKS=m CONFIG_ASYNC_CORE=m CONFIG_ASYNC_MEMCPY=m CONFIG_ASYNC_XOR=m CONFIG_ASYNC_PQ=m CONFIG_ASYNC_RAID6_RECOV=m CONFIG_CRYPTO=y # # Crypto core or helper # CONFIG_CRYPTO_ALGAPI=y CONFIG_CRYPTO_ALGAPI2=y CONFIG_CRYPTO_AEAD=y CONFIG_CRYPTO_AEAD2=y CONFIG_CRYPTO_SKCIPHER=y CONFIG_CRYPTO_SKCIPHER2=y CONFIG_CRYPTO_HASH=y CONFIG_CRYPTO_HASH2=y CONFIG_CRYPTO_RNG=y CONFIG_CRYPTO_RNG2=y CONFIG_CRYPTO_RNG_DEFAULT=y CONFIG_CRYPTO_AKCIPHER2=y CONFIG_CRYPTO_AKCIPHER=y CONFIG_CRYPTO_KPP2=y CONFIG_CRYPTO_KPP=m CONFIG_CRYPTO_ACOMP2=y CONFIG_CRYPTO_MANAGER=y CONFIG_CRYPTO_MANAGER2=y CONFIG_CRYPTO_USER=m CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y CONFIG_CRYPTO_GF128MUL=y CONFIG_CRYPTO_NULL=y CONFIG_CRYPTO_NULL2=y CONFIG_CRYPTO_PCRYPT=m CONFIG_CRYPTO_CRYPTD=m CONFIG_CRYPTO_AUTHENC=m CONFIG_CRYPTO_TEST=m CONFIG_CRYPTO_SIMD=m CONFIG_CRYPTO_GLUE_HELPER_X86=m CONFIG_CRYPTO_ENGINE=m # # Public-key cryptography # CONFIG_CRYPTO_RSA=y CONFIG_CRYPTO_DH=m CONFIG_CRYPTO_ECC=m CONFIG_CRYPTO_ECDH=m # CONFIG_CRYPTO_ECRDSA is not set # CONFIG_CRYPTO_CURVE25519 is not set # CONFIG_CRYPTO_CURVE25519_X86 is not set # # Authenticated Encryption with Associated Data # CONFIG_CRYPTO_CCM=m CONFIG_CRYPTO_GCM=y # CONFIG_CRYPTO_CHACHA20POLY1305 is not set # CONFIG_CRYPTO_AEGIS128 is not set # CONFIG_CRYPTO_AEGIS128_AESNI_SSE2 is not set CONFIG_CRYPTO_SEQIV=y CONFIG_CRYPTO_ECHAINIV=m # # Block modes # CONFIG_CRYPTO_CBC=y # CONFIG_CRYPTO_CFB is not set CONFIG_CRYPTO_CTR=y CONFIG_CRYPTO_CTS=m CONFIG_CRYPTO_ECB=y CONFIG_CRYPTO_LRW=m # CONFIG_CRYPTO_OFB is not set CONFIG_CRYPTO_PCBC=m CONFIG_CRYPTO_XTS=m # CONFIG_CRYPTO_KEYWRAP is not set # CONFIG_CRYPTO_NHPOLY1305_SSE2 is not set # CONFIG_CRYPTO_NHPOLY1305_AVX2 is not set # CONFIG_CRYPTO_ADIANTUM is not set CONFIG_CRYPTO_ESSIV=m # # Hash modes # CONFIG_CRYPTO_CMAC=m CONFIG_CRYPTO_HMAC=y CONFIG_CRYPTO_XCBC=m CONFIG_CRYPTO_VMAC=m # # Digest # CONFIG_CRYPTO_CRC32C=y CONFIG_CRYPTO_CRC32C_INTEL=m CONFIG_CRYPTO_CRC32=m CONFIG_CRYPTO_CRC32_PCLMUL=m CONFIG_CRYPTO_XXHASH=m CONFIG_CRYPTO_BLAKE2B=m # CONFIG_CRYPTO_BLAKE2S is not set # CONFIG_CRYPTO_BLAKE2S_X86 is not set CONFIG_CRYPTO_CRCT10DIF=y CONFIG_CRYPTO_CRCT10DIF_PCLMUL=m CONFIG_CRYPTO_GHASH=y # CONFIG_CRYPTO_POLY1305 is not set # CONFIG_CRYPTO_POLY1305_X86_64 is not set CONFIG_CRYPTO_MD4=m CONFIG_CRYPTO_MD5=y CONFIG_CRYPTO_MICHAEL_MIC=m CONFIG_CRYPTO_RMD128=m CONFIG_CRYPTO_RMD160=m CONFIG_CRYPTO_RMD256=m CONFIG_CRYPTO_RMD320=m CONFIG_CRYPTO_SHA1=y CONFIG_CRYPTO_SHA1_SSSE3=y CONFIG_CRYPTO_SHA256_SSSE3=y CONFIG_CRYPTO_SHA512_SSSE3=m CONFIG_CRYPTO_SHA256=y CONFIG_CRYPTO_SHA512=m # CONFIG_CRYPTO_SHA3 is not set # CONFIG_CRYPTO_SM3 is not set # CONFIG_CRYPTO_STREEBOG is not set CONFIG_CRYPTO_TGR192=m CONFIG_CRYPTO_WP512=m CONFIG_CRYPTO_GHASH_CLMUL_NI_INTEL=m # # Ciphers # CONFIG_CRYPTO_AES=y # CONFIG_CRYPTO_AES_TI is not set CONFIG_CRYPTO_AES_NI_INTEL=m CONFIG_CRYPTO_ANUBIS=m CONFIG_CRYPTO_ARC4=m CONFIG_CRYPTO_BLOWFISH=m CONFIG_CRYPTO_BLOWFISH_COMMON=m CONFIG_CRYPTO_BLOWFISH_X86_64=m CONFIG_CRYPTO_CAMELLIA=m CONFIG_CRYPTO_CAMELLIA_X86_64=m CONFIG_CRYPTO_CAMELLIA_AESNI_AVX_X86_64=m CONFIG_CRYPTO_CAMELLIA_AESNI_AVX2_X86_64=m CONFIG_CRYPTO_CAST_COMMON=m CONFIG_CRYPTO_CAST5=m CONFIG_CRYPTO_CAST5_AVX_X86_64=m CONFIG_CRYPTO_CAST6=m CONFIG_CRYPTO_CAST6_AVX_X86_64=m CONFIG_CRYPTO_DES=m # CONFIG_CRYPTO_DES3_EDE_X86_64 is not set CONFIG_CRYPTO_FCRYPT=m CONFIG_CRYPTO_KHAZAD=m CONFIG_CRYPTO_SALSA20=m # CONFIG_CRYPTO_CHACHA20 is not set # CONFIG_CRYPTO_CHACHA20_X86_64 is not set CONFIG_CRYPTO_SEED=m CONFIG_CRYPTO_SERPENT=m CONFIG_CRYPTO_SERPENT_SSE2_X86_64=m CONFIG_CRYPTO_SERPENT_AVX_X86_64=m CONFIG_CRYPTO_SERPENT_AVX2_X86_64=m # CONFIG_CRYPTO_SM4 is not set CONFIG_CRYPTO_TEA=m CONFIG_CRYPTO_TWOFISH=m CONFIG_CRYPTO_TWOFISH_COMMON=m CONFIG_CRYPTO_TWOFISH_X86_64=m CONFIG_CRYPTO_TWOFISH_X86_64_3WAY=m CONFIG_CRYPTO_TWOFISH_AVX_X86_64=m # # Compression # CONFIG_CRYPTO_DEFLATE=y CONFIG_CRYPTO_LZO=y # CONFIG_CRYPTO_842 is not set # CONFIG_CRYPTO_LZ4 is not set # CONFIG_CRYPTO_LZ4HC is not set # CONFIG_CRYPTO_ZSTD is not set # # Random Number Generation # CONFIG_CRYPTO_ANSI_CPRNG=m CONFIG_CRYPTO_DRBG_MENU=y CONFIG_CRYPTO_DRBG_HMAC=y CONFIG_CRYPTO_DRBG_HASH=y CONFIG_CRYPTO_DRBG_CTR=y CONFIG_CRYPTO_DRBG=y CONFIG_CRYPTO_JITTERENTROPY=y CONFIG_CRYPTO_USER_API=y CONFIG_CRYPTO_USER_API_HASH=y CONFIG_CRYPTO_USER_API_SKCIPHER=y CONFIG_CRYPTO_USER_API_RNG=m # CONFIG_CRYPTO_USER_API_AEAD is not set # CONFIG_CRYPTO_STATS is not set CONFIG_CRYPTO_HASH_INFO=y # # Crypto library routines # CONFIG_CRYPTO_LIB_AES=y CONFIG_CRYPTO_LIB_ARC4=m # CONFIG_CRYPTO_LIB_BLAKE2S is not set # CONFIG_CRYPTO_LIB_CHACHA is not set # CONFIG_CRYPTO_LIB_CURVE25519 is not set CONFIG_CRYPTO_LIB_DES=m CONFIG_CRYPTO_LIB_POLY1305_RSIZE=11 # CONFIG_CRYPTO_LIB_POLY1305 is not set # CONFIG_CRYPTO_LIB_CHACHA20POLY1305 is not set CONFIG_CRYPTO_LIB_SHA256=y CONFIG_CRYPTO_HW=y CONFIG_CRYPTO_DEV_PADLOCK=m CONFIG_CRYPTO_DEV_PADLOCK_AES=m CONFIG_CRYPTO_DEV_PADLOCK_SHA=m # CONFIG_CRYPTO_DEV_ATMEL_ECC is not set # CONFIG_CRYPTO_DEV_ATMEL_SHA204A is not set CONFIG_CRYPTO_DEV_CCP=y CONFIG_CRYPTO_DEV_CCP_DD=m CONFIG_CRYPTO_DEV_SP_CCP=y CONFIG_CRYPTO_DEV_CCP_CRYPTO=m CONFIG_CRYPTO_DEV_SP_PSP=y # CONFIG_CRYPTO_DEV_CCP_DEBUGFS is not set CONFIG_CRYPTO_DEV_QAT=m CONFIG_CRYPTO_DEV_QAT_DH895xCC=m CONFIG_CRYPTO_DEV_QAT_C3XXX=m CONFIG_CRYPTO_DEV_QAT_C62X=m CONFIG_CRYPTO_DEV_QAT_DH895xCCVF=m CONFIG_CRYPTO_DEV_QAT_C3XXXVF=m CONFIG_CRYPTO_DEV_QAT_C62XVF=m # CONFIG_CRYPTO_DEV_NITROX_CNN55XX is not set CONFIG_CRYPTO_DEV_CHELSIO=m CONFIG_CRYPTO_DEV_VIRTIO=m # CONFIG_CRYPTO_DEV_SAFEXCEL is not set # CONFIG_CRYPTO_DEV_AMLOGIC_GXL is not set CONFIG_ASYMMETRIC_KEY_TYPE=y CONFIG_ASYMMETRIC_PUBLIC_KEY_SUBTYPE=y # CONFIG_ASYMMETRIC_TPM_KEY_SUBTYPE is not set CONFIG_X509_CERTIFICATE_PARSER=y # CONFIG_PKCS8_PRIVATE_KEY_PARSER is not set CONFIG_PKCS7_MESSAGE_PARSER=y # CONFIG_PKCS7_TEST_KEY is not set CONFIG_SIGNED_PE_FILE_VERIFICATION=y # # Certificates for signature checking # CONFIG_MODULE_SIG_KEY="certs/signing_key.pem" CONFIG_SYSTEM_TRUSTED_KEYRING=y CONFIG_SYSTEM_TRUSTED_KEYS="" # CONFIG_SYSTEM_EXTRA_CERTIFICATE is not set # CONFIG_SECONDARY_TRUSTED_KEYRING is not set CONFIG_SYSTEM_BLACKLIST_KEYRING=y CONFIG_SYSTEM_BLACKLIST_HASH_LIST="" # end of Certificates for signature checking CONFIG_BINARY_PRINTF=y # # Library routines # CONFIG_RAID6_PQ=m CONFIG_RAID6_PQ_BENCHMARK=y # CONFIG_PACKING is not set CONFIG_BITREVERSE=y CONFIG_GENERIC_STRNCPY_FROM_USER=y CONFIG_GENERIC_STRNLEN_USER=y CONFIG_GENERIC_NET_UTILS=y CONFIG_GENERIC_FIND_FIRST_BIT=y CONFIG_CORDIC=m CONFIG_PRIME_NUMBERS=m CONFIG_RATIONAL=y CONFIG_GENERIC_PCI_IOMAP=y CONFIG_GENERIC_IOMAP=y CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y CONFIG_ARCH_HAS_FAST_MULTIPLIER=y CONFIG_CRC_CCITT=y CONFIG_CRC16=y CONFIG_CRC_T10DIF=y CONFIG_CRC_ITU_T=m CONFIG_CRC32=y # CONFIG_CRC32_SELFTEST is not set CONFIG_CRC32_SLICEBY8=y # CONFIG_CRC32_SLICEBY4 is not set # CONFIG_CRC32_SARWATE is not set # CONFIG_CRC32_BIT is not set # CONFIG_CRC64 is not set # CONFIG_CRC4 is not set # CONFIG_CRC7 is not set CONFIG_LIBCRC32C=m CONFIG_CRC8=m CONFIG_XXHASH=y # CONFIG_RANDOM32_SELFTEST is not set CONFIG_ZLIB_INFLATE=y CONFIG_ZLIB_DEFLATE=y CONFIG_LZO_COMPRESS=y CONFIG_LZO_DECOMPRESS=y CONFIG_LZ4_DECOMPRESS=y CONFIG_ZSTD_COMPRESS=m CONFIG_ZSTD_DECOMPRESS=m CONFIG_XZ_DEC=y CONFIG_XZ_DEC_X86=y CONFIG_XZ_DEC_POWERPC=y CONFIG_XZ_DEC_IA64=y CONFIG_XZ_DEC_ARM=y CONFIG_XZ_DEC_ARMTHUMB=y CONFIG_XZ_DEC_SPARC=y CONFIG_XZ_DEC_BCJ=y # CONFIG_XZ_DEC_TEST is not set CONFIG_DECOMPRESS_GZIP=y CONFIG_DECOMPRESS_BZIP2=y CONFIG_DECOMPRESS_LZMA=y CONFIG_DECOMPRESS_XZ=y CONFIG_DECOMPRESS_LZO=y CONFIG_DECOMPRESS_LZ4=y CONFIG_GENERIC_ALLOCATOR=y CONFIG_REED_SOLOMON=m CONFIG_REED_SOLOMON_ENC8=y CONFIG_REED_SOLOMON_DEC8=y CONFIG_TEXTSEARCH=y CONFIG_TEXTSEARCH_KMP=m CONFIG_TEXTSEARCH_BM=m CONFIG_TEXTSEARCH_FSM=m CONFIG_BTREE=y CONFIG_INTERVAL_TREE=y CONFIG_XARRAY_MULTI=y CONFIG_ASSOCIATIVE_ARRAY=y CONFIG_HAS_IOMEM=y CONFIG_HAS_IOPORT_MAP=y CONFIG_HAS_DMA=y CONFIG_NEED_SG_DMA_LENGTH=y CONFIG_NEED_DMA_MAP_STATE=y CONFIG_ARCH_DMA_ADDR_T_64BIT=y CONFIG_ARCH_HAS_FORCE_DMA_UNENCRYPTED=y CONFIG_DMA_VIRT_OPS=y CONFIG_SWIOTLB=y CONFIG_DMA_CMA=y # # Default contiguous memory area size: # CONFIG_CMA_SIZE_MBYTES=200 CONFIG_CMA_SIZE_SEL_MBYTES=y # CONFIG_CMA_SIZE_SEL_PERCENTAGE is not set # CONFIG_CMA_SIZE_SEL_MIN is not set # CONFIG_CMA_SIZE_SEL_MAX is not set CONFIG_CMA_ALIGNMENT=8 # CONFIG_DMA_API_DEBUG is not set CONFIG_SGL_ALLOC=y CONFIG_IOMMU_HELPER=y CONFIG_CHECK_SIGNATURE=y CONFIG_CPUMASK_OFFSTACK=y CONFIG_CPU_RMAP=y CONFIG_DQL=y CONFIG_GLOB=y # CONFIG_GLOB_SELFTEST is not set CONFIG_NLATTR=y CONFIG_CLZ_TAB=y CONFIG_IRQ_POLL=y CONFIG_MPILIB=y CONFIG_SIGNATURE=y CONFIG_DIMLIB=y CONFIG_OID_REGISTRY=y CONFIG_UCS2_STRING=y CONFIG_HAVE_GENERIC_VDSO=y CONFIG_GENERIC_GETTIMEOFDAY=y CONFIG_GENERIC_VDSO_TIME_NS=y CONFIG_FONT_SUPPORT=y # CONFIG_FONTS is not set CONFIG_FONT_8x8=y CONFIG_FONT_8x16=y CONFIG_SG_POOL=y CONFIG_ARCH_HAS_PMEM_API=y CONFIG_MEMREGION=y CONFIG_ARCH_HAS_UACCESS_FLUSHCACHE=y CONFIG_ARCH_HAS_UACCESS_MCSAFE=y CONFIG_ARCH_STACKWALK=y CONFIG_SBITMAP=y # CONFIG_STRING_SELFTEST is not set # end of Library routines # # Kernel hacking # # # printk and dmesg options # CONFIG_PRINTK_TIME=y # CONFIG_PRINTK_CALLER is not set CONFIG_CONSOLE_LOGLEVEL_DEFAULT=7 CONFIG_CONSOLE_LOGLEVEL_QUIET=4 CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4 CONFIG_BOOT_PRINTK_DELAY=y CONFIG_DYNAMIC_DEBUG=y CONFIG_SYMBOLIC_ERRNAME=y CONFIG_DEBUG_BUGVERBOSE=y # end of printk and dmesg options # # Compile-time checks and compiler options # CONFIG_DEBUG_INFO=y CONFIG_DEBUG_INFO_REDUCED=y # CONFIG_DEBUG_INFO_SPLIT is not set # CONFIG_DEBUG_INFO_DWARF4 is not set # CONFIG_DEBUG_INFO_BTF is not set # CONFIG_GDB_SCRIPTS is not set CONFIG_ENABLE_MUST_CHECK=y CONFIG_FRAME_WARN=2048 CONFIG_STRIP_ASM_SYMS=y # CONFIG_READABLE_ASM is not set # CONFIG_HEADERS_INSTALL is not set CONFIG_OPTIMIZE_INLINING=y CONFIG_DEBUG_SECTION_MISMATCH=y CONFIG_SECTION_MISMATCH_WARN_ONLY=y CONFIG_STACK_VALIDATION=y # CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set # end of Compile-time checks and compiler options # # Generic Kernel Debugging Instruments # CONFIG_MAGIC_SYSRQ=y CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x1 CONFIG_MAGIC_SYSRQ_SERIAL=y CONFIG_MAGIC_SYSRQ_SERIAL_SEQUENCE="" CONFIG_DEBUG_FS=y CONFIG_HAVE_ARCH_KGDB=y # CONFIG_KGDB is not set CONFIG_ARCH_HAS_UBSAN_SANITIZE_ALL=y # CONFIG_UBSAN is not set CONFIG_UBSAN_ALIGNMENT=y # end of Generic Kernel Debugging Instruments CONFIG_DEBUG_KERNEL=y CONFIG_DEBUG_MISC=y # # Memory Debugging # # CONFIG_PAGE_EXTENSION is not set # CONFIG_DEBUG_PAGEALLOC is not set # CONFIG_PAGE_OWNER is not set # CONFIG_PAGE_POISONING is not set # CONFIG_DEBUG_PAGE_REF is not set CONFIG_DEBUG_RODATA_TEST=y CONFIG_GENERIC_PTDUMP=y # CONFIG_PTDUMP_DEBUGFS is not set # CONFIG_DEBUG_OBJECTS is not set # CONFIG_SLUB_DEBUG_ON is not set # CONFIG_SLUB_STATS is not set CONFIG_HAVE_DEBUG_KMEMLEAK=y # CONFIG_DEBUG_KMEMLEAK is not set # CONFIG_DEBUG_STACK_USAGE is not set # CONFIG_SCHED_STACK_END_CHECK is not set # CONFIG_DEBUG_VM is not set CONFIG_ARCH_HAS_DEBUG_VIRTUAL=y # CONFIG_DEBUG_VIRTUAL is not set CONFIG_DEBUG_MEMORY_INIT=y CONFIG_MEMORY_NOTIFIER_ERROR_INJECT=m # CONFIG_DEBUG_PER_CPU_MAPS is not set CONFIG_HAVE_ARCH_KASAN=y CONFIG_HAVE_ARCH_KASAN_VMALLOC=y CONFIG_CC_HAS_KASAN_GENERIC=y # CONFIG_KASAN is not set CONFIG_KASAN_STACK=1 # end of Memory Debugging CONFIG_DEBUG_SHIRQ=y # # Debug Oops, Lockups and Hangs # CONFIG_PANIC_ON_OOPS=y CONFIG_PANIC_ON_OOPS_VALUE=1 CONFIG_PANIC_TIMEOUT=0 CONFIG_LOCKUP_DETECTOR=y CONFIG_SOFTLOCKUP_DETECTOR=y # CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC is not set CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC_VALUE=0 CONFIG_HARDLOCKUP_DETECTOR_PERF=y CONFIG_HARDLOCKUP_CHECK_TIMESTAMP=y CONFIG_HARDLOCKUP_DETECTOR=y CONFIG_BOOTPARAM_HARDLOCKUP_PANIC=y CONFIG_BOOTPARAM_HARDLOCKUP_PANIC_VALUE=1 # CONFIG_DETECT_HUNG_TASK is not set # CONFIG_WQ_WATCHDOG is not set # end of Debug Oops, Lockups and Hangs # # Scheduler Debugging # CONFIG_SCHED_DEBUG=y CONFIG_SCHED_INFO=y CONFIG_SCHEDSTATS=y # end of Scheduler Debugging # CONFIG_DEBUG_TIMEKEEPING is not set # # Lock Debugging (spinlocks, mutexes, etc...) # CONFIG_LOCK_DEBUGGING_SUPPORT=y # CONFIG_PROVE_LOCKING is not set # CONFIG_LOCK_STAT is not set # CONFIG_DEBUG_RT_MUTEXES is not set # CONFIG_DEBUG_SPINLOCK is not set # CONFIG_DEBUG_MUTEXES is not set # CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set # CONFIG_DEBUG_RWSEMS is not set # CONFIG_DEBUG_LOCK_ALLOC is not set CONFIG_DEBUG_ATOMIC_SLEEP=y # CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set CONFIG_LOCK_TORTURE_TEST=m CONFIG_WW_MUTEX_SELFTEST=m # end of Lock Debugging (spinlocks, mutexes, etc...) CONFIG_STACKTRACE=y # CONFIG_WARN_ALL_UNSEEDED_RANDOM is not set # CONFIG_DEBUG_KOBJECT is not set # # Debug kernel data structures # CONFIG_DEBUG_LIST=y # CONFIG_DEBUG_PLIST is not set # CONFIG_DEBUG_SG is not set # CONFIG_DEBUG_NOTIFIERS is not set # CONFIG_BUG_ON_DATA_CORRUPTION is not set # end of Debug kernel data structures # CONFIG_DEBUG_CREDENTIALS is not set # # RCU Debugging # CONFIG_TORTURE_TEST=m CONFIG_RCU_PERF_TEST=m CONFIG_RCU_TORTURE_TEST=m CONFIG_RCU_CPU_STALL_TIMEOUT=60 # CONFIG_RCU_TRACE is not set # CONFIG_RCU_EQS_DEBUG is not set # end of RCU Debugging # CONFIG_DEBUG_WQ_FORCE_RR_CPU is not set # CONFIG_DEBUG_BLOCK_EXT_DEVT is not set # CONFIG_CPU_HOTPLUG_STATE_CONTROL is not set CONFIG_LATENCYTOP=y CONFIG_USER_STACKTRACE_SUPPORT=y CONFIG_NOP_TRACER=y CONFIG_HAVE_FUNCTION_TRACER=y CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y CONFIG_HAVE_DYNAMIC_FTRACE=y CONFIG_HAVE_DYNAMIC_FTRACE_WITH_REGS=y CONFIG_HAVE_DYNAMIC_FTRACE_WITH_DIRECT_CALLS=y CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y CONFIG_HAVE_SYSCALL_TRACEPOINTS=y CONFIG_HAVE_FENTRY=y CONFIG_HAVE_C_RECORDMCOUNT=y CONFIG_TRACER_MAX_TRACE=y CONFIG_TRACE_CLOCK=y CONFIG_RING_BUFFER=y CONFIG_EVENT_TRACING=y CONFIG_CONTEXT_SWITCH_TRACER=y CONFIG_RING_BUFFER_ALLOW_SWAP=y CONFIG_TRACING=y CONFIG_GENERIC_TRACER=y CONFIG_TRACING_SUPPORT=y CONFIG_FTRACE=y # CONFIG_BOOTTIME_TRACING is not set CONFIG_FUNCTION_TRACER=y CONFIG_FUNCTION_GRAPH_TRACER=y CONFIG_DYNAMIC_FTRACE=y CONFIG_DYNAMIC_FTRACE_WITH_REGS=y CONFIG_DYNAMIC_FTRACE_WITH_DIRECT_CALLS=y CONFIG_FUNCTION_PROFILER=y CONFIG_STACK_TRACER=y # CONFIG_PREEMPTIRQ_EVENTS is not set # CONFIG_IRQSOFF_TRACER is not set CONFIG_SCHED_TRACER=y CONFIG_HWLAT_TRACER=y # CONFIG_MMIOTRACE is not set CONFIG_FTRACE_SYSCALLS=y CONFIG_TRACER_SNAPSHOT=y # CONFIG_TRACER_SNAPSHOT_PER_CPU_SWAP is not set CONFIG_BRANCH_PROFILE_NONE=y # CONFIG_PROFILE_ANNOTATED_BRANCHES is not set # CONFIG_PROFILE_ALL_BRANCHES is not set CONFIG_BLK_DEV_IO_TRACE=y CONFIG_KPROBE_EVENTS=y # CONFIG_KPROBE_EVENTS_ON_NOTRACE is not set CONFIG_UPROBE_EVENTS=y CONFIG_BPF_EVENTS=y CONFIG_DYNAMIC_EVENTS=y CONFIG_PROBE_EVENTS=y # CONFIG_BPF_KPROBE_OVERRIDE is not set CONFIG_FTRACE_MCOUNT_RECORD=y CONFIG_TRACING_MAP=y CONFIG_HIST_TRIGGERS=y # CONFIG_TRACE_EVENT_INJECT is not set # CONFIG_TRACEPOINT_BENCHMARK is not set CONFIG_RING_BUFFER_BENCHMARK=m # CONFIG_TRACE_EVAL_MAP_FILE is not set # CONFIG_FTRACE_STARTUP_TEST is not set # CONFIG_RING_BUFFER_STARTUP_TEST is not set # CONFIG_PREEMPTIRQ_DELAY_TEST is not set # CONFIG_SYNTH_EVENT_GEN_TEST is not set # CONFIG_KPROBE_EVENT_GEN_TEST is not set CONFIG_PROVIDE_OHCI1394_DMA_INIT=y # CONFIG_SAMPLES is not set CONFIG_ARCH_HAS_DEVMEM_IS_ALLOWED=y CONFIG_STRICT_DEVMEM=y # CONFIG_IO_STRICT_DEVMEM is not set # # x86 Debugging # CONFIG_TRACE_IRQFLAGS_SUPPORT=y CONFIG_EARLY_PRINTK_USB=y CONFIG_X86_VERBOSE_BOOTUP=y CONFIG_EARLY_PRINTK=y CONFIG_EARLY_PRINTK_DBGP=y # CONFIG_EARLY_PRINTK_USB_XDBC is not set # CONFIG_EFI_PGT_DUMP is not set # CONFIG_DEBUG_WX is not set CONFIG_DOUBLEFAULT=y # CONFIG_DEBUG_TLBFLUSH is not set # CONFIG_IOMMU_DEBUG is not set CONFIG_HAVE_MMIOTRACE_SUPPORT=y CONFIG_X86_DECODER_SELFTEST=y CONFIG_IO_DELAY_0X80=y # CONFIG_IO_DELAY_0XED is not set # CONFIG_IO_DELAY_UDELAY is not set # CONFIG_IO_DELAY_NONE is not set CONFIG_DEBUG_BOOT_PARAMS=y # CONFIG_CPA_DEBUG is not set # CONFIG_DEBUG_ENTRY is not set # CONFIG_DEBUG_NMI_SELFTEST is not set CONFIG_X86_DEBUG_FPU=y # CONFIG_PUNIT_ATOM_DEBUG is not set CONFIG_UNWINDER_ORC=y # CONFIG_UNWINDER_FRAME_POINTER is not set # CONFIG_UNWINDER_GUESS is not set # end of x86 Debugging # # Kernel Testing and Coverage # # CONFIG_KUNIT is not set CONFIG_NOTIFIER_ERROR_INJECTION=m CONFIG_PM_NOTIFIER_ERROR_INJECT=m # CONFIG_NETDEV_NOTIFIER_ERROR_INJECT is not set CONFIG_FUNCTION_ERROR_INJECTION=y CONFIG_FAULT_INJECTION=y # CONFIG_FAILSLAB is not set # CONFIG_FAIL_PAGE_ALLOC is not set CONFIG_FAIL_MAKE_REQUEST=y # CONFIG_FAIL_IO_TIMEOUT is not set # CONFIG_FAIL_FUTEX is not set CONFIG_FAULT_INJECTION_DEBUG_FS=y # CONFIG_FAIL_FUNCTION is not set # CONFIG_FAIL_MMC_REQUEST is not set CONFIG_ARCH_HAS_KCOV=y CONFIG_CC_HAS_SANCOV_TRACE_PC=y # CONFIG_KCOV is not set CONFIG_RUNTIME_TESTING_MENU=y # CONFIG_LKDTM is not set # CONFIG_TEST_LIST_SORT is not set # CONFIG_TEST_MIN_HEAP is not set # CONFIG_TEST_SORT is not set # CONFIG_KPROBES_SANITY_TEST is not set # CONFIG_BACKTRACE_SELF_TEST is not set # CONFIG_RBTREE_TEST is not set # CONFIG_REED_SOLOMON_TEST is not set # CONFIG_INTERVAL_TREE_TEST is not set # CONFIG_PERCPU_TEST is not set CONFIG_ATOMIC64_SELFTEST=y # CONFIG_ASYNC_RAID6_TEST is not set # CONFIG_TEST_HEXDUMP is not set # CONFIG_TEST_STRING_HELPERS is not set CONFIG_TEST_STRSCPY=m # CONFIG_TEST_KSTRTOX is not set CONFIG_TEST_PRINTF=m CONFIG_TEST_BITMAP=m # CONFIG_TEST_BITFIELD is not set # CONFIG_TEST_UUID is not set # CONFIG_TEST_XARRAY is not set # CONFIG_TEST_OVERFLOW is not set # CONFIG_TEST_RHASHTABLE is not set # CONFIG_TEST_HASH is not set # CONFIG_TEST_IDA is not set CONFIG_TEST_LKM=m CONFIG_TEST_VMALLOC=m CONFIG_TEST_USER_COPY=m CONFIG_TEST_BPF=m CONFIG_TEST_BLACKHOLE_DEV=m # CONFIG_FIND_BIT_BENCHMARK is not set CONFIG_TEST_FIRMWARE=m CONFIG_TEST_SYSCTL=m # CONFIG_TEST_UDELAY is not set CONFIG_TEST_STATIC_KEYS=m CONFIG_TEST_KMOD=m # CONFIG_TEST_MEMCAT_P is not set CONFIG_TEST_LIVEPATCH=m # CONFIG_TEST_STACKINIT is not set # CONFIG_TEST_MEMINIT is not set # CONFIG_MEMTEST is not set # CONFIG_HYPERV_TESTING is not set # end of Kernel Testing and Coverage # end of Kernel hacking --tBhgiDt8dP1efIIJ Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename=job-script #!/bin/sh export_top_env() { export suite='vm-scalability' export testcase='vm-scalability' export category='benchmark' export runtime=300 export size=8796093022208 export job_origin='/lkp/lkp/.src-20200420-225410/allot/cyclic:p1:linux-devel:devel-hourly/lkp-knm01/vm-scalability-hugetlb.yaml' export queue_cmdline_keys='branch commit queue_at_least_once' export queue='validate' export testbox='lkp-knm01' export tbox_group='lkp-knm01' export submit_id='5eef75793ba4fe0ef9806f91' export job_file='/lkp/jobs/scheduled/lkp-knm01/vm-scalability-performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11-debian-x86_64-20191114.cgz-c0d0381ade79885c04a04c303284b04061-20200621-3833-1nfxzko-3.yaml' export id='a364939492e3529ab7c5eda4a93e6d3fe3bf74b9' export queuer_version='/lkp-src' export model='Knights Mill' export nr_node=1 export nr_cpu=288 export memory='80G' export hdd_partitions= export swap_partitions='LABEL=SWAP' export rootfs_partition='/dev/disk/by-id/ata-WDC_WD30EZRX-00SPEB0_WD-WCC4E4EK5J23-part1' export brand='Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz' export need_kconfig='CONFIG_BLK_DEV_LOOP' export commit='c0d0381ade79885c04a04c303284b040616b116e' export need_kconfig_hw='CONFIG_IGB=y CONFIG_SATA_AHCI' export ucode='0x11' export kconfig='x86_64-rhel-7.6' export compiler='gcc-7' export enqueue_time='2020-06-21 22:58:01 +0800' export _id='5eef757d3ba4fe0ef9806f92' export _rt='/result/vm-scalability/performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e' export user='lkp' export head_commit='14d49064d95273c14aea511b9913104fe7062dd1' export base_commit='8f3d9f354286745c751374f5f1fcafee6b3f3136' export branch='linux-devel/devel-hourly-2020041704' export rootfs='debian-x86_64-20191114.cgz' export result_root='/result/vm-scalability/performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/3' export scheduler_version='/lkp/lkp/.src-20200619-190700' export LKP_SERVER='inn' export arch='x86_64' export max_uptime=1500 export initrd='/osimage/debian/debian-x86_64-20191114.cgz' export bootloader_append='root=/dev/ram0 user=lkp job=/lkp/jobs/scheduled/lkp-knm01/vm-scalability-performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11-debian-x86_64-20191114.cgz-c0d0381ade79885c04a04c303284b04061-20200621-3833-1nfxzko-3.yaml ARCH=x86_64 kconfig=x86_64-rhel-7.6 branch=linux-devel/devel-hourly-2020041704 commit=c0d0381ade79885c04a04c303284b040616b116e BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/vmlinuz-5.6.0-05750-gc0d0381ade798 max_uptime=1500 RESULT_ROOT=/result/vm-scalability/performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/3 LKP_SERVER=inn nokaslr selinux=0 debug apic=debug sysrq_always_enabled rcupdate.rcu_cpu_stall_timeout=100 net.ifnames=0 printk.devkmsg=on panic=-1 softlockup_panic=1 nmi_watchdog=panic oops=panic load_ramdisk=2 prompt_ramdisk=0 drbd.minor_count=8 systemd.log_level=err ignore_loglevel console=tty0 earlyprintk=ttyS0,115200 console=ttyS0,115200 vga=normal rw' export modules_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/modules.cgz' export bm_initrd='/osimage/deps/debian-x86_64-20180403.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/lkp_2019-08-05.cgz,/osimage/deps/debian-x86_64-20180403.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/perf_20200325.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/perf-x86_64-76ccd234269b-1_20200325.cgz,/osimage/deps/debian-x86_64-20180403.cgz/vm-scalability_2020-01-07.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/vm-scalability-x86_64-1.0-0_2020-01-07.cgz,/osimage/pkg/common/vm-scalability-x86_64.cgz,/osimage/deps/debian-x86_64-20180403.cgz/mpstat_2020-01-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/vmstat_2020-01-07.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/sar-x86_64-e011d97-1_2020-01-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/hw_2020-01-02.cgz' export lkp_initrd='/osimage/user/lkp/lkp-x86_64.cgz' export site='inn' export LKP_CGI_PORT=80 export LKP_CIFS_PORT=139 export last_kernel='5.7.0-rc1-04210-g14d49064d9527' export repeat_to=4 export bad_samples='25989 28473 25905' export schedule_notify_address= export queue_at_least_once=1 export kernel='/pkg/linux/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/vmlinuz-5.6.0-05750-gc0d0381ade798' export dequeue_time='2020-06-21 23:46:13 +0800' export ucode_initrd='/osimage/ucode/intel-ucode-20191114.cgz' export job_initrd='/lkp/jobs/scheduled/lkp-knm01/vm-scalability-performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11-debian-x86_64-20191114.cgz-c0d0381ade79885c04a04c303284b04061-20200621-3833-1nfxzko-3.cgz' [ -n "$LKP_SRC" ] || export LKP_SRC=/lkp/${user:-lkp}/src } run_job() { echo $$ > $TMP/run-job.pid . $LKP_SRC/lib/http.sh . $LKP_SRC/lib/job.sh . $LKP_SRC/lib/env.sh export_top_env run_setup $LKP_SRC/setup/cpufreq_governor 'performance' run_monitor $LKP_SRC/monitors/no-stdout/wrapper perf-profile run_monitor $LKP_SRC/monitors/wrapper kmsg run_monitor $LKP_SRC/monitors/no-stdout/wrapper boot-time run_monitor $LKP_SRC/monitors/wrapper iostat run_monitor $LKP_SRC/monitors/wrapper heartbeat run_monitor $LKP_SRC/monitors/wrapper vmstat run_monitor $LKP_SRC/monitors/wrapper numa-numastat run_monitor $LKP_SRC/monitors/wrapper numa-vmstat run_monitor $LKP_SRC/monitors/wrapper numa-meminfo run_monitor $LKP_SRC/monitors/wrapper proc-vmstat run_monitor $LKP_SRC/monitors/wrapper proc-stat run_monitor $LKP_SRC/monitors/wrapper meminfo run_monitor $LKP_SRC/monitors/wrapper slabinfo run_monitor $LKP_SRC/monitors/wrapper interrupts run_monitor $LKP_SRC/monitors/wrapper lock_stat run_monitor $LKP_SRC/monitors/wrapper latency_stats run_monitor $LKP_SRC/monitors/wrapper softirqs run_monitor $LKP_SRC/monitors/one-shot/wrapper bdi_dev_mapping run_monitor $LKP_SRC/monitors/wrapper diskstats run_monitor $LKP_SRC/monitors/wrapper nfsstat run_monitor $LKP_SRC/monitors/wrapper cpuidle run_monitor $LKP_SRC/monitors/wrapper cpufreq-stats run_monitor $LKP_SRC/monitors/wrapper sched_debug run_monitor $LKP_SRC/monitors/wrapper perf-stat run_monitor $LKP_SRC/monitors/wrapper mpstat run_monitor $LKP_SRC/monitors/wrapper oom-killer run_monitor $LKP_SRC/monitors/plain/watchdog run_test test='anon-cow-seq-hugetlb' $LKP_SRC/tests/wrapper vm-scalability } extract_stats() { export stats_part_begin= export stats_part_end= $LKP_SRC/stats/wrapper perf-profile $LKP_SRC/stats/wrapper vm-scalability $LKP_SRC/stats/wrapper kmsg $LKP_SRC/stats/wrapper boot-time $LKP_SRC/stats/wrapper iostat $LKP_SRC/stats/wrapper vmstat $LKP_SRC/stats/wrapper numa-numastat $LKP_SRC/stats/wrapper numa-vmstat $LKP_SRC/stats/wrapper numa-meminfo $LKP_SRC/stats/wrapper proc-vmstat $LKP_SRC/stats/wrapper meminfo $LKP_SRC/stats/wrapper slabinfo $LKP_SRC/stats/wrapper interrupts $LKP_SRC/stats/wrapper lock_stat $LKP_SRC/stats/wrapper latency_stats $LKP_SRC/stats/wrapper softirqs $LKP_SRC/stats/wrapper diskstats $LKP_SRC/stats/wrapper nfsstat $LKP_SRC/stats/wrapper cpuidle $LKP_SRC/stats/wrapper sched_debug $LKP_SRC/stats/wrapper perf-stat $LKP_SRC/stats/wrapper mpstat $LKP_SRC/stats/wrapper time vm-scalability.time $LKP_SRC/stats/wrapper dmesg $LKP_SRC/stats/wrapper kmsg $LKP_SRC/stats/wrapper last_state $LKP_SRC/stats/wrapper stderr $LKP_SRC/stats/wrapper time } "$@" --tBhgiDt8dP1efIIJ Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename="job.yaml" --- #! jobs/vm-scalability-hugetlb.yaml suite: vm-scalability testcase: vm-scalability category: benchmark perf-profile: runtime: 300s size: 8T vm-scalability: test: anon-cow-seq-hugetlb job_origin: "/lkp/lkp/.src-20200420-225410/allot/cyclic:p1:linux-devel:devel-hourly/lkp-knm01/vm-scalability-hugetlb.yaml" #! queue options queue_cmdline_keys: - branch - commit - queue_at_least_once queue: bisect testbox: lkp-knm01 tbox_group: lkp-knm01 submit_id: 5eec0d69e0617a159813837c job_file: "/lkp/jobs/scheduled/lkp-knm01/vm-scalability-performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11-debian-x86_64-20191114.cgz-c0d0381ade79885c04a04c303284b04061-20200619-5528-gafy5f-0.yaml" id: c364c1fcee7b52ee5cc5321a930453e0599994fb queuer_version: "/lkp-src" #! hosts/lkp-knm01 model: Knights Mill nr_node: 1 nr_cpu: 288 memory: 80G hdd_partitions: swap_partitions: LABEL=SWAP rootfs_partition: "/dev/disk/by-id/ata-WDC_WD30EZRX-00SPEB0_WD-WCC4E4EK5J23-part1" brand: Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz #! include/category/benchmark kmsg: boot-time: iostat: heartbeat: vmstat: numa-numastat: numa-vmstat: numa-meminfo: proc-vmstat: proc-stat: meminfo: slabinfo: interrupts: lock_stat: latency_stats: softirqs: bdi_dev_mapping: diskstats: nfsstat: cpuidle: cpufreq-stats: sched_debug: perf-stat: mpstat: #! include/category/ALL cpufreq_governor: performance #! include/vm-scalability need_kconfig: CONFIG_BLK_DEV_LOOP #! include/queue/cyclic commit: c0d0381ade79885c04a04c303284b040616b116e #! include/testbox/lkp-knm01 need_kconfig_hw: - CONFIG_IGB=y - CONFIG_SATA_AHCI ucode: '0x11' #! default params kconfig: x86_64-rhel-7.6 compiler: gcc-7 enqueue_time: 2020-06-19 08:57:13.357620081 +08:00 _id: 5eec0d69e0617a159813837c _rt: "/result/vm-scalability/performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e" #! schedule options user: lkp head_commit: 14d49064d95273c14aea511b9913104fe7062dd1 base_commit: 8f3d9f354286745c751374f5f1fcafee6b3f3136 branch: linux-devel/devel-hourly-2020041704 rootfs: debian-x86_64-20191114.cgz result_root: "/result/vm-scalability/performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/0" scheduler_version: "/lkp/lkp/.src-20200618-180844" LKP_SERVER: inn arch: x86_64 max_uptime: 1500 initrd: "/osimage/debian/debian-x86_64-20191114.cgz" bootloader_append: - root=/dev/ram0 - user=lkp - job=/lkp/jobs/scheduled/lkp-knm01/vm-scalability-performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11-debian-x86_64-20191114.cgz-c0d0381ade79885c04a04c303284b04061-20200619-5528-gafy5f-0.yaml - ARCH=x86_64 - kconfig=x86_64-rhel-7.6 - branch=linux-devel/devel-hourly-2020041704 - commit=c0d0381ade79885c04a04c303284b040616b116e - BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/vmlinuz-5.6.0-05750-gc0d0381ade798 - max_uptime=1500 - RESULT_ROOT=/result/vm-scalability/performance-300s-8T-anon-cow-seq-hugetlb-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/0 - LKP_SERVER=inn - nokaslr - selinux=0 - debug - apic=debug - sysrq_always_enabled - rcupdate.rcu_cpu_stall_timeout=100 - net.ifnames=0 - printk.devkmsg=on - panic=-1 - softlockup_panic=1 - nmi_watchdog=panic - oops=panic - load_ramdisk=2 - prompt_ramdisk=0 - drbd.minor_count=8 - systemd.log_level=err - ignore_loglevel - console=tty0 - earlyprintk=ttyS0,115200 - console=ttyS0,115200 - vga=normal - rw modules_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/modules.cgz" bm_initrd: "/osimage/deps/debian-x86_64-20180403.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/lkp_2019-08-05.cgz,/osimage/deps/debian-x86_64-20180403.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/perf_20200325.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/perf-x86_64-76ccd234269b-1_20200325.cgz,/osimage/deps/debian-x86_64-20180403.cgz/vm-scalability_2020-01-07.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/vm-scalability-x86_64-1.0-0_2020-01-07.cgz,/osimage/pkg/common/vm-scalability-x86_64.cgz,/osimage/deps/debian-x86_64-20180403.cgz/mpstat_2020-01-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/vmstat_2020-01-07.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/sar-x86_64-e011d97-1_2020-01-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/hw_2020-01-02.cgz" lkp_initrd: "/osimage/user/lkp/lkp-x86_64.cgz" site: inn #! /lkp/lkp/.src-20200421-120157/include/site/inn LKP_CGI_PORT: 80 LKP_CIFS_PORT: 139 oom-killer: watchdog: #! runtime status last_kernel: 4.20.0 repeat_to: 2 schedule_notify_address: #! user overrides queue_at_least_once: 0 kernel: "/pkg/linux/x86_64-rhel-7.6/gcc-7/c0d0381ade79885c04a04c303284b040616b116e/vmlinuz-5.6.0-05750-gc0d0381ade798" dequeue_time: 2020-06-19 08:58:58.702654459 +08:00 ucode_initrd: "/osimage/ucode/intel-ucode-20191114.cgz" #! /lkp/lkp/.src-20200618-180844/include/site/inn job_state: finished loadavg: 72.35 117.96 60.33 3/1869 25323 start_time: '1592528423' end_time: '1592528727' version: "/lkp/lkp/.src-20200618-180916:b2b5c060:9f092798e" --tBhgiDt8dP1efIIJ Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename=reproduce for cpu_dir in /sys/devices/system/cpu/cpu[0-9]* do online_file="$cpu_dir"/online [ -f "$online_file" ] && [ "$(cat "$online_file")" -eq 0 ] && continue file="$cpu_dir"/cpufreq/scaling_governor [ -f "$file" ] && echo "performance" > "$file" done cd /lkp/benchmarks/vm-scalability mount -t tmpfs -o size=100% vm-scalability-tmp /tmp/vm-scalability-tmp truncate -s 84281028608 /tmp/vm-scalability-tmp/vm-scalability.img mkfs.xfs -q /tmp/vm-scalability-tmp/vm-scalability.img mount -o loop /tmp/vm-scalability-tmp/vm-scalability.img /tmp/vm-scalability-tmp/vm-scalability ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 ./case-anon-cow-seq-hugetlb ./usemem --runtime 300 -n 288 --prealloc --prefault -O -U 145814928 umount /tmp/vm-scalability-tmp/vm-scalability rm /tmp/vm-scalability-tmp/vm-scalability.img umount /tmp/vm-scalability-tmp --tBhgiDt8dP1efIIJ--