From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: multipart/mixed; boundary="===============2500316766844431847==" MIME-Version: 1.0 From: kernel test robot To: lkp@lists.01.org Subject: [bpf] will-it-scale.per_thread_ops 2.6% improvement Date: Sat, 27 Jun 2020 16:22:22 +0800 Message-ID: <20200627082222.GG5535@shao2-debian> List-Id: --===============2500316766844431847== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Greeting, FYI, we noticed a 2.6% improvement of will-it-scale.per_thread_ops due to c= ommit: commit: 492e639f0c222784e2e0f121966375f641c61b15 ("bpf: Add bpf_seq_printf = and bpf_seq_write helpers") https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git master in testcase: will-it-scale on test machine: 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with = 80G memory with following parameters: nr_task: 100% mode: thread test: pthread_mutex2 cpufreq_governor: performance ucode: 0x11 test-description: Will It Scale takes a testcase and runs it from 1 through= to n parallel copies to see if the testcase will scale. It builds both a p= rocess and threads based test in order to see any differences between the t= wo. test-url: https://github.com/antonblanchard/will-it-scale In addition to that, the commit also has significant impact on the followin= g tests: +------------------+-------------------------------------------------------= ---------------+ | testcase: change | will-it-scale: will-it-scale.per_process_ops 2.5% impr= ovement | | test machine | 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz w= ith 80G memory | | test parameters | cpufreq_governor=3Dperformance = | | | mode=3Dprocess = | | | nr_task=3D100% = | | | test=3Dmalloc2 = | | | ucode=3D0x11 = | +------------------+-------------------------------------------------------= ---------------+ Details are as below: ---------------------------------------------------------------------------= -----------------------> To reproduce: git clone https://github.com/intel/lkp-tests.git cd lkp-tests bin/lkp install job.yaml # job file is attached in this email bin/lkp run job.yaml =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D compiler/cpufreq_governor/kconfig/mode/nr_task/rootfs/tbox_group/test/testc= ase/ucode: gcc-7/performance/x86_64-rhel-7.6/thread/100%/debian-x86_64-20191114.cgz/= lkp-knm01/pthread_mutex2/will-it-scale/0x11 commit: = b121b341e5 ("bpf: Add PTR_TO_BTF_ID_OR_NULL support") 492e639f0c ("bpf: Add bpf_seq_printf and bpf_seq_write helpers") b121b341e5983bdc 492e639f0c222784e2e0f121966 = ---------------- --------------------------- = %stddev %change %stddev \ | \ = 6105969 +2.6% 6265564 will-it-scale.per_thread_ops 9855 +1196.5% 127775 =C2=B1 92% will-it-scale.time.maxim= um_resident_set_size 1.759e+09 +2.6% 1.804e+09 will-it-scale.workload 330.50 =C2=B1 13% +71.4% 566.50 =C2=B1 21% cpuidle.POLL.usage 149.50 +3.3% 154.50 =C2=B1 2% proc-vmstat.nr_anon_tran= sparent_hugepages 24750 +2.5% 25362 proc-vmstat.nr_shmem 22056 =C2=B1 6% -21.5% 17321 =C2=B1 27% proc-vmstat.numa_hi= nt_faults 22056 =C2=B1 6% -21.5% 17321 =C2=B1 27% proc-vmstat.numa_hi= nt_faults_local 451.64 =C2=B1 11% +27.3% 574.96 =C2=B1 21% sched_debug.cfs_rq:= /.util_avg.min 0.46 =C2=B1 18% -58.7% 0.19 =C2=B1105% sched_debug.rt_rq:/= .rt_time.avg 133.72 =C2=B1 18% -58.7% 55.26 =C2=B1105% sched_debug.rt_rq:/= .rt_time.max 7.87 =C2=B1 18% -58.7% 3.25 =C2=B1105% sched_debug.rt_rq:/= .rt_time.stddev 123790 =C2=B1 14% -13.1% 107602 =C2=B1 3% softirqs.CPU100.TIM= ER 124472 =C2=B1 14% -13.0% 108248 =C2=B1 5% softirqs.CPU142.TIM= ER 125239 =C2=B1 14% -12.4% 109741 =C2=B1 5% softirqs.CPU166.TIM= ER 130036 =C2=B1 11% -15.7% 109609 =C2=B1 3% softirqs.CPU170.TIM= ER 123083 =C2=B1 12% -14.6% 105115 =C2=B1 3% softirqs.CPU207.TIM= ER 137740 =C2=B1 13% -21.5% 108150 =C2=B1 4% softirqs.CPU209.TIM= ER 126203 =C2=B1 11% -11.0% 112261 =C2=B1 2% softirqs.CPU213.TIM= ER 126552 =C2=B1 13% -14.7% 107985 =C2=B1 2% softirqs.CPU226.TIM= ER 126084 =C2=B1 11% -13.6% 108956 =C2=B1 4% softirqs.CPU73.TIMER 3.162e+10 +2.8% 3.252e+10 perf-stat.i.branch-instructio= ns 22.58 +0.3 22.90 perf-stat.i.branch-miss-rate% 7.165e+09 +4.3% 7.47e+09 perf-stat.i.branch-misses 82101720 +1.4% 83214202 perf-stat.i.cache-references 4.361e+11 +2.2% 4.455e+11 perf-stat.i.cpu-cycles 38454 =C2=B1 2% +5.2% 40469 =C2=B1 2% perf-stat.i.cycles-= between-cache-misses 3.53 +0.0 3.57 perf-stat.i.iTLB-load-miss-ra= te% 3.786e+09 +3.8% 3.931e+09 perf-stat.i.iTLB-load-misses 1.032e+11 +2.4% 1.057e+11 perf-stat.i.iTLB-loads 1.028e+11 +2.7% 1.055e+11 perf-stat.i.instructions 27.45 -1.3% 27.08 perf-stat.i.instructions-per-= iTLB-miss 1.51 +2.2% 1.55 perf-stat.i.metric.GHz 468.30 +2.5% 480.18 perf-stat.i.metric.M/sec 22.69 +0.3 23.00 perf-stat.overall.branch-miss= -rate% 37831 =C2=B1 2% +5.2% 39799 perf-stat.overall.cycles= -between-cache-misses 3.54 +0.0 3.59 perf-stat.overall.iTLB-load-m= iss-rate% 27.14 -1.1% 26.84 perf-stat.overall.instruction= s-per-iTLB-miss 3.152e+10 +2.8% 3.241e+10 perf-stat.ps.branch-instructi= ons 7.152e+09 +4.2% 7.454e+09 perf-stat.ps.branch-misses 82017742 +1.3% 83120324 perf-stat.ps.cache-references 4.348e+11 +2.1% 4.441e+11 perf-stat.ps.cpu-cycles 3.775e+09 +3.8% 3.919e+09 perf-stat.ps.iTLB-load-misses 1.028e+11 +2.4% 1.053e+11 perf-stat.ps.iTLB-loads 1.025e+11 +2.6% 1.052e+11 perf-stat.ps.instructions 3.122e+13 +2.5% 3.2e+13 perf-stat.total.instructions 10.82 -0.1 10.70 perf-profile.calltrace.cycles= -pp.pthread_mutex_unlock 0.72 =C2=B1 10% +0.2 0.89 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt 0.79 =C2=B1 11% +0.2 0.96 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.apic_timer_interrupt 0.84 =C2=B1 11% +0.3 1.09 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interru= pt.apic_timer_interrupt.__pthread_mutex_unlock_usercnt 0.48 =C2=B1 58% +0.3 0.76 =C2=B1 9% perf-profile.calltr= ace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interru= pt 1.11 =C2=B1 11% +0.3 1.39 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interru= pt.__pthread_mutex_unlock_usercnt 1.34 =C2=B1 10% +0.3 1.64 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.__pthread_mutex= _unlock_usercnt 1.47 =C2=B1 10% +0.3 1.78 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.apic_timer_interrupt.__pthread_mutex_unlock_usercnt 0.14 =C2=B1173% +0.5 0.60 =C2=B1 9% perf-profile.calltr= ace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interru= pt.apic_timer_interrupt 1.64 =C2=B1 12% +0.5 2.15 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interru= pt.apic_timer_interrupt.pthread_mutex_lock 2.17 =C2=B1 11% +0.6 2.74 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interru= pt.pthread_mutex_lock 2.62 =C2=B1 10% +0.6 3.24 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.pthread_mutex_l= ock 2.89 =C2=B1 10% +0.6 3.51 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.apic_timer_interrupt.pthread_mutex_lock 0.14 =C2=B1173% +0.7 0.86 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.scheduler_tick.update_process_times.tick_sched_handle.tick_sc= hed_timer.__hrtimer_run_queues 0.47 =C2=B1 59% +1.4 1.83 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.update_process_times.tick_sched_handle.tick_sched_timer.__hrt= imer_run_queues.hrtimer_interrupt 0.48 =C2=B1 59% +1.4 1.90 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtim= er_interrupt.smp_apic_timer_interrupt 0.67 =C2=B1 17% +1.5 2.19 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_a= pic_timer_interrupt.apic_timer_interrupt 0.74 =C2=B1 12% -0.6 0.17 =C2=B1 10% perf-profile.childr= en.cycles-pp.__remove_hrtimer 0.23 =C2=B1 7% -0.2 0.08 =C2=B1 20% perf-profile.childr= en.cycles-pp.rb_next 0.29 =C2=B1 7% -0.2 0.14 =C2=B1 11% perf-profile.childr= en.cycles-pp.timerqueue_del 0.41 =C2=B1 10% -0.1 0.32 =C2=B1 12% perf-profile.childr= en.cycles-pp.perf_mux_hrtimer_handler 8.81 -0.1 8.72 perf-profile.children.cycles-= pp.pthread_mutex_unlock 0.11 =C2=B1 18% -0.0 0.07 =C2=B1 30% perf-profile.childr= en.cycles-pp.rcu_irq_enter 0.11 =C2=B1 10% +0.0 0.12 =C2=B1 4% perf-profile.childr= en.cycles-pp.timerqueue_add 0.12 =C2=B1 11% +0.0 0.15 =C2=B1 5% perf-profile.childr= en.cycles-pp.enqueue_hrtimer 0.17 =C2=B1 14% +0.0 0.21 =C2=B1 12% perf-profile.childr= en.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.07 =C2=B1 15% +0.0 0.12 =C2=B1 13% perf-profile.childr= en.cycles-pp._raw_spin_lock_irq 0.06 =C2=B1 20% +0.0 0.11 =C2=B1 10% perf-profile.childr= en.cycles-pp.cpuacct_charge 0.00 +0.1 0.05 =C2=B1 8% perf-profile.children.cy= cles-pp.native_sched_clock 0.00 +0.1 0.05 =C2=B1 9% perf-profile.children.cy= cles-pp.sched_clock 0.00 +0.1 0.05 =C2=B1 9% perf-profile.children.cy= cles-pp.__calc_delta 0.00 +0.1 0.06 =C2=B1 11% perf-profile.children.cy= cles-pp.sched_clock_cpu 0.00 +0.1 0.06 =C2=B1 11% perf-profile.children.cy= cles-pp.raise_softirq 0.00 +0.1 0.06 =C2=B1 11% perf-profile.children.cy= cles-pp.cpuacct_account_field 0.00 +0.1 0.06 =C2=B1 13% perf-profile.children.cy= cles-pp.reweight_entity 0.01 =C2=B1173% +0.1 0.08 =C2=B1 6% perf-profile.childr= en.cycles-pp.arch_scale_freq_tick 0.05 =C2=B1 58% +0.1 0.12 =C2=B1 20% perf-profile.childr= en.cycles-pp.run_timer_softirq 0.01 =C2=B1173% +0.1 0.08 =C2=B1 29% perf-profile.childr= en.cycles-pp.run_posix_cpu_timers 0.00 +0.1 0.07 =C2=B1 11% perf-profile.children.cy= cles-pp.hrtimer_active 0.00 +0.1 0.08 =C2=B1 24% perf-profile.children.cy= cles-pp.x86_pmu_disable 0.14 =C2=B1 15% +0.1 0.22 =C2=B1 8% perf-profile.childr= en.cycles-pp.clockevents_program_event 0.09 =C2=B1 15% +0.1 0.18 =C2=B1 8% perf-profile.childr= en.cycles-pp.__update_load_avg_cfs_rq 0.06 =C2=B1 60% +0.1 0.14 =C2=B1 12% perf-profile.childr= en.cycles-pp.account_user_time 0.09 =C2=B1 19% +0.1 0.18 =C2=B1 7% perf-profile.childr= en.cycles-pp._raw_spin_lock 0.09 =C2=B1 20% +0.1 0.18 =C2=B1 10% perf-profile.childr= en.cycles-pp.__update_load_avg_se 0.01 =C2=B1173% +0.1 0.10 =C2=B1 15% perf-profile.childr= en.cycles-pp.profile_tick 0.14 =C2=B1 12% +0.1 0.25 =C2=B1 11% perf-profile.childr= en.cycles-pp.ktime_get 0.08 =C2=B1 21% +0.1 0.21 =C2=B1 13% perf-profile.childr= en.cycles-pp.rcu_sched_clock_irq 0.24 =C2=B1 17% +0.1 0.37 =C2=B1 7% perf-profile.childr= en.cycles-pp.update_curr 0.16 =C2=B1 11% +0.1 0.30 =C2=B1 18% perf-profile.childr= en.cycles-pp.__softirqentry_text_start 0.01 =C2=B1173% +0.2 0.17 =C2=B1 15% perf-profile.childr= en.cycles-pp.run_local_timers 0.04 =C2=B1 59% +0.2 0.20 =C2=B1 20% perf-profile.childr= en.cycles-pp.update_rq_clock 0.26 =C2=B1 12% +0.2 0.43 =C2=B1 17% perf-profile.childr= en.cycles-pp.irq_exit 0.59 =C2=B1 17% +0.5 1.14 =C2=B1 8% perf-profile.childr= en.cycles-pp.task_tick_fair 0.88 =C2=B1 18% +0.9 1.76 =C2=B1 9% perf-profile.childr= en.cycles-pp.scheduler_tick 3.39 =C2=B1 12% +1.1 4.47 =C2=B1 9% perf-profile.childr= en.cycles-pp.__hrtimer_run_queues 4.47 =C2=B1 11% +1.2 5.63 =C2=B1 10% perf-profile.childr= en.cycles-pp.hrtimer_interrupt 5.38 =C2=B1 10% +1.2 6.62 =C2=B1 11% perf-profile.childr= en.cycles-pp.smp_apic_timer_interrupt 5.93 =C2=B1 10% +1.3 7.19 =C2=B1 11% perf-profile.childr= en.cycles-pp.apic_timer_interrupt 1.19 =C2=B1 18% +1.3 2.48 =C2=B1 10% perf-profile.childr= en.cycles-pp.update_process_times 1.23 =C2=B1 18% +1.4 2.58 =C2=B1 10% perf-profile.childr= en.cycles-pp.tick_sched_handle 1.39 =C2=B1 17% +1.6 2.96 =C2=B1 10% perf-profile.childr= en.cycles-pp.tick_sched_timer 0.22 =C2=B1 6% -0.1 0.07 =C2=B1 21% perf-profile.self.c= ycles-pp.rb_next 5.98 -0.1 5.85 perf-profile.self.cycles-pp.p= thread_mutex_unlock 0.25 =C2=B1 10% -0.1 0.14 =C2=B1 15% perf-profile.self.c= ycles-pp.perf_mux_hrtimer_handler 0.11 =C2=B1 18% -0.1 0.06 =C2=B1 65% perf-profile.self.c= ycles-pp.rcu_irq_enter 0.04 =C2=B1 58% +0.0 0.07 =C2=B1 7% perf-profile.self.c= ycles-pp.prepare_exit_to_usermode 0.07 =C2=B1 10% +0.0 0.11 =C2=B1 14% perf-profile.self.c= ycles-pp._raw_spin_lock_irq 0.15 =C2=B1 16% +0.0 0.19 =C2=B1 6% perf-profile.self.c= ycles-pp.update_curr 0.06 =C2=B1 20% +0.0 0.11 =C2=B1 10% perf-profile.self.c= ycles-pp.cpuacct_charge 0.04 =C2=B1 58% +0.1 0.09 =C2=B1 19% perf-profile.self.c= ycles-pp.__softirqentry_text_start 0.00 +0.1 0.06 =C2=B1 11% perf-profile.self.cycles= -pp.raise_softirq 0.00 +0.1 0.06 =C2=B1 11% perf-profile.self.cycles= -pp.cpuacct_account_field 0.03 =C2=B1100% +0.1 0.09 =C2=B1 17% perf-profile.self.c= ycles-pp.run_timer_softirq 0.01 =C2=B1173% +0.1 0.08 =C2=B1 21% perf-profile.self.c= ycles-pp.account_user_time 0.08 =C2=B1 17% +0.1 0.15 =C2=B1 8% perf-profile.self.c= ycles-pp.__update_load_avg_cfs_rq 0.01 =C2=B1173% +0.1 0.08 =C2=B1 29% perf-profile.self.c= ycles-pp.run_posix_cpu_timers 0.00 +0.1 0.07 =C2=B1 11% perf-profile.self.cycles= -pp.hrtimer_active 0.00 +0.1 0.08 =C2=B1 24% perf-profile.self.cycles= -pp.x86_pmu_disable 0.07 =C2=B1 20% +0.1 0.15 =C2=B1 8% perf-profile.self.c= ycles-pp.__update_load_avg_se 0.09 =C2=B1 19% +0.1 0.18 =C2=B1 7% perf-profile.self.c= ycles-pp._raw_spin_lock 0.01 =C2=B1173% +0.1 0.10 =C2=B1 14% perf-profile.self.c= ycles-pp.profile_tick 0.04 =C2=B1 58% +0.1 0.13 =C2=B1 12% perf-profile.self.c= ycles-pp.rcu_sched_clock_irq 0.03 =C2=B1102% +0.1 0.12 =C2=B1 13% perf-profile.self.c= ycles-pp.tick_sched_timer 0.11 =C2=B1 11% +0.1 0.21 =C2=B1 12% perf-profile.self.c= ycles-pp.ktime_get 0.00 +0.1 0.13 =C2=B1 16% perf-profile.self.cycles= -pp.run_local_timers 0.00 +0.1 0.14 =C2=B1 22% perf-profile.self.cycles= -pp.update_rq_clock 0.11 =C2=B1 20% +0.1 0.25 =C2=B1 10% perf-profile.self.c= ycles-pp.task_tick_fair 3759 +52.3% 5725 =C2=B1 33% interrupts.CPU0.NMI:Non-= maskable_interrupts 3759 +52.3% 5725 =C2=B1 33% interrupts.CPU0.PMI:Perf= ormance_monitoring_interrupts 4752 =C2=B1 34% +40.9% 6695 =C2=B1 24% interrupts.CPU1.NMI= :Non-maskable_interrupts 4752 =C2=B1 34% +40.9% 6695 =C2=B1 24% interrupts.CPU1.PMI= :Performance_monitoring_interrupts 607.50 =C2=B1 12% +38.6% 842.25 =C2=B1 12% interrupts.CPU10.RE= S:Rescheduling_interrupts 4635 =C2=B1 34% +62.9% 7551 interrupts.CPU104.NMI:No= n-maskable_interrupts 4635 =C2=B1 34% +62.9% 7551 interrupts.CPU104.PMI:Pe= rformance_monitoring_interrupts 896.00 =C2=B1 40% -45.1% 492.25 =C2=B1 79% interrupts.CPU106.R= ES:Rescheduling_interrupts 28.50 =C2=B1 54% +860.5% 273.75 =C2=B1 64% interrupts.CPU107.R= ES:Rescheduling_interrupts 115.00 =C2=B1 48% -64.8% 40.50 =C2=B1 21% interrupts.CPU119.R= ES:Rescheduling_interrupts 4633 =C2=B1 34% +22.5% 5675 =C2=B1 33% interrupts.CPU124.N= MI:Non-maskable_interrupts 4633 =C2=B1 34% +22.5% 5675 =C2=B1 33% interrupts.CPU124.P= MI:Performance_monitoring_interrupts 3724 +52.3% 5673 =C2=B1 33% interrupts.CPU129.NMI:No= n-maskable_interrupts 3724 +52.3% 5673 =C2=B1 33% interrupts.CPU129.PMI:Pe= rformance_monitoring_interrupts 3705 +54.9% 5741 =C2=B1 33% interrupts.CPU13.NMI:Non= -maskable_interrupts 3705 +54.9% 5741 =C2=B1 33% interrupts.CPU13.PMI:Per= formance_monitoring_interrupts 537.50 =C2=B1 57% +136.8% 1273 =C2=B1 53% interrupts.CPU130.R= ES:Rescheduling_interrupts 4635 =C2=B1 34% +22.8% 5692 =C2=B1 33% interrupts.CPU131.N= MI:Non-maskable_interrupts 4635 =C2=B1 34% +22.8% 5692 =C2=B1 33% interrupts.CPU131.P= MI:Performance_monitoring_interrupts 4648 =C2=B1 34% +42.1% 6603 =C2=B1 24% interrupts.CPU147.N= MI:Non-maskable_interrupts 4648 =C2=B1 34% +42.1% 6603 =C2=B1 24% interrupts.CPU147.P= MI:Performance_monitoring_interrupts 3720 +52.9% 5689 =C2=B1 33% interrupts.CPU148.NMI:No= n-maskable_interrupts 3720 +52.9% 5689 =C2=B1 33% interrupts.CPU148.PMI:Pe= rformance_monitoring_interrupts 3725 +52.9% 5695 =C2=B1 33% interrupts.CPU149.NMI:No= n-maskable_interrupts 3725 +52.9% 5695 =C2=B1 33% interrupts.CPU149.PMI:Pe= rformance_monitoring_interrupts 4626 =C2=B1 34% +23.3% 5704 =C2=B1 33% interrupts.CPU152.N= MI:Non-maskable_interrupts 4626 =C2=B1 34% +23.3% 5704 =C2=B1 33% interrupts.CPU152.P= MI:Performance_monitoring_interrupts 4657 =C2=B1 34% +42.4% 6630 =C2=B1 24% interrupts.CPU154.N= MI:Non-maskable_interrupts 4657 =C2=B1 34% +42.4% 6630 =C2=B1 24% interrupts.CPU154.P= MI:Performance_monitoring_interrupts 260.00 =C2=B1 59% -55.9% 114.75 =C2=B1 31% interrupts.CPU156.R= ES:Rescheduling_interrupts 3729 +77.2% 6608 =C2=B1 24% interrupts.CPU163.NMI:No= n-maskable_interrupts 3729 +77.2% 6608 =C2=B1 24% interrupts.CPU163.PMI:Pe= rformance_monitoring_interrupts 4634 =C2=B1 34% +22.6% 5681 =C2=B1 33% interrupts.CPU164.N= MI:Non-maskable_interrupts 4634 =C2=B1 34% +22.6% 5681 =C2=B1 33% interrupts.CPU164.P= MI:Performance_monitoring_interrupts 95.25 =C2=B1 48% +415.7% 491.25 =C2=B1 64% interrupts.CPU164.R= ES:Rescheduling_interrupts 7422 -48.8% 3798 interrupts.CPU168.NMI:Non-mas= kable_interrupts 7422 -48.8% 3798 interrupts.CPU168.PMI:Perform= ance_monitoring_interrupts 3717 +52.6% 5672 =C2=B1 33% interrupts.CPU173.NMI:No= n-maskable_interrupts 3717 +52.6% 5672 =C2=B1 33% interrupts.CPU173.PMI:Pe= rformance_monitoring_interrupts 4682 =C2=B1 34% +21.4% 5682 =C2=B1 33% interrupts.CPU179.N= MI:Non-maskable_interrupts 4682 =C2=B1 34% +21.4% 5682 =C2=B1 33% interrupts.CPU179.P= MI:Performance_monitoring_interrupts 4675 =C2=B1 33% +23.6% 5778 =C2=B1 33% interrupts.CPU19.NM= I:Non-maskable_interrupts 4675 =C2=B1 33% +23.6% 5778 =C2=B1 33% interrupts.CPU19.PM= I:Performance_monitoring_interrupts 3718 +52.6% 5675 =C2=B1 33% interrupts.CPU197.NMI:No= n-maskable_interrupts 3718 +52.6% 5675 =C2=B1 33% interrupts.CPU197.PMI:Pe= rformance_monitoring_interrupts 3801 +77.3% 6740 =C2=B1 24% interrupts.CPU2.NMI:Non-= maskable_interrupts 3801 +77.3% 6740 =C2=B1 24% interrupts.CPU2.PMI:Perf= ormance_monitoring_interrupts 3702 +78.6% 6612 =C2=B1 24% interrupts.CPU204.NMI:No= n-maskable_interrupts 3702 +78.6% 6612 =C2=B1 24% interrupts.CPU204.PMI:Pe= rformance_monitoring_interrupts 3701 +52.9% 5660 =C2=B1 33% interrupts.CPU205.NMI:No= n-maskable_interrupts 3701 +52.9% 5660 =C2=B1 33% interrupts.CPU205.PMI:Pe= rformance_monitoring_interrupts 156.50 =C2=B1 49% +160.7% 408.00 =C2=B1 18% interrupts.CPU206.R= ES:Rescheduling_interrupts 4657 =C2=B1 34% +21.6% 5662 =C2=B1 33% interrupts.CPU208.N= MI:Non-maskable_interrupts 4657 =C2=B1 34% +21.6% 5662 =C2=B1 33% interrupts.CPU208.P= MI:Performance_monitoring_interrupts 3725 +51.9% 5659 =C2=B1 33% interrupts.CPU209.NMI:No= n-maskable_interrupts 3725 +51.9% 5659 =C2=B1 33% interrupts.CPU209.PMI:Pe= rformance_monitoring_interrupts 4616 =C2=B1 34% +23.2% 5684 =C2=B1 33% interrupts.CPU210.N= MI:Non-maskable_interrupts 4616 =C2=B1 34% +23.2% 5684 =C2=B1 33% interrupts.CPU210.P= MI:Performance_monitoring_interrupts 4632 =C2=B1 34% +43.5% 6645 =C2=B1 24% interrupts.CPU211.N= MI:Non-maskable_interrupts 4632 =C2=B1 34% +43.5% 6645 =C2=B1 24% interrupts.CPU211.P= MI:Performance_monitoring_interrupts 4570 =C2=B1 34% +43.5% 6557 =C2=B1 24% interrupts.CPU214.N= MI:Non-maskable_interrupts 4570 =C2=B1 34% +43.5% 6557 =C2=B1 24% interrupts.CPU214.P= MI:Performance_monitoring_interrupts 3698 +54.0% 5695 =C2=B1 33% interrupts.CPU217.NMI:No= n-maskable_interrupts 3698 +54.0% 5695 =C2=B1 33% interrupts.CPU217.PMI:Pe= rformance_monitoring_interrupts 4659 =C2=B1 34% +42.1% 6622 =C2=B1 24% interrupts.CPU218.N= MI:Non-maskable_interrupts 4659 =C2=B1 34% +42.1% 6622 =C2=B1 24% interrupts.CPU218.P= MI:Performance_monitoring_interrupts 4647 =C2=B1 35% +42.8% 6636 =C2=B1 24% interrupts.CPU219.N= MI:Non-maskable_interrupts 4647 =C2=B1 35% +42.8% 6636 =C2=B1 24% interrupts.CPU219.P= MI:Performance_monitoring_interrupts 46.75 =C2=B1 39% +387.2% 227.75 =C2=B1 78% interrupts.CPU222.R= ES:Rescheduling_interrupts 18.00 =C2=B1102% +212.5% 56.25 =C2=B1 71% interrupts.CPU225.R= ES:Rescheduling_interrupts 4667 =C2=B1 34% +21.4% 5668 =C2=B1 33% interrupts.CPU231.N= MI:Non-maskable_interrupts 4667 =C2=B1 34% +21.4% 5668 =C2=B1 33% interrupts.CPU231.P= MI:Performance_monitoring_interrupts 4660 =C2=B1 34% +21.8% 5674 =C2=B1 33% interrupts.CPU232.N= MI:Non-maskable_interrupts 4660 =C2=B1 34% +21.8% 5674 =C2=B1 33% interrupts.CPU232.P= MI:Performance_monitoring_interrupts 4633 =C2=B1 34% +22.6% 5679 =C2=B1 33% interrupts.CPU237.N= MI:Non-maskable_interrupts 4633 =C2=B1 34% +22.6% 5679 =C2=B1 33% interrupts.CPU237.P= MI:Performance_monitoring_interrupts 4646 =C2=B1 34% +21.3% 5638 =C2=B1 33% interrupts.CPU238.N= MI:Non-maskable_interrupts 4646 =C2=B1 34% +21.3% 5638 =C2=B1 33% interrupts.CPU238.P= MI:Performance_monitoring_interrupts 3719 +52.1% 5657 =C2=B1 33% interrupts.CPU245.NMI:No= n-maskable_interrupts 3719 +52.1% 5657 =C2=B1 33% interrupts.CPU245.PMI:Pe= rformance_monitoring_interrupts 4635 =C2=B1 34% +22.1% 5660 =C2=B1 32% interrupts.CPU255.N= MI:Non-maskable_interrupts 4635 =C2=B1 34% +22.1% 5660 =C2=B1 32% interrupts.CPU255.P= MI:Performance_monitoring_interrupts 54.50 =C2=B1 28% +242.2% 186.50 =C2=B1 54% interrupts.CPU256.R= ES:Rescheduling_interrupts 39.50 =C2=B1 19% +162.0% 103.50 =C2=B1 45% interrupts.CPU260.R= ES:Rescheduling_interrupts 4662 =C2=B1 34% +22.9% 5730 =C2=B1 33% interrupts.CPU267.N= MI:Non-maskable_interrupts 4662 =C2=B1 34% +22.9% 5730 =C2=B1 33% interrupts.CPU267.P= MI:Performance_monitoring_interrupts 4613 =C2=B1 34% +24.1% 5724 =C2=B1 33% interrupts.CPU269.N= MI:Non-maskable_interrupts 4613 =C2=B1 34% +24.1% 5724 =C2=B1 33% interrupts.CPU269.P= MI:Performance_monitoring_interrupts 4669 =C2=B1 34% +22.6% 5723 =C2=B1 33% interrupts.CPU27.NM= I:Non-maskable_interrupts 4669 =C2=B1 34% +22.6% 5723 =C2=B1 33% interrupts.CPU27.PM= I:Performance_monitoring_interrupts 4616 =C2=B1 34% +24.1% 5727 =C2=B1 33% interrupts.CPU274.N= MI:Non-maskable_interrupts 4616 =C2=B1 34% +24.1% 5727 =C2=B1 33% interrupts.CPU274.P= MI:Performance_monitoring_interrupts 3732 +52.4% 5689 =C2=B1 33% interrupts.CPU276.NMI:No= n-maskable_interrupts 3732 +52.4% 5689 =C2=B1 33% interrupts.CPU276.PMI:Pe= rformance_monitoring_interrupts 3718 +53.7% 5713 =C2=B1 33% interrupts.CPU277.NMI:No= n-maskable_interrupts 3718 +53.7% 5713 =C2=B1 33% interrupts.CPU277.PMI:Pe= rformance_monitoring_interrupts 4639 =C2=B1 34% +44.0% 6682 =C2=B1 24% interrupts.CPU278.N= MI:Non-maskable_interrupts 4639 =C2=B1 34% +44.0% 6682 =C2=B1 24% interrupts.CPU278.P= MI:Performance_monitoring_interrupts 3707 +79.7% 6663 =C2=B1 24% interrupts.CPU279.NMI:No= n-maskable_interrupts 3707 +79.7% 6663 =C2=B1 24% interrupts.CPU279.PMI:Pe= rformance_monitoring_interrupts 133.50 =C2=B1 44% -80.1% 26.50 =C2=B1 36% interrupts.CPU279.R= ES:Rescheduling_interrupts 3722 +79.1% 6668 =C2=B1 24% interrupts.CPU281.NMI:No= n-maskable_interrupts 3722 +79.1% 6668 =C2=B1 24% interrupts.CPU281.PMI:Pe= rformance_monitoring_interrupts 3726 +53.5% 5719 =C2=B1 33% interrupts.CPU283.NMI:No= n-maskable_interrupts 3726 +53.5% 5719 =C2=B1 33% interrupts.CPU283.PMI:Pe= rformance_monitoring_interrupts 4642 =C2=B1 34% +43.8% 6678 =C2=B1 24% interrupts.CPU285.N= MI:Non-maskable_interrupts 4642 =C2=B1 34% +43.8% 6678 =C2=B1 24% interrupts.CPU285.P= MI:Performance_monitoring_interrupts 3775 +77.7% 6709 =C2=B1 24% interrupts.CPU32.NMI:Non= -maskable_interrupts 3775 +77.7% 6709 =C2=B1 24% interrupts.CPU32.PMI:Per= formance_monitoring_interrupts 4681 =C2=B1 33% +22.9% 5755 =C2=B1 33% interrupts.CPU34.NM= I:Non-maskable_interrupts 4681 =C2=B1 33% +22.9% 5755 =C2=B1 33% interrupts.CPU34.PM= I:Performance_monitoring_interrupts 354.25 =C2=B1 9% +30.3% 461.75 =C2=B1 20% interrupts.CPU36.RE= S:Rescheduling_interrupts 337.75 =C2=B1 4% +30.6% 441.25 =C2=B1 19% interrupts.CPU38.RE= S:Rescheduling_interrupts 4633 =C2=B1 34% +23.7% 5729 =C2=B1 33% interrupts.CPU48.NM= I:Non-maskable_interrupts 4633 =C2=B1 34% +23.7% 5729 =C2=B1 33% interrupts.CPU48.PM= I:Performance_monitoring_interrupts 233.50 =C2=B1 18% +47.9% 345.25 =C2=B1 7% interrupts.CPU54.RE= S:Rescheduling_interrupts 4682 =C2=B1 34% +22.9% 5756 =C2=B1 33% interrupts.CPU6.NMI= :Non-maskable_interrupts 4682 =C2=B1 34% +22.9% 5756 =C2=B1 33% interrupts.CPU6.PMI= :Performance_monitoring_interrupts 656.50 =C2=B1 17% +54.4% 1013 =C2=B1 16% interrupts.CPU6.RES= :Rescheduling_interrupts 3726 +53.9% 5736 =C2=B1 33% interrupts.CPU64.NMI:Non= -maskable_interrupts 3726 +53.9% 5736 =C2=B1 33% interrupts.CPU64.PMI:Per= formance_monitoring_interrupts 3724 +53.3% 5708 =C2=B1 33% interrupts.CPU65.NMI:Non= -maskable_interrupts 3724 +53.3% 5708 =C2=B1 33% interrupts.CPU65.PMI:Per= formance_monitoring_interrupts 4543 =C2=B1 33% +23.7% 5618 =C2=B1 33% interrupts.CPU71.NM= I:Non-maskable_interrupts 4543 =C2=B1 33% +23.7% 5618 =C2=B1 33% interrupts.CPU71.PM= I:Performance_monitoring_interrupts 902.50 =C2=B1 69% -68.4% 285.00 =C2=B1 27% interrupts.CPU72.RE= S:Rescheduling_interrupts 4647 =C2=B1 34% +22.2% 5677 =C2=B1 33% interrupts.CPU73.NM= I:Non-maskable_interrupts 4647 =C2=B1 34% +22.2% 5677 =C2=B1 33% interrupts.CPU73.PM= I:Performance_monitoring_interrupts 3736 +77.2% 6622 =C2=B1 24% interrupts.CPU79.NMI:Non= -maskable_interrupts 3736 +77.2% 6622 =C2=B1 24% interrupts.CPU79.PMI:Per= formance_monitoring_interrupts 4705 =C2=B1 34% +22.2% 5750 =C2=B1 33% interrupts.CPU8.NMI= :Non-maskable_interrupts 4705 =C2=B1 34% +22.2% 5750 =C2=B1 33% interrupts.CPU8.PMI= :Performance_monitoring_interrupts 4666 =C2=B1 34% +41.7% 6613 =C2=B1 24% interrupts.CPU83.NM= I:Non-maskable_interrupts 4666 =C2=B1 34% +41.7% 6613 =C2=B1 24% interrupts.CPU83.PM= I:Performance_monitoring_interrupts 4644 =C2=B1 34% +22.3% 5680 =C2=B1 33% interrupts.CPU84.NM= I:Non-maskable_interrupts 4644 =C2=B1 34% +22.3% 5680 =C2=B1 33% interrupts.CPU84.PM= I:Performance_monitoring_interrupts 4653 =C2=B1 35% +22.1% 5682 =C2=B1 33% interrupts.CPU86.NM= I:Non-maskable_interrupts 4653 =C2=B1 35% +22.1% 5682 =C2=B1 33% interrupts.CPU86.PM= I:Performance_monitoring_interrupts 3712 +52.5% 5660 =C2=B1 33% interrupts.CPU87.NMI:Non= -maskable_interrupts 3712 +52.5% 5660 =C2=B1 33% interrupts.CPU87.PMI:Per= formance_monitoring_interrupts 3741 +77.5% 6640 =C2=B1 24% interrupts.CPU88.NMI:Non= -maskable_interrupts 3741 +77.5% 6640 =C2=B1 24% interrupts.CPU88.PMI:Per= formance_monitoring_interrupts 1278 =C2=B1 17% -49.1% 650.50 =C2=B1 51% interrupts.CPU88.RE= S:Rescheduling_interrupts 3716 +77.9% 6611 =C2=B1 24% interrupts.CPU89.NMI:Non= -maskable_interrupts 3716 +77.9% 6611 =C2=B1 24% interrupts.CPU89.PMI:Per= formance_monitoring_interrupts 511.25 =C2=B1 14% +63.9% 837.75 =C2=B1 33% interrupts.CPU9.RES= :Rescheduling_interrupts 4648 =C2=B1 34% +42.8% 6639 =C2=B1 24% interrupts.CPU91.NM= I:Non-maskable_interrupts 4648 =C2=B1 34% +42.8% 6639 =C2=B1 24% interrupts.CPU91.PM= I:Performance_monitoring_interrupts 4648 =C2=B1 34% +22.4% 5689 =C2=B1 33% interrupts.CPU92.NM= I:Non-maskable_interrupts 4648 =C2=B1 34% +22.4% 5689 =C2=B1 33% interrupts.CPU92.PM= I:Performance_monitoring_interrupts 3716 +103.5% 7565 interrupts.CPU95.NMI:Non-mask= able_interrupts 3716 +103.5% 7565 interrupts.CPU95.PMI:Performa= nce_monitoring_interrupts 4639 =C2=B1 34% +22.1% 5664 =C2=B1 33% interrupts.CPU96.NM= I:Non-maskable_interrupts 4639 =C2=B1 34% +22.1% 5664 =C2=B1 33% interrupts.CPU96.PM= I:Performance_monitoring_interrupts 3722 +53.1% 5699 =C2=B1 33% interrupts.CPU98.NMI:Non= -maskable_interrupts 3722 +53.1% 5699 =C2=B1 33% interrupts.CPU98.PMI:Per= formance_monitoring_interrupts = = will-it-scale.per_thread_ops = = = = 7e+06 +------------------------------------------------------------------= -+ = | O O O O O O O O O O O O O O O O O O O = | = 6e+06 |.+..+.+.+ +.+..+.+.+..+.+.+..+.+..+.+.+..+.+.+..+.+.+..+.+.+..+= .| = | : : = | = 5e+06 |-+ : : = | = | : : = | = 4e+06 |-+ : : = | = | : : = | = 3e+06 |-+ : : = | = | : : = | = 2e+06 |-+ : : = | = | : : = | = 1e+06 |-+ : = | = | : = | = 0 +------------------------------------------------------------------= -+ = = = = = = will-it-scale.workload = = = = 2e+09 +----------------------------------------------------------------= -+ = 1.8e+09 |-O O O O O O O O O O O O O O O O O O O O = | = |.+..+.+.+ +.+.+.+..+.+.+..+.+.+.+..+.+.+..+.+.+.+..+.+.+.+..+= .| = 1.6e+09 |-+ : : = | = 1.4e+09 |-+ : : = | = | : : = | = 1.2e+09 |-+ : : = | = 1e+09 |-+ : : = | = 8e+08 |-+ : : = | = | : : = | = 6e+08 |-+ : : = | = 4e+08 |-+ :: = | = | :: = | = 2e+08 |-+ : = | = 0 +----------------------------------------------------------------= -+ = = = = = [*] bisect-good sample [O] bisect-bad sample ***************************************************************************= ************************ lkp-knm01: 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with 80G me= mory =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D compiler/cpufreq_governor/kconfig/mode/nr_task/rootfs/tbox_group/test/testc= ase/ucode: gcc-9/performance/x86_64-rhel-7.6/process/100%/debian-x86_64-20191114.cgz= /lkp-knm01/malloc2/will-it-scale/0x11 commit: = b121b341e5 ("bpf: Add PTR_TO_BTF_ID_OR_NULL support") 492e639f0c ("bpf: Add bpf_seq_printf and bpf_seq_write helpers") b121b341e5983bdc 492e639f0c222784e2e0f121966 = ---------------- --------------------------- = fail:runs %reproduction fail:runs | | | = 4:4 -100% :4 dmesg.WARNING:at#for_ip_swapg= s_restore_regs_and_return_to_usermode/0x %stddev %change %stddev \ | \ = 969613 +2.5% 993613 will-it-scale.per_process_ops 9816 +1.7% 9984 will-it-scale.time.maximum_re= sident_set_size 2.792e+08 +2.5% 2.862e+08 will-it-scale.workload 329.25 =C2=B1 13% +43.7% 473.00 cpuidle.POLL.usage 7397888 =C2=B1 5% +17.6% 8699904 meminfo.DirectMap2M 2259 =C2=B1 2% +7.5% 2429 vmstat.system.cs 5771 =C2=B1 5% -7.8% 5323 numa-vmstat.node1.nr_sla= b_reclaimable 3003 =C2=B1 13% +34.0% 4024 numa-vmstat.node1.nr_sla= b_unreclaimable 23875 +3.1% 24612 proc-vmstat.nr_shmem 1959 +3.3% 2024 proc-vmstat.pgactivate 23087 =C2=B1 5% -7.8% 21292 numa-meminfo.node1.KRecl= aimable 23087 =C2=B1 5% -7.8% 21292 numa-meminfo.node1.SRecl= aimable 12013 =C2=B1 13% +34.0% 16096 numa-meminfo.node1.SUnre= claim 1094 =C2=B1 9% +20.5% 1319 slabinfo.dmaengine-unmap= -16.active_objs 1094 =C2=B1 9% +20.5% 1319 slabinfo.dmaengine-unmap= -16.num_objs 1573 =C2=B1 4% -18.9% 1275 slabinfo.file_lock_cache= .active_objs 1573 =C2=B1 4% -18.9% 1275 slabinfo.file_lock_cache= .num_objs 20496 =C2=B1 2% -10.1% 18432 slabinfo.skbuff_head_cac= he.active_objs 20496 =C2=B1 2% -10.1% 18432 slabinfo.skbuff_head_cac= he.num_objs 4.371e+10 +2.6% 4.486e+10 perf-stat.i.branch-instructio= ns 4.12 -0.1 4.05 perf-stat.i.branch-miss-rate% 2.36 -0.0 2.31 perf-stat.i.cache-miss-rate% 8.193e+08 +2.1% 8.365e+08 perf-stat.i.cache-references 2224 =C2=B1 2% +7.9% 2400 perf-stat.i.context-swit= ches 4.33e+11 +2.3% 4.428e+11 perf-stat.i.cpu-cycles 279.15 -1.5% 275.01 perf-stat.i.cpu-migrations 9.822e+08 +1.7% 9.991e+08 perf-stat.i.iTLB-load-misses 1.56e+11 +2.3% 1.596e+11 perf-stat.i.iTLB-loads 1.554e+11 +2.6% 1.594e+11 perf-stat.i.instructions 1.52 +2.2% 1.55 perf-stat.i.metric.GHz 0.03 +3.7% 0.03 perf-stat.i.metric.K/sec 701.66 +2.3% 717.66 perf-stat.i.metric.M/sec 2740 +2.8% 2816 perf-stat.i.minor-faults 2740 +2.8% 2816 perf-stat.i.page-faults 4.10 -0.1 4.04 perf-stat.overall.branch-miss= -rate% 2.24 -0.1 2.19 perf-stat.overall.cache-miss-= rate% 4.36e+10 +2.6% 4.473e+10 perf-stat.ps.branch-instructi= ons 8.182e+08 +2.1% 8.35e+08 perf-stat.ps.cache-references 2185 =C2=B1 2% +7.9% 2359 perf-stat.ps.context-swi= tches 4.32e+11 +2.3% 4.418e+11 perf-stat.ps.cpu-cycles 269.08 -1.6% 264.85 perf-stat.ps.cpu-migrations 9.792e+08 +1.7% 9.958e+08 perf-stat.ps.iTLB-load-misses 1.556e+11 +2.3% 1.591e+11 perf-stat.ps.iTLB-loads 1.55e+11 +2.5% 1.59e+11 perf-stat.ps.instructions 2694 +2.5% 2760 perf-stat.ps.minor-faults 2694 +2.5% 2760 perf-stat.ps.page-faults 4.754e+13 +2.7% 4.882e+13 perf-stat.total.instructions 3888 =C2=B1 8% -14.7% 3317 sched_debug.cfs_rq:/.loa= d.avg 137829 =C2=B1 62% -80.9% 26264 sched_debug.cfs_rq:/.loa= d.max 2980 -19.8% 2390 sched_debug.cfs_rq:/.load.min 9697 =C2=B1 53% -75.3% 2397 sched_debug.cfs_rq:/.loa= d.stddev 3.52 =C2=B1 9% -15.9% 2.97 sched_debug.cfs_rq:/.loa= d_avg.avg 105.71 =C2=B1 63% -72.1% 29.50 sched_debug.cfs_rq:/.loa= d_avg.max 8.21 =C2=B1 50% -66.4% 2.76 sched_debug.cfs_rq:/.loa= d_avg.stddev 1.30 -13.4% 1.12 sched_debug.cfs_rq:/.nr_sprea= d_over.avg 407305 =C2=B1 5% +17.4% 478222 sched_debug.cfs_rq:/.spr= ead0.max -5404888 -3.2% -5231353 sched_debug.cfs_rq:/.spread0.= min 0.83 +160.0% 2.17 sched_debug.cfs_rq:/.util_est= _enqueued.min 7576 -9.1% 6888 sched_debug.cpu.curr->pid.max 335.97 =C2=B1 5% +11.0% 373.05 sched_debug.cpu.curr->pi= d.stddev 23888 =C2=B1 52% +214.7% 75185 sched_debug.cpu.nr_switc= hes.max 878.67 =C2=B1 17% -25.1% 658.33 sched_debug.cpu.nr_switc= hes.min 2016 =C2=B1 30% +129.0% 4618 sched_debug.cpu.nr_switc= hes.stddev 0.00 =C2=B1 20% -100.0% 0.00 sched_debug.cpu.nr_unint= erruptible.avg 16513 =C2=B1 86% +329.7% 70964 sched_debug.cpu.sched_co= unt.max 1557 =C2=B1 42% +176.4% 4305 sched_debug.cpu.sched_co= unt.stddev 2278 +29.0% 2939 sched_debug.cpu.sched_goidle.= max 202.41 +11.1% 224.95 sched_debug.cpu.sched_goidle.= stddev 6738 =C2=B1 44% +230.4% 22261 sched_debug.cpu.ttwu_cou= nt.max 673.86 =C2=B1 23% +112.5% 1431 sched_debug.cpu.ttwu_cou= nt.stddev 4944 =C2=B1 77% +343.2% 21913 sched_debug.cpu.ttwu_loc= al.max 463.98 =C2=B1 43% +189.1% 1341 sched_debug.cpu.ttwu_loc= al.stddev 0.20 =C2=B1 74% -100.0% 0.00 sched_debug.rt_rq:/.rt_t= ime.avg 57.79 =C2=B1 74% -100.0% 0.00 sched_debug.rt_rq:/.rt_t= ime.max 3.40 =C2=B1 74% -100.0% 0.00 sched_debug.rt_rq:/.rt_t= ime.stddev 50.90 =C2=B1 10% -11.0 39.91 perf-profile.calltrace.c= ycles-pp.malloc 17.95 =C2=B1 10% -3.5 14.47 perf-profile.calltrace.c= ycles-pp.free 2.32 =C2=B1 30% -1.5 0.84 perf-profile.calltrace.c= ycles-pp.__remove_hrtimer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_t= imer_interrupt.apic_timer_interrupt 2.02 =C2=B1 14% -1.0 1.02 perf-profile.calltrace.c= ycles-pp.perf_mux_hrtimer_handler.__hrtimer_run_queues.hrtimer_interrupt.sm= p_apic_timer_interrupt.apic_timer_interrupt 1.05 =C2=B1 28% -0.3 0.75 perf-profile.calltrace.c= ycles-pp.timerqueue_del.__remove_hrtimer.__hrtimer_run_queues.hrtimer_inter= rupt.smp_apic_timer_interrupt 0.65 =C2=B1 17% +0.3 0.97 perf-profile.calltrace.c= ycles-pp.ktime_get_update_offsets_now.hrtimer_interrupt.smp_apic_timer_inte= rrupt.apic_timer_interrupt 0.13 =C2=B1173% +0.4 0.55 perf-profile.calltrace.c= ycles-pp.enqueue_hrtimer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_ti= mer_interrupt.apic_timer_interrupt 1.89 =C2=B1 13% +0.4 2.34 perf-profile.calltrace.c= ycles-pp.change_prot_numa.task_numa_work.task_work_run.exit_to_usermode_loo= p.prepare_exit_to_usermode 1.89 =C2=B1 13% +0.5 2.34 perf-profile.calltrace.c= ycles-pp.change_protection.change_prot_numa.task_numa_work.task_work_run.ex= it_to_usermode_loop 0.30 =C2=B1101% +0.5 0.75 perf-profile.calltrace.c= ycles-pp.clockevents_program_event.hrtimer_interrupt.smp_apic_timer_interru= pt.apic_timer_interrupt 1.92 =C2=B1 13% +0.5 2.38 perf-profile.calltrace.c= ycles-pp.exit_to_usermode_loop.prepare_exit_to_usermode.swapgs_restore_regs= _and_return_to_usermode 1.90 =C2=B1 13% +0.5 2.36 perf-profile.calltrace.c= ycles-pp.task_work_run.exit_to_usermode_loop.prepare_exit_to_usermode.swapg= s_restore_regs_and_return_to_usermode 0.00 +0.5 0.50 perf-profile.calltrace.cycles= -pp.ktime_get.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_a= pic_timer_interrupt 0.00 +0.5 0.50 perf-profile.calltrace.cycles= -pp.rcu_core.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt.ap= ic_timer_interrupt 0.00 +0.5 0.51 perf-profile.calltrace.cycles= -pp.__acct_update_integrals.update_process_times.tick_sched_handle.tick_sch= ed_timer.__hrtimer_run_queues 0.00 +0.6 0.55 perf-profile.calltrace.cycles= -pp.__run_timers.run_timer_softirq.__softirqentry_text_start.irq_exit.smp_a= pic_timer_interrupt 0.00 +0.6 0.60 perf-profile.calltrace.cycles= -pp.cpuacct_charge.update_curr.task_tick_fair.scheduler_tick.update_process= _times 0.00 +0.6 0.64 perf-profile.calltrace.cycles= -pp._raw_spin_lock.scheduler_tick.update_process_times.tick_sched_handle.ti= ck_sched_timer 0.13 =C2=B1173% +0.7 0.84 perf-profile.calltrace.c= ycles-pp.__update_load_avg_cfs_rq.update_load_avg.task_tick_fair.scheduler_= tick.update_process_times 0.13 =C2=B1173% +0.8 0.91 perf-profile.calltrace.c= ycles-pp.__update_load_avg_se.update_load_avg.task_tick_fair.scheduler_tick= .update_process_times 0.00 +0.9 0.89 perf-profile.calltrace.cycles= -pp.run_local_timers.update_process_times.tick_sched_handle.tick_sched_time= r.__hrtimer_run_queues 0.00 +0.9 0.95 perf-profile.calltrace.cycles= -pp.rcu_sched_clock_irq.update_process_times.tick_sched_handle.tick_sched_t= imer.__hrtimer_run_queues 0.00 +1.0 0.98 perf-profile.calltrace.cycles= -pp.account_user_time.update_process_times.tick_sched_handle.tick_sched_tim= er.__hrtimer_run_queues 1.02 =C2=B1 22% +1.0 2.01 perf-profile.calltrace.c= ycles-pp.update_curr.task_tick_fair.scheduler_tick.update_process_times.tic= k_sched_handle 0.00 +1.0 0.99 perf-profile.calltrace.cycles= -pp.run_timer_softirq.__softirqentry_text_start.irq_exit.smp_apic_timer_int= errupt.apic_timer_interrupt 0.00 +1.0 1.00 perf-profile.calltrace.cycles= -pp.ksoftirqd_running.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt 2.62 =C2=B1 16% +1.0 3.63 perf-profile.calltrace.c= ycles-pp.swapgs_restore_regs_and_return_to_usermode 0.00 +1.1 1.11 perf-profile.calltrace.cycles= -pp.run_posix_cpu_timers.tick_sched_handle.tick_sched_timer.__hrtimer_run_q= ueues.hrtimer_interrupt 0.00 +1.1 1.15 perf-profile.calltrace.cycles= -pp.update_rq_clock.scheduler_tick.update_process_times.tick_sched_handle.t= ick_sched_timer 1.15 =C2=B1 23% +1.6 2.78 perf-profile.calltrace.c= ycles-pp.update_load_avg.task_tick_fair.scheduler_tick.update_process_times= .tick_sched_handle 0.71 =C2=B1 36% +1.8 2.54 perf-profile.calltrace.c= ycles-pp.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt.apic_t= imer_interrupt 1.20 =C2=B1 30% +2.8 4.00 perf-profile.calltrace.c= ycles-pp.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt 2.75 =C2=B1 24% +3.7 6.47 perf-profile.calltrace.c= ycles-pp.task_tick_fair.scheduler_tick.update_process_times.tick_sched_hand= le.tick_sched_timer 4.15 =C2=B1 25% +6.5 10.63 perf-profile.calltrace.c= ycles-pp.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_t= imer.__hrtimer_run_queues 6.49 =C2=B1 18% +8.8 15.25 perf-profile.calltrace.c= ycles-pp.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_= run_queues.hrtimer_interrupt 14.71 =C2=B1 23% +8.8 23.52 perf-profile.calltrace.c= ycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.ap= ic_timer_interrupt 19.68 =C2=B1 24% +9.5 29.17 perf-profile.calltrace.c= ycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 6.81 =C2=B1 19% +9.8 16.62 perf-profile.calltrace.c= ycles-pp.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_in= terrupt.smp_apic_timer_interrupt 7.62 =C2=B1 19% +10.9 18.52 perf-profile.calltrace.c= ycles-pp.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_t= imer_interrupt.apic_timer_interrupt 26.15 =C2=B1 25% +13.0 39.11 perf-profile.calltrace.c= ycles-pp.apic_timer_interrupt 23.59 =C2=B1 25% +13.2 36.78 perf-profile.calltrace.c= ycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt 51.00 =C2=B1 10% -11.0 40.04 perf-profile.children.cy= cles-pp.malloc 16.65 =C2=B1 10% -3.3 13.31 perf-profile.children.cy= cles-pp.free 2.71 =C2=B1 25% -1.8 0.92 perf-profile.children.cy= cles-pp.__remove_hrtimer 2.36 =C2=B1 11% -1.2 1.15 perf-profile.children.cy= cles-pp.perf_mux_hrtimer_handler 1.86 =C2=B1 12% -0.4 1.43 perf-profile.children.cy= cles-pp.malloc(a)plt 1.26 =C2=B1 23% -0.4 0.84 perf-profile.children.cy= cles-pp.timerqueue_del 0.88 =C2=B1 29% -0.4 0.48 perf-profile.children.cy= cles-pp.rb_next 0.67 =C2=B1 28% -0.3 0.36 perf-profile.children.cy= cles-pp.rcu_irq_enter 0.17 =C2=B1 12% -0.1 0.05 perf-profile.children.cy= cles-pp.__intel_pmu_enable_all 0.37 =C2=B1 12% -0.0 0.32 perf-profile.children.cy= cles-pp.native_write_msr 0.25 =C2=B1 9% -0.0 0.21 perf-profile.children.cy= cles-pp.native_apic_msr_eoi_write 0.14 =C2=B1 5% -0.0 0.12 perf-profile.children.cy= cles-pp.irq_work_tick 0.07 =C2=B1 13% +0.0 0.10 perf-profile.children.cy= cles-pp.irq_work_run_list 0.00 +0.1 0.05 perf-profile.children.cycles-= pp.account_entity_enqueue 0.00 +0.1 0.05 perf-profile.children.cycles-= pp.rebalance_domains 0.00 +0.1 0.05 perf-profile.children.cycles-= pp.account_process_tick 0.14 =C2=B1 19% +0.1 0.19 perf-profile.children.cy= cles-pp.ret_from_intr 0.30 =C2=B1 7% +0.1 0.36 perf-profile.children.cy= cles-pp.vm_normal_page 0.18 =C2=B1 13% +0.1 0.24 perf-profile.children.cy= cles-pp.fpregs_assert_state_consistent 0.00 +0.1 0.06 perf-profile.children.cycles-= pp.rcu_qs 0.17 =C2=B1 9% +0.1 0.24 perf-profile.children.cy= cles-pp.x86_pmu_disable 0.01 =C2=B1173% +0.1 0.08 perf-profile.children.cy= cles-pp.nohz_balance_exit_idle 0.00 +0.1 0.07 perf-profile.children.cycles-= pp.native_queued_spin_lock_slowpath 0.00 +0.1 0.07 perf-profile.children.cycles-= pp.__note_gp_changes 0.23 =C2=B1 19% +0.1 0.30 perf-profile.children.cy= cles-pp.__x86_indirect_thunk_rax 0.01 =C2=B1173% +0.1 0.10 perf-profile.children.cy= cles-pp.update_min_vruntime 0.03 =C2=B1102% +0.1 0.13 perf-profile.children.cy= cles-pp.account_entity_dequeue 0.11 =C2=B1 17% +0.1 0.22 perf-profile.children.cy= cles-pp.update_cfs_group 0.10 =C2=B1 15% +0.1 0.20 perf-profile.children.cy= cles-pp.native_read_msr 0.39 =C2=B1 11% +0.1 0.50 perf-profile.children.cy= cles-pp._raw_spin_unlock_irqrestore 0.28 =C2=B1 18% +0.1 0.39 perf-profile.children.cy= cles-pp.lapic_next_deadline 0.09 =C2=B1 19% +0.1 0.20 perf-profile.children.cy= cles-pp.__accumulate_pelt_segments 0.39 =C2=B1 9% +0.1 0.50 perf-profile.children.cy= cles-pp.timerqueue_add 0.48 =C2=B1 12% +0.1 0.61 perf-profile.children.cy= cles-pp.enqueue_hrtimer 0.11 =C2=B1 23% +0.1 0.25 perf-profile.children.cy= cles-pp.__calc_delta 0.05 =C2=B1 67% +0.2 0.21 perf-profile.children.cy= cles-pp.note_gp_changes 0.14 =C2=B1 27% +0.2 0.31 perf-profile.children.cy= cles-pp.trigger_load_balance 0.02 =C2=B1173% +0.2 0.19 perf-profile.children.cy= cles-pp.calc_global_load_tick 0.09 =C2=B1 17% +0.2 0.27 perf-profile.children.cy= cles-pp.native_sched_clock 0.07 =C2=B1 6% +0.2 0.25 perf-profile.children.cy= cles-pp.hrtimer_run_queues 0.18 =C2=B1 18% +0.2 0.37 perf-profile.children.cy= cles-pp.arch_scale_freq_tick 0.10 =C2=B1 17% +0.2 0.29 perf-profile.children.cy= cles-pp.sched_clock 0.16 =C2=B1 23% +0.2 0.39 perf-profile.children.cy= cles-pp.reweight_entity 0.68 =C2=B1 13% +0.2 0.91 perf-profile.children.cy= cles-pp.ktime_get 0.11 =C2=B1 17% +0.2 0.34 perf-profile.children.cy= cles-pp.sched_clock_cpu 0.61 =C2=B1 17% +0.2 0.85 perf-profile.children.cy= cles-pp.clockevents_program_event 0.21 =C2=B1 7% +0.3 0.50 perf-profile.children.cy= cles-pp.cpuacct_account_field 0.09 =C2=B1 19% +0.3 0.42 perf-profile.children.cy= cles-pp.hrtimer_active 2.15 =C2=B1 8% +0.3 2.48 perf-profile.children.cy= cles-pp.change_p4d_range 2.13 =C2=B1 8% +0.3 2.46 perf-profile.children.cy= cles-pp.change_pte_range 0.81 =C2=B1 14% +0.3 1.15 perf-profile.children.cy= cles-pp.ktime_get_update_offsets_now 2.15 =C2=B1 8% +0.3 2.49 perf-profile.children.cy= cles-pp.change_protection 2.15 =C2=B1 8% +0.3 2.49 perf-profile.children.cy= cles-pp.change_prot_numa 0.15 =C2=B1 13% +0.3 0.49 perf-profile.children.cy= cles-pp.raise_softirq 0.23 =C2=B1 9% +0.3 0.57 perf-profile.children.cy= cles-pp.__acct_update_integrals 2.16 =C2=B1 8% +0.3 2.51 perf-profile.children.cy= cles-pp.task_work_run 2.16 =C2=B1 8% +0.3 2.51 perf-profile.children.cy= cles-pp.task_numa_work 0.15 =C2=B1 16% +0.3 0.50 perf-profile.children.cy= cles-pp.profile_tick 2.19 =C2=B1 8% +0.3 2.54 perf-profile.children.cy= cles-pp.exit_to_usermode_loop 0.31 =C2=B1 9% +0.4 0.67 perf-profile.children.cy= cles-pp.cpuacct_charge 0.37 =C2=B1 15% +0.4 0.75 perf-profile.children.cy= cles-pp._raw_spin_lock_irq 0.55 =C2=B1 10% +0.4 0.94 perf-profile.children.cy= cles-pp._raw_spin_lock 0.14 =C2=B1 34% +0.4 0.58 perf-profile.children.cy= cles-pp.rcu_core 2.58 =C2=B1 9% +0.5 3.04 perf-profile.children.cy= cles-pp.prepare_exit_to_usermode 0.46 =C2=B1 18% +0.5 0.95 perf-profile.children.cy= cles-pp.__update_load_avg_cfs_rq 0.44 =C2=B1 16% +0.6 1.02 perf-profile.children.cy= cles-pp.__update_load_avg_se 0.24 =C2=B1 30% +0.6 0.84 perf-profile.children.cy= cles-pp.__run_timers 0.47 =C2=B1 3% +0.6 1.08 perf-profile.children.cy= cles-pp.account_user_time 0.45 =C2=B1 14% +0.6 1.07 perf-profile.children.cy= cles-pp.rcu_sched_clock_irq 0.30 =C2=B1 7% +0.7 0.99 perf-profile.children.cy= cles-pp.run_local_timers 0.28 =C2=B1 31% +0.8 1.10 perf-profile.children.cy= cles-pp.run_timer_softirq 0.17 =C2=B1 44% +0.9 1.11 perf-profile.children.cy= cles-pp.ksoftirqd_running 2.99 =C2=B1 11% +0.9 3.94 perf-profile.children.cy= cles-pp.swapgs_restore_regs_and_return_to_usermode 0.26 =C2=B1 45% +1.0 1.23 perf-profile.children.cy= cles-pp.run_posix_cpu_timers 0.25 =C2=B1 23% +1.0 1.27 perf-profile.children.cy= cles-pp.update_rq_clock 1.23 =C2=B1 19% +1.1 2.31 perf-profile.children.cy= cles-pp.update_curr 1.35 =C2=B1 19% +1.8 3.10 perf-profile.children.cy= cles-pp.update_load_avg 0.83 =C2=B1 31% +2.0 2.85 perf-profile.children.cy= cles-pp.__softirqentry_text_start 1.40 =C2=B1 27% +3.1 4.46 perf-profile.children.cy= cles-pp.irq_exit 3.20 =C2=B1 20% +4.0 7.18 perf-profile.children.cy= cles-pp.task_tick_fair 4.84 =C2=B1 21% +6.1 10.97 perf-profile.children.cy= cles-pp.scheduler_tick 6.83 =C2=B1 17% +8.9 15.73 perf-profile.children.cy= cles-pp.update_process_times 17.23 =C2=B1 19% +9.0 26.21 perf-profile.children.cy= cles-pp.__hrtimer_run_queues 22.90 =C2=B1 19% +9.5 32.43 perf-profile.children.cy= cles-pp.hrtimer_interrupt 7.16 =C2=B1 18% +10.0 17.12 perf-profile.children.cy= cles-pp.tick_sched_handle 8.02 =C2=B1 18% +11.1 19.09 perf-profile.children.cy= cles-pp.tick_sched_timer 29.66 =C2=B1 21% +13.1 42.74 perf-profile.children.cy= cles-pp.apic_timer_interrupt 27.48 =C2=B1 21% +13.2 40.69 perf-profile.children.cy= cles-pp.smp_apic_timer_interrupt 46.00 =C2=B1 10% -10.4 35.62 perf-profile.self.cycles= -pp.malloc 13.39 =C2=B1 11% -2.9 10.47 perf-profile.self.cycles= -pp.free 1.45 =C2=B1 27% -1.4 0.09 perf-profile.self.cycles= -pp.__remove_hrtimer 1.41 =C2=B1 12% -0.9 0.55 perf-profile.self.cycles= -pp.perf_mux_hrtimer_handler 1.75 =C2=B1 12% -0.4 1.31 perf-profile.self.cycles= -pp.malloc(a)plt 0.84 =C2=B1 29% -0.4 0.47 perf-profile.self.cycles= -pp.rb_next 0.66 =C2=B1 29% -0.3 0.36 perf-profile.self.cycles= -pp.rcu_irq_enter 0.25 =C2=B1 14% -0.0 0.20 perf-profile.self.cycles= -pp.timerqueue_del 0.24 =C2=B1 9% -0.0 0.20 perf-profile.self.cycles= -pp.native_apic_msr_eoi_write 0.36 =C2=B1 12% -0.0 0.32 perf-profile.self.cycles= -pp.native_write_msr 0.14 =C2=B1 5% -0.0 0.11 perf-profile.self.cycles= -pp.irq_work_tick 0.10 =C2=B1 17% +0.0 0.13 perf-profile.self.cycles= -pp.lapic_next_deadline 0.07 =C2=B1 7% +0.0 0.11 perf-profile.self.cycles= -pp.update_process_times 0.26 =C2=B1 9% +0.0 0.31 perf-profile.self.cycles= -pp.vm_normal_page 0.00 +0.1 0.05 perf-profile.self.cycles-pp._= _note_gp_changes 0.00 +0.1 0.05 perf-profile.self.cycles-pp.a= ccount_entity_enqueue 0.00 +0.1 0.06 perf-profile.self.cycles-pp.r= cu_qs 0.11 =C2=B1 14% +0.1 0.17 perf-profile.self.cycles= -pp.clockevents_program_event 0.01 =C2=B1173% +0.1 0.08 perf-profile.self.cycles= -pp.irq_work_run_list 0.01 =C2=B1173% +0.1 0.08 perf-profile.self.cycles= -pp.nohz_balance_exit_idle 0.00 +0.1 0.07 perf-profile.self.cycles-pp.s= ched_clock_cpu 0.00 +0.1 0.07 perf-profile.self.cycles-pp.n= ative_queued_spin_lock_slowpath 0.17 =C2=B1 12% +0.1 0.24 perf-profile.self.cycles= -pp.x86_pmu_disable 0.01 =C2=B1173% +0.1 0.09 perf-profile.self.cycles= -pp.update_min_vruntime 0.21 =C2=B1 18% +0.1 0.29 perf-profile.self.cycles= -pp.__x86_indirect_thunk_rax 0.09 =C2=B1 21% +0.1 0.17 perf-profile.self.cycles= -pp.arch_scale_freq_tick 0.23 =C2=B1 13% +0.1 0.32 perf-profile.self.cycles= -pp.prepare_exit_to_usermode 0.06 =C2=B1 20% +0.1 0.15 perf-profile.self.cycles= -pp.tick_sched_handle 0.00 +0.1 0.09 perf-profile.self.cycles-pp.n= ote_gp_changes 0.03 =C2=B1100% +0.1 0.12 perf-profile.self.cycles= -pp.account_entity_dequeue 0.30 =C2=B1 9% +0.1 0.39 perf-profile.self.cycles= -pp.irq_exit 0.11 =C2=B1 19% +0.1 0.21 perf-profile.self.cycles= -pp.update_cfs_group 0.39 =C2=B1 11% +0.1 0.49 perf-profile.self.cycles= -pp._raw_spin_unlock_irqrestore 0.08 =C2=B1 26% +0.1 0.19 perf-profile.self.cycles= -pp.reweight_entity 0.09 =C2=B1 17% +0.1 0.20 perf-profile.self.cycles= -pp.native_read_msr 0.09 =C2=B1 24% +0.1 0.20 perf-profile.self.cycles= -pp.__accumulate_pelt_segments 0.11 =C2=B1 26% +0.1 0.23 perf-profile.self.cycles= -pp.trigger_load_balance 0.31 =C2=B1 7% +0.1 0.43 perf-profile.self.cycles= -pp.timerqueue_add 0.11 =C2=B1 19% +0.1 0.25 perf-profile.self.cycles= -pp.__calc_delta 0.02 =C2=B1173% +0.2 0.18 perf-profile.self.cycles= -pp.rcu_core 0.02 =C2=B1173% +0.2 0.18 perf-profile.self.cycles= -pp.calc_global_load_tick 0.09 =C2=B1 19% +0.2 0.26 perf-profile.self.cycles= -pp.native_sched_clock 0.07 =C2=B1 7% +0.2 0.25 perf-profile.self.cycles= -pp.hrtimer_run_queues 0.53 =C2=B1 14% +0.2 0.72 perf-profile.self.cycles= -pp.ktime_get 0.21 =C2=B1 7% +0.3 0.50 perf-profile.self.cycles= -pp.cpuacct_account_field 0.27 +0.3 0.58 perf-profile.self.cycles-pp.a= ccount_user_time 0.09 =C2=B1 15% +0.3 0.42 perf-profile.self.cycles= -pp.hrtimer_active 0.23 =C2=B1 9% +0.3 0.57 perf-profile.self.cycles= -pp.__acct_update_integrals 0.15 =C2=B1 14% +0.3 0.49 perf-profile.self.cycles= -pp.raise_softirq 0.15 =C2=B1 16% +0.3 0.50 perf-profile.self.cycles= -pp.profile_tick 0.67 =C2=B1 12% +0.4 1.03 perf-profile.self.cycles= -pp.ktime_get_update_offsets_now 0.30 =C2=B1 9% +0.4 0.67 perf-profile.self.cycles= -pp.cpuacct_charge 0.12 =C2=B1 29% +0.4 0.49 perf-profile.self.cycles= -pp.run_timer_softirq 0.37 =C2=B1 14% +0.4 0.75 perf-profile.self.cycles= -pp._raw_spin_lock_irq 0.54 =C2=B1 9% +0.4 0.93 perf-profile.self.cycles= -pp._raw_spin_lock 0.16 =C2=B1 32% +0.4 0.59 perf-profile.self.cycles= -pp.__run_timers 0.42 =C2=B1 17% +0.5 0.87 perf-profile.self.cycles= -pp.__update_load_avg_cfs_rq 0.23 =C2=B1 11% +0.5 0.69 perf-profile.self.cycles= -pp.rcu_sched_clock_irq 0.27 =C2=B1 19% +0.5 0.75 perf-profile.self.cycles= -pp.tick_sched_timer 0.42 =C2=B1 25% +0.5 0.90 perf-profile.self.cycles= -pp.swapgs_restore_regs_and_return_to_usermode 0.23 =C2=B1 8% +0.5 0.73 perf-profile.self.cycles= -pp.run_local_timers 0.39 =C2=B1 16% +0.5 0.90 perf-profile.self.cycles= -pp.__update_load_avg_se 0.78 =C2=B1 24% +0.5 1.29 perf-profile.self.cycles= -pp.update_curr 0.28 =C2=B1 29% +0.5 0.80 perf-profile.self.cycles= -pp.task_tick_fair 0.27 =C2=B1 33% +0.5 0.81 perf-profile.self.cycles= -pp.__softirqentry_text_start 0.45 =C2=B1 24% +0.7 1.14 perf-profile.self.cycles= -pp.update_load_avg 0.14 =C2=B1 31% +0.8 0.93 perf-profile.self.cycles= -pp.update_rq_clock 0.17 =C2=B1 44% +0.9 1.10 perf-profile.self.cycles= -pp.ksoftirqd_running 0.26 =C2=B1 45% +1.0 1.22 perf-profile.self.cycles= -pp.run_posix_cpu_timers 1251 =C2=B1134% +6253.9% 79487 interrupts.33:IR-PCI-MSI= .2097156-edge.eth0-TxRx-3 1867 =C2=B1 12% -27.6% 1351 interrupts.CPU0.RES:Resc= heduling_interrupts 551.25 =C2=B1 53% -45.2% 302.00 interrupts.CPU10.RES:Res= cheduling_interrupts 140.00 =C2=B1 87% -92.9% 10.00 interrupts.CPU101.RES:Re= scheduling_interrupts 1121 =C2=B1 88% -79.4% 231.00 interrupts.CPU102.RES:Re= scheduling_interrupts 118.50 =C2=B1 31% -68.8% 37.00 interrupts.CPU103.RES:Re= scheduling_interrupts 387.25 =C2=B1 43% +187.4% 1113 interrupts.CPU104.RES:Re= scheduling_interrupts 1326 =C2=B1 84% -78.1% 291.00 interrupts.CPU106.RES:Re= scheduling_interrupts 86.50 =C2=B1 19% -52.6% 41.00 interrupts.CPU109.RES:Re= scheduling_interrupts 589.75 =C2=B1 18% -54.6% 268.00 interrupts.CPU11.RES:Res= cheduling_interrupts 1711 =C2=B1 39% -85.9% 242.00 interrupts.CPU110.RES:Re= scheduling_interrupts 97.75 =C2=B1 62% -83.6% 16.00 interrupts.CPU113.RES:Re= scheduling_interrupts 897.75 =C2=B1 44% +145.7% 2206 interrupts.CPU120.RES:Re= scheduling_interrupts 1079 =C2=B1 71% +310.7% 4433 interrupts.CPU122.RES:Re= scheduling_interrupts 4608 =C2=B1 34% +63.4% 7532 interrupts.CPU123.NMI:No= n-maskable_interrupts 4608 =C2=B1 34% +63.4% 7532 interrupts.CPU123.PMI:Pe= rformance_monitoring_interrupts 240.75 =C2=B1105% -93.8% 15.00 interrupts.CPU125.RES:Re= scheduling_interrupts 134.00 =C2=B1 62% -95.5% 6.00 interrupts.CPU129.RES:Re= scheduling_interrupts 1251 =C2=B1134% +6253.9% 79487 interrupts.CPU13.33:IR-P= CI-MSI.2097156-edge.eth0-TxRx-3 607.50 =C2=B1 34% -58.7% 251.00 interrupts.CPU13.RES:Res= cheduling_interrupts 3690 +103.5% 7510 interrupts.CPU130.NMI:Non-mas= kable_interrupts 3690 +103.5% 7510 interrupts.CPU130.PMI:Perform= ance_monitoring_interrupts 3693 +103.6% 7521 interrupts.CPU131.NMI:Non-mas= kable_interrupts 3693 +103.6% 7521 interrupts.CPU131.PMI:Perform= ance_monitoring_interrupts 4588 =C2=B1 33% +63.9% 7522 interrupts.CPU132.NMI:No= n-maskable_interrupts 4588 =C2=B1 33% +63.9% 7522 interrupts.CPU132.PMI:Pe= rformance_monitoring_interrupts 1734 =C2=B1 91% -79.5% 356.00 interrupts.CPU132.RES:Re= scheduling_interrupts 1104 =C2=B1 87% -85.2% 163.00 interrupts.CPU134.RES:Re= scheduling_interrupts 3664 +105.1% 7515 interrupts.CPU136.NMI:Non-mas= kable_interrupts 3664 +105.1% 7515 interrupts.CPU136.PMI:Perform= ance_monitoring_interrupts 685.00 =C2=B1 73% +233.7% 2286 interrupts.CPU138.RES:Re= scheduling_interrupts 481.75 =C2=B1 25% -35.4% 311.00 interrupts.CPU14.RES:Res= cheduling_interrupts 110.25 =C2=B1 27% -69.2% 34.00 interrupts.CPU143.RES:Re= scheduling_interrupts 248.25 =C2=B1 46% +102.2% 502.00 interrupts.CPU144.RES:Re= scheduling_interrupts 4612 =C2=B1 35% +62.9% 7514 interrupts.CPU145.NMI:No= n-maskable_interrupts 4612 =C2=B1 35% +62.9% 7514 interrupts.CPU145.PMI:Pe= rformance_monitoring_interrupts 180.00 =C2=B1 75% -79.4% 37.00 interrupts.CPU145.RES:Re= scheduling_interrupts 4620 =C2=B1 34% +62.4% 7506 interrupts.CPU149.NMI:No= n-maskable_interrupts 4620 =C2=B1 34% +62.4% 7506 interrupts.CPU149.PMI:Pe= rformance_monitoring_interrupts 276.75 =C2=B1116% -97.8% 6.00 interrupts.CPU149.RES:Re= scheduling_interrupts 4688 =C2=B1 35% +62.8% 7635 interrupts.CPU15.NMI:Non= -maskable_interrupts 4688 =C2=B1 35% +62.8% 7635 interrupts.CPU15.PMI:Per= formance_monitoring_interrupts 495.25 =C2=B1 12% -47.7% 259.00 interrupts.CPU15.RES:Res= cheduling_interrupts 409.25 =C2=B1 30% +97.2% 807.00 interrupts.CPU150.RES:Re= scheduling_interrupts 4628 =C2=B1 34% +62.7% 7530 interrupts.CPU152.NMI:No= n-maskable_interrupts 4628 =C2=B1 34% +62.7% 7530 interrupts.CPU152.PMI:Pe= rformance_monitoring_interrupts 4614 =C2=B1 34% +64.1% 7573 interrupts.CPU153.NMI:No= n-maskable_interrupts 4614 =C2=B1 34% +64.1% 7573 interrupts.CPU153.PMI:Pe= rformance_monitoring_interrupts 212.00 =C2=B1 84% +230.2% 700.00 interrupts.CPU156.RES:Re= scheduling_interrupts 4621 =C2=B1 34% +62.5% 7512 interrupts.CPU159.NMI:No= n-maskable_interrupts 4621 =C2=B1 34% +62.5% 7512 interrupts.CPU159.PMI:Pe= rformance_monitoring_interrupts 4633 =C2=B1 34% +64.9% 7640 interrupts.CPU16.NMI:Non= -maskable_interrupts 4633 =C2=B1 34% +64.9% 7640 interrupts.CPU16.PMI:Per= formance_monitoring_interrupts 4623 =C2=B1 35% +62.8% 7525 interrupts.CPU163.NMI:No= n-maskable_interrupts 4623 =C2=B1 35% +62.8% 7525 interrupts.CPU163.PMI:Pe= rformance_monitoring_interrupts 4623 =C2=B1 35% +62.4% 7509 interrupts.CPU164.NMI:No= n-maskable_interrupts 4623 =C2=B1 35% +62.4% 7509 interrupts.CPU164.PMI:Pe= rformance_monitoring_interrupts 4649 =C2=B1 34% +61.9% 7527 interrupts.CPU165.NMI:No= n-maskable_interrupts 4649 =C2=B1 34% +61.9% 7527 interrupts.CPU165.PMI:Pe= rformance_monitoring_interrupts 226.75 =C2=B1 63% -78.4% 49.00 interrupts.CPU166.RES:Re= scheduling_interrupts 100.75 =C2=B1 69% -94.0% 6.00 interrupts.CPU169.RES:Re= scheduling_interrupts 425.25 =C2=B1 20% -42.4% 245.00 interrupts.CPU17.RES:Res= cheduling_interrupts 4603 =C2=B1 35% +63.7% 7537 interrupts.CPU170.NMI:No= n-maskable_interrupts 4603 =C2=B1 35% +63.7% 7537 interrupts.CPU170.PMI:Pe= rformance_monitoring_interrupts 4635 =C2=B1 34% +62.0% 7508 interrupts.CPU171.NMI:No= n-maskable_interrupts 4635 =C2=B1 34% +62.0% 7508 interrupts.CPU171.PMI:Pe= rformance_monitoring_interrupts 165.00 =C2=B1 50% +269.1% 609.00 interrupts.CPU174.RES:Re= scheduling_interrupts 219.50 =C2=B1 55% +134.2% 514.00 interrupts.CPU176.RES:Re= scheduling_interrupts 3689 +104.2% 7535 interrupts.CPU177.NMI:Non-mas= kable_interrupts 3689 +104.2% 7535 interrupts.CPU177.PMI:Perform= ance_monitoring_interrupts 250.50 =C2=B1 35% +108.8% 523.00 interrupts.CPU178.RES:Re= scheduling_interrupts 534.50 =C2=B1 7% -44.1% 299.00 interrupts.CPU18.RES:Res= cheduling_interrupts 1195 -48.7% 613.00 interrupts.CPU181.CAL:Functio= n_call_interrupts 3684 +104.3% 7525 interrupts.CPU184.NMI:Non-mas= kable_interrupts 3684 +104.3% 7525 interrupts.CPU184.PMI:Perform= ance_monitoring_interrupts 243.75 =C2=B1 19% +35.4% 330.00 interrupts.CPU190.RES:Re= scheduling_interrupts 61.25 =C2=B1 59% -91.8% 5.00 interrupts.CPU191.RES:Re= scheduling_interrupts 114.00 =C2=B1120% -94.7% 6.00 interrupts.CPU195.RES:Re= scheduling_interrupts 538.75 =C2=B1 84% -77.4% 122.00 interrupts.CPU196.RES:Re= scheduling_interrupts 193.50 =C2=B1 10% -95.3% 9.00 interrupts.CPU197.RES:Re= scheduling_interrupts 454.00 =C2=B1 22% -55.5% 202.00 interrupts.CPU198.RES:Re= scheduling_interrupts 764.75 =C2=B1 56% -58.9% 314.00 interrupts.CPU2.RES:Resc= heduling_interrupts 463.50 =C2=B1 9% -23.0% 357.00 interrupts.CPU20.RES:Res= cheduling_interrupts 243.50 =C2=B1 48% -96.3% 9.00 interrupts.CPU200.RES:Re= scheduling_interrupts 82.25 =C2=B1 49% -83.0% 14.00 interrupts.CPU205.RES:Re= scheduling_interrupts 349.75 =C2=B1 12% +120.4% 771.00 interrupts.CPU206.RES:Re= scheduling_interrupts 222.25 =C2=B1 56% -80.7% 43.00 interrupts.CPU208.RES:Re= scheduling_interrupts 4685 =C2=B1 35% +61.5% 7565 interrupts.CPU21.NMI:Non= -maskable_interrupts 4685 =C2=B1 35% +61.5% 7565 interrupts.CPU21.PMI:Per= formance_monitoring_interrupts 394.50 =C2=B1 48% -92.1% 31.00 interrupts.CPU210.RES:Re= scheduling_interrupts 457.50 =C2=B1 74% -78.6% 98.00 interrupts.CPU212.RES:Re= scheduling_interrupts 107.50 =C2=B1 51% -86.0% 15.00 interrupts.CPU213.RES:Re= scheduling_interrupts 79.75 =C2=B1 53% -88.7% 9.00 interrupts.CPU215.RES:Re= scheduling_interrupts 137.25 =C2=B1 24% -46.8% 73.00 interrupts.CPU218.RES:Re= scheduling_interrupts 84.25 =C2=B1 29% -90.5% 8.00 interrupts.CPU219.RES:Re= scheduling_interrupts 3707 +105.5% 7619 interrupts.CPU22.NMI:Non-mask= able_interrupts 3707 +105.5% 7619 interrupts.CPU22.PMI:Performa= nce_monitoring_interrupts 512.75 =C2=B1 29% -43.6% 289.00 interrupts.CPU22.RES:Res= cheduling_interrupts 157.75 =C2=B1 42% -77.8% 35.00 interrupts.CPU220.RES:Re= scheduling_interrupts 93.00 =C2=B1103% -92.5% 7.00 interrupts.CPU221.RES:Re= scheduling_interrupts 73.75 =C2=B1 22% -67.5% 24.00 interrupts.CPU222.RES:Re= scheduling_interrupts 4615 =C2=B1 35% +63.0% 7521 interrupts.CPU225.NMI:No= n-maskable_interrupts 4615 =C2=B1 35% +63.0% 7521 interrupts.CPU225.PMI:Pe= rformance_monitoring_interrupts 75.00 =C2=B1 44% -93.3% 5.00 interrupts.CPU225.RES:Re= scheduling_interrupts 144.75 =C2=B1 46% -76.5% 34.00 interrupts.CPU226.RES:Re= scheduling_interrupts 3740 +104.5% 7648 interrupts.CPU23.NMI:Non-mask= able_interrupts 3740 +104.5% 7648 interrupts.CPU23.PMI:Performa= nce_monitoring_interrupts 404.75 =C2=B1 23% -38.7% 248.00 interrupts.CPU23.RES:Res= cheduling_interrupts 154.75 =C2=B1 62% +122.9% 345.00 interrupts.CPU232.RES:Re= scheduling_interrupts 69.25 =C2=B1 32% -85.6% 10.00 interrupts.CPU233.RES:Re= scheduling_interrupts 121.50 =C2=B1 53% -76.1% 29.00 interrupts.CPU236.RES:Re= scheduling_interrupts 3772 +102.4% 7636 interrupts.CPU24.NMI:Non-mask= able_interrupts 3772 +102.4% 7636 interrupts.CPU24.PMI:Performa= nce_monitoring_interrupts 683.25 =C2=B1 43% -58.4% 284.00 interrupts.CPU24.RES:Res= cheduling_interrupts 218.25 =C2=B1101% -78.9% 46.00 interrupts.CPU240.RES:Re= scheduling_interrupts 4616 =C2=B1 34% +62.7% 7509 interrupts.CPU242.NMI:No= n-maskable_interrupts 4616 =C2=B1 34% +62.7% 7509 interrupts.CPU242.PMI:Pe= rformance_monitoring_interrupts 108.50 =C2=B1 30% -39.2% 66.00 interrupts.CPU242.RES:Re= scheduling_interrupts 113.25 =C2=B1 44% -93.8% 7.00 interrupts.CPU243.RES:Re= scheduling_interrupts 60.50 =C2=B1 83% -88.4% 7.00 interrupts.CPU247.RES:Re= scheduling_interrupts 161.75 =C2=B1125% -96.9% 5.00 interrupts.CPU249.RES:Re= scheduling_interrupts 239.50 =C2=B1 65% -80.0% 48.00 interrupts.CPU250.RES:Re= scheduling_interrupts 105.25 =C2=B1 51% +286.7% 407.00 interrupts.CPU252.RES:Re= scheduling_interrupts 4622 =C2=B1 35% +62.5% 7510 interrupts.CPU253.NMI:No= n-maskable_interrupts 4622 =C2=B1 35% +62.5% 7510 interrupts.CPU253.PMI:Pe= rformance_monitoring_interrupts 151.50 =C2=B1 36% -48.5% 78.00 interrupts.CPU256.RES:Re= scheduling_interrupts 3669 +105.7% 7547 interrupts.CPU257.NMI:Non-mas= kable_interrupts 3669 +105.7% 7547 interrupts.CPU257.PMI:Perform= ance_monitoring_interrupts 63.75 =C2=B1 52% -90.6% 6.00 interrupts.CPU257.RES:Re= scheduling_interrupts 168.00 =C2=B1 56% -64.9% 59.00 interrupts.CPU258.RES:Re= scheduling_interrupts 90.75 =C2=B1 86% -91.2% 8.00 interrupts.CPU259.RES:Re= scheduling_interrupts 1164 =C2=B1 63% -75.5% 285.00 interrupts.CPU26.RES:Res= cheduling_interrupts 4592 =C2=B1 34% +63.5% 7507 interrupts.CPU260.NMI:No= n-maskable_interrupts 4592 =C2=B1 34% +63.5% 7507 interrupts.CPU260.PMI:Pe= rformance_monitoring_interrupts 119.25 =C2=B1 28% -74.0% 31.00 interrupts.CPU260.RES:Re= scheduling_interrupts 4595 =C2=B1 35% +63.3% 7505 interrupts.CPU262.NMI:No= n-maskable_interrupts 4595 =C2=B1 35% +63.3% 7505 interrupts.CPU262.PMI:Pe= rformance_monitoring_interrupts 4590 =C2=B1 34% +63.7% 7514 interrupts.CPU263.NMI:No= n-maskable_interrupts 4590 =C2=B1 34% +63.7% 7514 interrupts.CPU263.PMI:Pe= rformance_monitoring_interrupts 62.25 =C2=B1 56% -92.0% 5.00 interrupts.CPU263.RES:Re= scheduling_interrupts 98.50 =C2=B1 36% +383.2% 476.00 interrupts.CPU264.RES:Re= scheduling_interrupts 51.25 =C2=B1 80% -86.3% 7.00 interrupts.CPU265.RES:Re= scheduling_interrupts 244.75 =C2=B1 84% -86.1% 34.00 interrupts.CPU266.RES:Re= scheduling_interrupts 114.50 =C2=B1 13% -79.0% 24.00 interrupts.CPU268.RES:Re= scheduling_interrupts 4610 =C2=B1 35% +64.0% 7559 interrupts.CPU269.NMI:No= n-maskable_interrupts 4610 =C2=B1 35% +64.0% 7559 interrupts.CPU269.PMI:Pe= rformance_monitoring_interrupts 441.50 =C2=B1 27% -36.6% 280.00 interrupts.CPU27.RES:Res= cheduling_interrupts 129.00 =C2=B1 62% +20168.2% 26146 interrupts.CPU272.RES:Re= scheduling_interrupts 109.25 =C2=B1 65% -93.6% 7.00 interrupts.CPU279.RES:Re= scheduling_interrupts 3728 +104.8% 7636 interrupts.CPU28.NMI:Non-mask= able_interrupts 3728 +104.8% 7636 interrupts.CPU28.PMI:Performa= nce_monitoring_interrupts 556.75 =C2=B1 23% -47.9% 290.00 interrupts.CPU28.RES:Res= cheduling_interrupts 358.50 =C2=B1 79% -86.1% 50.00 interrupts.CPU282.RES:Re= scheduling_interrupts 202.75 =C2=B1 54% -83.2% 34.00 interrupts.CPU284.RES:Re= scheduling_interrupts 242.25 =C2=B1 69% -88.0% 29.00 interrupts.CPU287.RES:Re= scheduling_interrupts 3718 +105.0% 7623 interrupts.CPU29.NMI:Non-mask= able_interrupts 3718 +105.0% 7623 interrupts.CPU29.PMI:Performa= nce_monitoring_interrupts 389.25 =C2=B1 14% -32.2% 264.00 interrupts.CPU29.RES:Res= cheduling_interrupts 3757 +102.6% 7612 interrupts.CPU30.NMI:Non-mask= able_interrupts 3757 +102.6% 7612 interrupts.CPU30.PMI:Performa= nce_monitoring_interrupts 941.25 =C2=B1 19% -63.3% 345.00 interrupts.CPU30.RES:Res= cheduling_interrupts 3730 +104.4% 7625 interrupts.CPU31.NMI:Non-mask= able_interrupts 3730 +104.4% 7625 interrupts.CPU31.PMI:Performa= nce_monitoring_interrupts 3744 +103.8% 7632 interrupts.CPU32.NMI:Non-mask= able_interrupts 3744 +103.8% 7632 interrupts.CPU32.PMI:Performa= nce_monitoring_interrupts 637.75 =C2=B1 41% -56.6% 277.00 interrupts.CPU32.RES:Res= cheduling_interrupts 4649 =C2=B1 34% +64.3% 7637 interrupts.CPU34.NMI:Non= -maskable_interrupts 4649 =C2=B1 34% +64.3% 7637 interrupts.CPU34.PMI:Per= formance_monitoring_interrupts 416.25 =C2=B1 16% -30.3% 290.00 interrupts.CPU34.RES:Res= cheduling_interrupts 3725 +104.1% 7602 interrupts.CPU35.NMI:Non-mask= able_interrupts 3725 +104.1% 7602 interrupts.CPU35.PMI:Performa= nce_monitoring_interrupts 3695 +104.7% 7562 interrupts.CPU36.NMI:Non-mask= able_interrupts 3695 +104.7% 7562 interrupts.CPU36.PMI:Performa= nce_monitoring_interrupts 3748 +104.3% 7657 interrupts.CPU37.NMI:Non-mask= able_interrupts 3748 +104.3% 7657 interrupts.CPU37.PMI:Performa= nce_monitoring_interrupts 324.00 =C2=B1 9% -18.8% 263.00 interrupts.CPU37.RES:Res= cheduling_interrupts 436.00 =C2=B1 5% -27.8% 315.00 interrupts.CPU38.RES:Res= cheduling_interrupts 4671 =C2=B1 34% +61.0% 7521 interrupts.CPU39.NMI:Non= -maskable_interrupts 4671 =C2=B1 34% +61.0% 7521 interrupts.CPU39.PMI:Per= formance_monitoring_interrupts 349.25 =C2=B1 14% -30.7% 242.00 interrupts.CPU39.RES:Res= cheduling_interrupts 710.50 =C2=B1 32% -52.9% 335.00 interrupts.CPU4.RES:Resc= heduling_interrupts 3707 +103.9% 7560 interrupts.CPU42.NMI:Non-mask= able_interrupts 3707 +103.9% 7560 interrupts.CPU42.PMI:Performa= nce_monitoring_interrupts 4597 =C2=B1 35% +63.4% 7513 interrupts.CPU43.NMI:Non= -maskable_interrupts 4597 =C2=B1 35% +63.4% 7513 interrupts.CPU43.PMI:Per= formance_monitoring_interrupts 4610 =C2=B1 35% +64.1% 7568 interrupts.CPU44.NMI:Non= -maskable_interrupts 4610 =C2=B1 35% +64.1% 7568 interrupts.CPU44.PMI:Per= formance_monitoring_interrupts 887.25 =C2=B1 95% -67.7% 287.00 interrupts.CPU44.RES:Res= cheduling_interrupts 3669 +106.6% 7582 interrupts.CPU45.NMI:Non-mask= able_interrupts 3669 +106.6% 7582 interrupts.CPU45.PMI:Performa= nce_monitoring_interrupts 604.50 =C2=B1 66% -55.0% 272.00 interrupts.CPU47.RES:Res= cheduling_interrupts 3717 +103.6% 7570 interrupts.CPU49.NMI:Non-mask= able_interrupts 3717 +103.6% 7570 interrupts.CPU49.PMI:Performa= nce_monitoring_interrupts 160.50 =C2=B1 20% +63.9% 263.00 interrupts.CPU49.RES:Res= cheduling_interrupts 4601 =C2=B1 34% +64.8% 7585 interrupts.CPU50.NMI:Non= -maskable_interrupts 4601 =C2=B1 34% +64.8% 7585 interrupts.CPU50.PMI:Per= formance_monitoring_interrupts 170.50 =C2=B1 36% +67.2% 285.00 interrupts.CPU50.RES:Res= cheduling_interrupts 4590 =C2=B1 34% +65.5% 7595 interrupts.CPU51.NMI:Non= -maskable_interrupts 4590 =C2=B1 34% +65.5% 7595 interrupts.CPU51.PMI:Per= formance_monitoring_interrupts 146.75 =C2=B1 43% -78.9% 31.00 interrupts.CPU51.RES:Res= cheduling_interrupts 4627 =C2=B1 35% +62.4% 7514 interrupts.CPU52.NMI:Non= -maskable_interrupts 4627 =C2=B1 35% +62.4% 7514 interrupts.CPU52.PMI:Per= formance_monitoring_interrupts 266.25 =C2=B1 57% -58.3% 111.00 interrupts.CPU54.RES:Res= cheduling_interrupts 204.00 =C2=B1 71% -87.7% 25.00 interrupts.CPU55.RES:Res= cheduling_interrupts 3703 +105.1% 7596 interrupts.CPU58.NMI:Non-mask= able_interrupts 3703 +105.1% 7596 interrupts.CPU58.PMI:Performa= nce_monitoring_interrupts 589.00 =C2=B1 41% -45.8% 319.00 interrupts.CPU6.RES:Resc= heduling_interrupts 255.25 =C2=B1 57% -63.6% 93.00 interrupts.CPU60.RES:Res= cheduling_interrupts 174.25 =C2=B1 19% -62.1% 66.00 interrupts.CPU62.RES:Res= cheduling_interrupts 207.25 =C2=B1 50% -65.3% 72.00 interrupts.CPU66.RES:Res= cheduling_interrupts 169.00 =C2=B1 54% -65.1% 59.00 interrupts.CPU68.RES:Res= cheduling_interrupts 103.25 =C2=B1 66% -84.5% 16.00 interrupts.CPU69.RES:Res= cheduling_interrupts 501.75 =C2=B1 24% -43.4% 284.00 interrupts.CPU7.RES:Resc= heduling_interrupts 286.50 =C2=B1 53% +388.3% 1399 interrupts.CPU72.RES:Res= cheduling_interrupts 634.25 =C2=B1 71% +406.0% 3209 interrupts.CPU74.RES:Res= cheduling_interrupts 484.00 =C2=B1 55% +147.3% 1197 interrupts.CPU76.RES:Res= cheduling_interrupts 85.75 =C2=B1 53% -63.8% 31.00 interrupts.CPU77.RES:Res= cheduling_interrupts 539.25 =C2=B1 18% +73.9% 938.00 interrupts.CPU8.RES:Resc= heduling_interrupts 755.25 =C2=B1 91% -77.0% 174.00 interrupts.CPU80.RES:Res= cheduling_interrupts 63.25 =C2=B1 53% +119.8% 139.00 interrupts.CPU81.RES:Res= cheduling_interrupts 519.25 =C2=B1 33% -65.1% 181.00 interrupts.CPU82.RES:Res= cheduling_interrupts 517.25 =C2=B1 28% -60.8% 203.00 interrupts.CPU84.RES:Res= cheduling_interrupts 132.25 =C2=B1 50% -61.4% 51.00 interrupts.CPU85.RES:Res= cheduling_interrupts 382.00 =C2=B1 35% +77.2% 677.00 interrupts.CPU86.RES:Res= cheduling_interrupts 62.50 =C2=B1 62% -74.4% 16.00 interrupts.CPU87.RES:Res= cheduling_interrupts 92.00 =C2=B1 32% -66.3% 31.00 interrupts.CPU89.RES:Res= cheduling_interrupts 436.75 =C2=B1 19% -39.1% 266.00 interrupts.CPU9.RES:Resc= heduling_interrupts 1072 =C2=B1 76% -73.7% 282.00 interrupts.CPU92.RES:Res= cheduling_interrupts 167.00 =C2=B1 75% -82.6% 29.00 interrupts.CPU93.RES:Res= cheduling_interrupts 952.75 =C2=B1 66% -68.1% 304.00 interrupts.CPU96.RES:Res= cheduling_interrupts 96.50 =C2=B1 25% +217.1% 306.00 interrupts.CPU97.RES:Res= cheduling_interrupts 54.25 =C2=B1 22% +351.6% 245.00 interrupts.CPU99.RES:Res= cheduling_interrupts 39164 =C2=B1 11% +56.5% 61282 softirqs.CPU0.RCU 119211 =C2=B1 14% +35.1% 161073 softirqs.CPU0.TIMER 39132 =C2=B1 15% +54.9% 60633 softirqs.CPU1.RCU 106485 =C2=B1 10% +39.0% 148019 softirqs.CPU1.TIMER 40469 =C2=B1 13% +46.2% 59148 softirqs.CPU10.RCU 33205 =C2=B1 16% +58.8% 52724 softirqs.CPU100.RCU 33017 =C2=B1 16% +58.1% 52202 softirqs.CPU101.RCU 32946 =C2=B1 16% +59.9% 52688 softirqs.CPU102.RCU 32954 =C2=B1 16% +58.7% 52303 softirqs.CPU103.RCU 32712 =C2=B1 16% +59.2% 52093 softirqs.CPU104.RCU 32374 =C2=B1 16% +62.4% 52576 softirqs.CPU105.RCU 32420 =C2=B1 16% +63.4% 52971 softirqs.CPU106.RCU 32316 =C2=B1 15% +62.9% 52648 softirqs.CPU107.RCU 32685 =C2=B1 15% +62.1% 52968 softirqs.CPU108.RCU 132926 =C2=B1 9% +18.9% 157999 softirqs.CPU108.TIMER 32436 =C2=B1 16% +61.6% 52414 softirqs.CPU109.RCU 40413 =C2=B1 14% +60.2% 64751 softirqs.CPU11.RCU 115232 =C2=B1 12% +21.9% 140473 softirqs.CPU11.TIMER 32751 =C2=B1 16% +60.0% 52403 softirqs.CPU110.RCU 32850 =C2=B1 16% +60.6% 52742 softirqs.CPU111.RCU 32532 =C2=B1 17% +60.8% 52319 softirqs.CPU112.RCU 32501 =C2=B1 16% +60.8% 52267 softirqs.CPU113.RCU 31957 =C2=B1 16% +64.6% 52601 softirqs.CPU114.RCU 32115 =C2=B1 15% +62.2% 52104 softirqs.CPU115.RCU 32767 =C2=B1 16% +59.3% 52200 softirqs.CPU116.RCU 32625 =C2=B1 15% +61.7% 52741 softirqs.CPU117.RCU 32319 =C2=B1 16% +61.3% 52142 softirqs.CPU118.RCU 32227 =C2=B1 15% +61.7% 52110 softirqs.CPU119.RCU 43084 =C2=B1 21% +41.9% 61121 softirqs.CPU12.RCU 31813 =C2=B1 17% +64.6% 52360 softirqs.CPU120.RCU 31512 =C2=B1 15% +66.8% 52559 softirqs.CPU121.RCU 32569 =C2=B1 15% +61.6% 52619 softirqs.CPU122.RCU 32337 =C2=B1 16% +61.7% 52276 softirqs.CPU123.RCU 32442 =C2=B1 15% +61.9% 52524 softirqs.CPU124.RCU 32258 =C2=B1 15% +63.3% 52680 softirqs.CPU125.RCU 32480 =C2=B1 16% +61.6% 52500 softirqs.CPU126.RCU 32535 =C2=B1 17% +60.8% 52330 softirqs.CPU127.RCU 32059 =C2=B1 16% +60.4% 51435 softirqs.CPU128.RCU 32312 =C2=B1 16% +61.8% 52278 softirqs.CPU129.RCU 1056 =C2=B1137% +3671.0% 39822 softirqs.CPU13.NET_RX 40034 =C2=B1 11% +51.2% 60514 softirqs.CPU13.RCU 108802 =C2=B1 10% +29.6% 141012 softirqs.CPU13.TIMER 32215 =C2=B1 16% +62.1% 52205 softirqs.CPU130.RCU 32315 =C2=B1 16% +61.1% 52075 softirqs.CPU131.RCU 33006 =C2=B1 15% +59.0% 52476 softirqs.CPU132.RCU 32266 =C2=B1 17% +61.9% 52250 softirqs.CPU133.RCU 32626 =C2=B1 16% +62.9% 53136 softirqs.CPU134.RCU 32433 =C2=B1 18% +58.8% 51494 softirqs.CPU135.RCU 32294 =C2=B1 14% +58.7% 51235 softirqs.CPU136.RCU 31820 =C2=B1 16% +63.5% 52021 softirqs.CPU137.RCU 32892 =C2=B1 16% +58.8% 52227 softirqs.CPU138.RCU 32976 =C2=B1 15% +57.9% 52060 softirqs.CPU139.RCU 40138 =C2=B1 12% +60.0% 64221 softirqs.CPU14.RCU 117850 =C2=B1 9% +15.9% 136643 softirqs.CPU14.TIMER 32440 =C2=B1 16% +59.4% 51714 softirqs.CPU140.RCU 32239 =C2=B1 16% +65.8% 53461 softirqs.CPU141.RCU 32639 =C2=B1 16% +59.7% 52137 softirqs.CPU142.RCU 32350 =C2=B1 16% +62.3% 52492 softirqs.CPU143.RCU 32203 =C2=B1 16% +61.8% 52101 softirqs.CPU144.RCU 32170 =C2=B1 17% +60.4% 51609 softirqs.CPU145.RCU 32892 =C2=B1 16% +65.1% 54293 softirqs.CPU146.RCU 32355 =C2=B1 16% +61.3% 52182 softirqs.CPU147.RCU 32385 =C2=B1 16% +60.7% 52047 softirqs.CPU148.RCU 32356 =C2=B1 17% +62.5% 52581 softirqs.CPU149.RCU 38976 =C2=B1 16% +61.0% 62748 softirqs.CPU15.RCU 110967 =C2=B1 12% +24.7% 138390 softirqs.CPU15.TIMER 32399 =C2=B1 16% +63.3% 52903 softirqs.CPU150.RCU 32238 =C2=B1 15% +57.9% 50889 softirqs.CPU151.RCU 32360 =C2=B1 16% +62.0% 52413 softirqs.CPU152.RCU 32475 =C2=B1 16% +60.2% 52015 softirqs.CPU153.RCU 32209 =C2=B1 16% +61.4% 51998 softirqs.CPU154.RCU 32373 =C2=B1 16% +61.2% 52181 softirqs.CPU155.RCU 32295 =C2=B1 15% +65.9% 53590 softirqs.CPU156.RCU 32127 =C2=B1 16% +57.1% 50483 softirqs.CPU157.RCU 32514 =C2=B1 16% +60.6% 52204 softirqs.CPU158.RCU 32857 =C2=B1 16% +58.2% 51977 softirqs.CPU159.RCU 39215 =C2=B1 11% +54.0% 60374 softirqs.CPU16.RCU 116903 =C2=B1 13% +28.9% 150659 softirqs.CPU16.TIMER 32327 =C2=B1 16% +61.5% 52199 softirqs.CPU160.RCU 32410 =C2=B1 16% +60.4% 51970 softirqs.CPU161.RCU 32024 =C2=B1 16% +60.8% 51503 softirqs.CPU162.RCU 31125 =C2=B1 14% +67.1% 52016 softirqs.CPU163.RCU 32266 =C2=B1 16% +60.0% 51633 softirqs.CPU164.RCU 32209 =C2=B1 17% +61.9% 52135 softirqs.CPU165.RCU 32200 =C2=B1 16% +61.4% 51956 softirqs.CPU166.RCU 31951 =C2=B1 16% +62.5% 51932 softirqs.CPU167.RCU 31914 =C2=B1 16% +62.4% 51836 softirqs.CPU168.RCU 32081 =C2=B1 16% +62.3% 52066 softirqs.CPU169.RCU 39400 =C2=B1 11% +52.2% 59956 softirqs.CPU17.RCU 107863 =C2=B1 7% +37.2% 147984 softirqs.CPU17.TIMER 32016 =C2=B1 17% +63.9% 52460 softirqs.CPU170.RCU 31961 =C2=B1 16% +62.7% 51996 softirqs.CPU171.RCU 32978 =C2=B1 15% +56.1% 51468 softirqs.CPU172.RCU 32233 =C2=B1 16% +62.1% 52246 softirqs.CPU173.RCU 32152 =C2=B1 16% +63.4% 52543 softirqs.CPU174.RCU 32075 =C2=B1 16% +62.0% 51952 softirqs.CPU175.RCU 32196 =C2=B1 16% +60.3% 51620 softirqs.CPU176.RCU 32269 =C2=B1 17% +59.5% 51462 softirqs.CPU177.RCU 32096 =C2=B1 15% +61.7% 51886 softirqs.CPU178.RCU 32182 =C2=B1 16% +60.2% 51570 softirqs.CPU179.RCU 38279 =C2=B1 15% +55.2% 59426 softirqs.CPU18.RCU 117158 =C2=B1 13% +31.0% 153465 softirqs.CPU18.TIMER 31735 =C2=B1 16% +62.2% 51480 softirqs.CPU180.RCU 29335 =C2=B1 5% +75.2% 51409 softirqs.CPU181.RCU 31981 =C2=B1 16% +60.1% 51205 softirqs.CPU182.RCU 31948 =C2=B1 15% +57.6% 50365 softirqs.CPU183.RCU 32189 =C2=B1 17% +59.1% 51205 softirqs.CPU184.RCU 31957 =C2=B1 16% +60.7% 51344 softirqs.CPU185.RCU 32298 =C2=B1 17% +58.2% 51080 softirqs.CPU186.RCU 32335 =C2=B1 16% +58.8% 51344 softirqs.CPU187.RCU 32287 =C2=B1 16% +59.6% 51540 softirqs.CPU188.RCU 31965 =C2=B1 16% +59.1% 50857 softirqs.CPU189.RCU 39495 =C2=B1 14% +53.9% 60800 softirqs.CPU19.RCU 114131 =C2=B1 9% +20.9% 138034 softirqs.CPU19.TIMER 31213 =C2=B1 17% +65.4% 51631 softirqs.CPU190.RCU 31471 =C2=B1 17% +64.1% 51645 softirqs.CPU191.RCU 31760 =C2=B1 17% +62.9% 51728 softirqs.CPU192.RCU 32147 =C2=B1 16% +61.8% 52016 softirqs.CPU193.RCU 32079 =C2=B1 17% +62.9% 52256 softirqs.CPU194.RCU 31755 =C2=B1 16% +63.2% 51815 softirqs.CPU195.RCU 32240 =C2=B1 16% +62.6% 52417 softirqs.CPU196.RCU 32033 =C2=B1 16% +60.6% 51435 softirqs.CPU197.RCU 32041 =C2=B1 17% +62.4% 52022 softirqs.CPU198.RCU 31849 =C2=B1 17% +64.2% 52294 softirqs.CPU199.RCU 39674 =C2=B1 10% +54.8% 61436 softirqs.CPU2.RCU 40657 =C2=B1 17% +48.6% 60422 softirqs.CPU20.RCU 113465 =C2=B1 13% +32.5% 150390 softirqs.CPU20.TIMER 31959 =C2=B1 16% +62.8% 52023 softirqs.CPU200.RCU 31710 =C2=B1 16% +62.6% 51548 softirqs.CPU201.RCU 32021 =C2=B1 17% +61.8% 51801 softirqs.CPU202.RCU 32269 =C2=B1 16% +59.5% 51463 softirqs.CPU203.RCU 31922 =C2=B1 15% +60.0% 51087 softirqs.CPU204.RCU 31672 =C2=B1 17% +63.4% 51740 softirqs.CPU205.RCU 31875 =C2=B1 16% +63.2% 52006 softirqs.CPU206.RCU 31746 =C2=B1 16% +63.5% 51898 softirqs.CPU207.RCU 32414 =C2=B1 16% +61.0% 52186 softirqs.CPU208.RCU 32251 =C2=B1 16% +60.8% 51875 softirqs.CPU209.RCU 40977 =C2=B1 13% +46.2% 59928 softirqs.CPU21.RCU 109618 =C2=B1 13% +23.9% 135789 softirqs.CPU21.TIMER 32763 =C2=B1 15% +58.2% 51825 softirqs.CPU210.RCU 32054 =C2=B1 15% +62.8% 52195 softirqs.CPU211.RCU 32462 =C2=B1 16% +61.6% 52468 softirqs.CPU212.RCU 32438 =C2=B1 16% +61.8% 52499 softirqs.CPU213.RCU 31689 =C2=B1 17% +62.5% 51498 softirqs.CPU214.RCU 32181 =C2=B1 16% +63.6% 52657 softirqs.CPU215.RCU 32243 =C2=B1 16% +60.5% 51745 softirqs.CPU216.RCU 32122 =C2=B1 15% +59.8% 51345 softirqs.CPU217.RCU 32194 =C2=B1 16% +62.6% 52340 softirqs.CPU218.RCU 33401 =C2=B1 15% +58.2% 52834 softirqs.CPU219.RCU 39309 =C2=B1 19% +53.5% 60334 softirqs.CPU22.RCU 119248 =C2=B1 16% +23.3% 147000 softirqs.CPU22.TIMER 31767 =C2=B1 16% +63.9% 52051 softirqs.CPU220.RCU 32483 =C2=B1 15% +60.4% 52113 softirqs.CPU221.RCU 32330 =C2=B1 16% +61.1% 52088 softirqs.CPU222.RCU 32645 =C2=B1 15% +59.9% 52206 softirqs.CPU223.RCU 32122 =C2=B1 17% +59.0% 51071 softirqs.CPU224.RCU 32307 =C2=B1 16% +60.0% 51695 softirqs.CPU225.RCU 32176 =C2=B1 16% +61.2% 51868 softirqs.CPU226.RCU 32405 =C2=B1 16% +60.4% 51994 softirqs.CPU227.RCU 32186 =C2=B1 20% +61.2% 51874 softirqs.CPU228.RCU 31808 =C2=B1 16% +63.5% 52008 softirqs.CPU229.RCU 40782 =C2=B1 17% +48.6% 60604 softirqs.CPU23.RCU 32003 =C2=B1 16% +58.8% 50807 softirqs.CPU230.RCU 32424 =C2=B1 16% +58.7% 51456 softirqs.CPU231.RCU 32316 =C2=B1 16% +60.7% 51924 softirqs.CPU232.RCU 32725 =C2=B1 15% +59.2% 52098 softirqs.CPU233.RCU 31237 =C2=B1 15% +65.4% 51666 softirqs.CPU234.RCU 32479 =C2=B1 15% +60.3% 52063 softirqs.CPU235.RCU 133723 =C2=B1 7% +15.4% 154367 softirqs.CPU235.TIMER 32028 =C2=B1 16% +62.2% 51963 softirqs.CPU236.RCU 32136 =C2=B1 16% +62.4% 52192 softirqs.CPU237.RCU 32023 =C2=B1 16% +60.5% 51408 softirqs.CPU238.RCU 32055 =C2=B1 16% +60.7% 51524 softirqs.CPU239.RCU 39888 =C2=B1 17% +53.7% 61300 softirqs.CPU24.RCU 112430 =C2=B1 15% +27.1% 142949 softirqs.CPU24.TIMER 31745 =C2=B1 17% +63.8% 52007 softirqs.CPU240.RCU 32474 =C2=B1 16% +60.9% 52242 softirqs.CPU241.RCU 31904 =C2=B1 16% +62.7% 51899 softirqs.CPU242.RCU 32032 =C2=B1 16% +61.9% 51868 softirqs.CPU243.RCU 31357 =C2=B1 18% +64.8% 51685 softirqs.CPU244.RCU 132812 =C2=B1 8% +15.3% 153157 softirqs.CPU244.TIMER 31549 =C2=B1 16% +64.3% 51841 softirqs.CPU245.RCU 32027 =C2=B1 16% +60.8% 51504 softirqs.CPU246.RCU 32033 =C2=B1 16% +77.1% 56745 softirqs.CPU247.RCU 141833 =C2=B1 5% +19.5% 169427 softirqs.CPU247.TIMER 31859 =C2=B1 17% +65.0% 52580 softirqs.CPU248.RCU 32090 =C2=B1 16% +62.2% 52055 softirqs.CPU249.RCU 39971 =C2=B1 13% +52.6% 61007 softirqs.CPU25.RCU 114330 =C2=B1 12% +28.9% 147423 softirqs.CPU25.TIMER 31491 =C2=B1 16% +64.9% 51918 softirqs.CPU250.RCU 31766 =C2=B1 15% +64.4% 52234 softirqs.CPU251.RCU 32019 =C2=B1 16% +61.0% 51544 softirqs.CPU252.RCU 31922 =C2=B1 17% +59.7% 50971 softirqs.CPU253.RCU 31514 =C2=B1 16% +64.1% 51705 softirqs.CPU254.RCU 31765 =C2=B1 17% +64.6% 52276 softirqs.CPU255.RCU 31738 =C2=B1 16% +60.0% 50780 softirqs.CPU256.RCU 33985 =C2=B1 11% +48.7% 50523 softirqs.CPU257.RCU 31187 =C2=B1 17% +57.1% 49000 softirqs.CPU258.RCU 32031 =C2=B1 14% +50.2% 48097 softirqs.CPU259.RCU 39939 =C2=B1 11% +53.3% 61220 softirqs.CPU26.RCU 115081 =C2=B1 12% +24.6% 143406 softirqs.CPU26.TIMER 31401 =C2=B1 16% +60.2% 50314 softirqs.CPU260.RCU 30452 =C2=B1 16% +62.8% 49574 softirqs.CPU261.RCU 30819 =C2=B1 16% +62.0% 49913 softirqs.CPU262.RCU 31668 =C2=B1 22% +57.4% 49847 softirqs.CPU263.RCU 32298 =C2=B1 16% +58.0% 51038 softirqs.CPU264.RCU 31601 =C2=B1 13% +57.3% 49722 softirqs.CPU265.RCU 123387 =C2=B1 6% +17.4% 144849 softirqs.CPU265.TIMER 31810 =C2=B1 16% +60.5% 51049 softirqs.CPU266.RCU 32986 =C2=B1 14% +51.1% 49844 softirqs.CPU267.RCU 32309 =C2=B1 16% +58.0% 51060 softirqs.CPU268.RCU 32278 =C2=B1 16% +59.2% 51371 softirqs.CPU269.RCU 40744 =C2=B1 17% +58.9% 64726 softirqs.CPU27.RCU 108716 =C2=B1 13% +41.4% 153739 softirqs.CPU27.TIMER 32431 =C2=B1 16% +56.5% 50753 softirqs.CPU270.RCU 32242 =C2=B1 16% +55.4% 50109 softirqs.CPU271.RCU 33991 =C2=B1 15% -25.3% 25388 softirqs.CPU272.RCU 122760 =C2=B1 13% +26.1% 154830 softirqs.CPU272.TIMER 33868 =C2=B1 16% +45.9% 49423 softirqs.CPU273.RCU 125322 =C2=B1 12% +22.9% 154051 softirqs.CPU273.TIMER 33902 =C2=B1 15% +57.9% 53546 softirqs.CPU274.RCU 33622 =C2=B1 16% +53.0% 51450 softirqs.CPU275.RCU 133137 =C2=B1 8% +16.5% 155075 softirqs.CPU275.TIMER 33881 =C2=B1 16% +59.1% 53894 softirqs.CPU276.RCU 33983 =C2=B1 16% +60.2% 54449 softirqs.CPU277.RCU 33462 =C2=B1 15% +57.7% 52778 softirqs.CPU278.RCU 126550 =C2=B1 9% +18.6% 150046 softirqs.CPU278.TIMER 34169 =C2=B1 16% +58.3% 54100 softirqs.CPU279.RCU 40134 =C2=B1 12% +54.1% 61856 softirqs.CPU28.RCU 106399 =C2=B1 7% +36.8% 145511 softirqs.CPU28.TIMER 34216 =C2=B1 15% +54.1% 52717 softirqs.CPU280.RCU 34772 =C2=B1 14% +49.9% 52127 softirqs.CPU281.RCU 34184 =C2=B1 16% +55.3% 53074 softirqs.CPU282.RCU 33411 =C2=B1 17% +57.4% 52591 softirqs.CPU283.RCU 33482 =C2=B1 17% +59.2% 53316 softirqs.CPU284.RCU 124921 =C2=B1 7% +18.4% 147846 softirqs.CPU284.TIMER 34232 =C2=B1 16% +59.9% 54735 softirqs.CPU285.RCU 33099 =C2=B1 16% +61.5% 53454 softirqs.CPU286.RCU 128032 =C2=B1 6% +15.8% 148252 softirqs.CPU286.TIMER 33660 =C2=B1 14% +60.2% 53931 softirqs.CPU287.RCU 39735 =C2=B1 14% +52.4% 60570 softirqs.CPU29.RCU 109107 =C2=B1 10% +31.4% 143385 softirqs.CPU29.TIMER 38978 =C2=B1 17% +58.8% 61916 softirqs.CPU3.RCU 114894 =C2=B1 13% +24.5% 143095 softirqs.CPU3.TIMER 39122 =C2=B1 13% +57.3% 61555 softirqs.CPU30.RCU 112105 =C2=B1 11% +29.4% 145113 softirqs.CPU30.TIMER 40231 =C2=B1 15% +58.2% 63642 softirqs.CPU31.RCU 106758 =C2=B1 9% +28.5% 137237 softirqs.CPU31.TIMER 36607 =C2=B1 12% +49.8% 54850 softirqs.CPU32.RCU 107614 =C2=B1 10% +30.6% 140576 softirqs.CPU32.TIMER 38637 =C2=B1 11% +41.5% 54675 softirqs.CPU33.RCU 111703 =C2=B1 10% +25.3% 139965 softirqs.CPU33.TIMER 37654 =C2=B1 14% +48.0% 55715 softirqs.CPU34.RCU 108130 =C2=B1 10% +29.2% 139690 softirqs.CPU34.TIMER 37742 =C2=B1 14% +48.5% 56044 softirqs.CPU35.RCU 111809 =C2=B1 13% +35.7% 151748 softirqs.CPU35.TIMER 37760 =C2=B1 13% +50.7% 56894 softirqs.CPU36.RCU 104801 =C2=B1 6% +41.3% 148074 softirqs.CPU36.TIMER 38759 =C2=B1 10% +44.3% 55925 softirqs.CPU37.RCU 110484 =C2=B1 10% +31.8% 145580 softirqs.CPU37.TIMER 37881 =C2=B1 13% +52.6% 57806 softirqs.CPU38.RCU 111036 =C2=B1 14% +28.4% 142517 softirqs.CPU38.TIMER 37751 =C2=B1 13% +53.5% 57963 softirqs.CPU39.RCU 109975 =C2=B1 12% +29.8% 142703 softirqs.CPU39.TIMER 40700 =C2=B1 15% +55.2% 63155 softirqs.CPU4.RCU 33795 =C2=B1 15% +53.5% 51887 softirqs.CPU40.RCU 32637 =C2=B1 15% +67.7% 54725 softirqs.CPU41.RCU 33955 =C2=B1 15% +66.4% 56488 softirqs.CPU42.RCU 128703 =C2=B1 11% +31.3% 168987 softirqs.CPU42.TIMER 34606 =C2=B1 14% +54.9% 53594 softirqs.CPU43.RCU 124225 =C2=B1 11% +22.8% 152583 softirqs.CPU43.TIMER 34280 =C2=B1 14% +61.1% 55211 softirqs.CPU44.RCU 33700 =C2=B1 16% +64.4% 55416 softirqs.CPU45.RCU 122489 =C2=B1 7% +23.4% 151156 softirqs.CPU45.TIMER 34421 =C2=B1 14% +60.7% 55327 softirqs.CPU46.RCU 124335 =C2=B1 12% +22.7% 152608 softirqs.CPU46.TIMER 32622 =C2=B1 17% +63.8% 53430 softirqs.CPU47.RCU 34127 =C2=B1 16% +59.8% 54523 softirqs.CPU48.RCU 35165 =C2=B1 16% +58.9% 55872 softirqs.CPU49.RCU 40442 =C2=B1 11% +56.7% 63356 softirqs.CPU5.RCU 109994 =C2=B1 13% +22.7% 135002 softirqs.CPU5.TIMER 34820 =C2=B1 16% +61.1% 56093 softirqs.CPU50.RCU 35464 =C2=B1 15% +59.4% 56524 softirqs.CPU51.RCU 125051 =C2=B1 11% +24.2% 155354 softirqs.CPU51.TIMER 36036 =C2=B1 18% +53.7% 55396 softirqs.CPU52.RCU 35654 =C2=B1 16% +52.6% 54416 softirqs.CPU53.RCU 35691 =C2=B1 11% +52.4% 54411 softirqs.CPU54.RCU 34660 =C2=B1 13% +53.3% 53123 softirqs.CPU55.RCU 126943 =C2=B1 9% +21.1% 153725 softirqs.CPU55.TIMER 34264 =C2=B1 15% +62.4% 55653 softirqs.CPU56.RCU 125229 =C2=B1 7% +20.9% 151461 softirqs.CPU56.TIMER 34576 =C2=B1 16% +62.1% 56057 softirqs.CPU57.RCU 34536 =C2=B1 16% +61.4% 55726 softirqs.CPU58.RCU 129172 =C2=B1 5% +16.5% 150459 softirqs.CPU58.TIMER 35042 =C2=B1 16% +57.1% 55050 softirqs.CPU59.RCU 40606 =C2=B1 12% +60.2% 65069 softirqs.CPU6.RCU 109977 =C2=B1 9% +23.9% 136257 softirqs.CPU6.TIMER 35058 =C2=B1 16% +57.7% 55277 softirqs.CPU60.RCU 34951 =C2=B1 15% +52.2% 53188 softirqs.CPU61.RCU 35594 =C2=B1 14% +54.4% 54950 softirqs.CPU62.RCU 35217 =C2=B1 15% +52.7% 53790 softirqs.CPU63.RCU 33270 =C2=B1 15% +59.3% 52990 softirqs.CPU64.RCU 33326 =C2=B1 16% +55.1% 51696 softirqs.CPU65.RCU 33573 =C2=B1 15% +56.8% 52631 softirqs.CPU66.RCU 33582 =C2=B1 15% +53.8% 51642 softirqs.CPU67.RCU 32917 =C2=B1 15% +59.9% 52644 softirqs.CPU68.RCU 33037 =C2=B1 15% +63.0% 53849 softirqs.CPU69.RCU 39522 =C2=B1 10% +60.3% 63357 softirqs.CPU7.RCU 33226 =C2=B1 16% +59.2% 52908 softirqs.CPU70.RCU 32781 =C2=B1 15% +58.6% 51989 softirqs.CPU71.RCU 33064 =C2=B1 13% +80.6% 59702 softirqs.CPU72.RCU 32784 =C2=B1 14% +56.8% 51422 softirqs.CPU73.RCU 32988 =C2=B1 17% +60.6% 52968 softirqs.CPU74.RCU 32197 =C2=B1 15% +61.3% 51922 softirqs.CPU75.RCU 32210 =C2=B1 15% +55.6% 50127 softirqs.CPU76.RCU 31828 =C2=B1 15% +57.7% 50193 softirqs.CPU77.RCU 33704 =C2=B1 14% +52.1% 51273 softirqs.CPU78.RCU 33146 =C2=B1 17% +53.4% 50850 softirqs.CPU79.RCU 40019 =C2=B1 14% +53.5% 61416 softirqs.CPU8.RCU 122353 =C2=B1 9% +21.5% 148650 softirqs.CPU8.TIMER 32597 =C2=B1 15% +64.3% 53549 softirqs.CPU80.RCU 134840 =C2=B1 5% +15.2% 155292 softirqs.CPU80.TIMER 32221 =C2=B1 15% +64.6% 53052 softirqs.CPU81.RCU 33039 =C2=B1 15% +59.6% 52743 softirqs.CPU82.RCU 32787 =C2=B1 16% +59.1% 52164 softirqs.CPU83.RCU 32695 =C2=B1 15% +58.8% 51926 softirqs.CPU84.RCU 32467 =C2=B1 16% +64.0% 53258 softirqs.CPU85.RCU 136153 =C2=B1 7% +14.7% 156116 softirqs.CPU85.TIMER 32705 =C2=B1 16% +62.3% 53086 softirqs.CPU86.RCU 32601 =C2=B1 16% +62.1% 52854 softirqs.CPU87.RCU 32995 =C2=B1 15% +59.9% 52757 softirqs.CPU88.RCU 32822 =C2=B1 16% +59.3% 52298 softirqs.CPU89.RCU 40364 =C2=B1 14% +52.0% 61352 softirqs.CPU9.RCU 112908 =C2=B1 14% +33.1% 150306 softirqs.CPU9.TIMER 32824 =C2=B1 16% +62.8% 53450 softirqs.CPU90.RCU 32906 =C2=B1 16% +64.4% 54093 softirqs.CPU91.RCU 32596 =C2=B1 15% +61.9% 52772 softirqs.CPU92.RCU 32472 =C2=B1 16% +66.6% 54103 softirqs.CPU93.RCU 32897 =C2=B1 16% +60.2% 52703 softirqs.CPU94.RCU 32672 =C2=B1 16% +62.5% 53086 softirqs.CPU95.RCU 32311 =C2=B1 15% +57.7% 50960 softirqs.CPU96.RCU 32505 =C2=B1 15% +58.6% 51551 softirqs.CPU97.RCU 32357 =C2=B1 13% +64.3% 53148 softirqs.CPU98.RCU 32434 =C2=B1 16% +63.6% 53073 softirqs.CPU99.RCU 9259 =C2=B1127% +353.8% 42022 softirqs.NET_RX 9669747 =C2=B1 15% +59.0% 15377610 softirqs.RCU ***************************************************************************= ************************ lkp-knm01: 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with 80G me= mory =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D compiler/cpufreq_governor/kconfig/mode/nr_task/rootfs/tbox_group/test/testc= ase/ucode: gcc-9/performance/x86_64-rhel-7.6/thread/100%/debian-x86_64-20191114.cgz/= lkp-knm01/context_switch1/will-it-scale/0x11 commit: = b121b341e5 ("bpf: Add PTR_TO_BTF_ID_OR_NULL support") 492e639f0c ("bpf: Add bpf_seq_printf and bpf_seq_write helpers") b121b341e5983bdc 492e639f0c222784e2e0f121966 = ---------------- --------------------------- = fail:runs %reproduction fail:runs | | | = 2:2 -100% :2 dmesg.WARNING:at#for_ip_swapg= s_restore_regs_and_return_to_usermode/0x 2:2 -100% :2 dmesg.WARNING:stack_recursion Disclaimer: Results have been estimated based on internal Intel analysis and are provid= ed for informational purposes only. Any difference in system hardware or softw= are design or configuration may affect actual performance. Thanks, Rong Chen --===============2500316766844431847== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="config-5.7.0-rc2-01182-g492e639f0c222" IwojIEF1dG9tYXRpY2FsbHkgZ2VuZXJhdGVkIGZpbGU7IERPIE5PVCBFRElULgojIExpbnV4L3g4 Nl82NCA1LjcuMC1yYzIgS2VybmVsIENvbmZpZ3VyYXRpb24KIwoKIwojIENvbXBpbGVyOiBnY2Mt NyAoVWJ1bnR1IDcuNS4wLTZ1YnVudHUyKSA3LjUuMAojCkNPTkZJR19DQ19JU19HQ0M9eQpDT05G SUdfR0NDX1ZFUlNJT049NzA1MDAKQ09ORklHX0xEX1ZFUlNJT049MjM0MDAwMDAwCkNPTkZJR19D TEFOR19WRVJTSU9OPTAKQ09ORklHX0NDX0NBTl9MSU5LPXkKQ09ORklHX0NDX0hBU19BU01fR09U Tz15CkNPTkZJR19DQ19IQVNfQVNNX0lOTElORT15CkNPTkZJR19DQ19IQVNfV0FSTl9NQVlCRV9V TklOSVRJQUxJWkVEPXkKQ09ORklHX0lSUV9XT1JLPXkKQ09ORklHX0JVSUxEVElNRV9UQUJMRV9T T1JUPXkKQ09ORklHX1RIUkVBRF9JTkZPX0lOX1RBU0s9eQoKIwojIEdlbmVyYWwgc2V0dXAKIwpD T05GSUdfSU5JVF9FTlZfQVJHX0xJTUlUPTMyCiMgQ09ORklHX0NPTVBJTEVfVEVTVCBpcyBub3Qg c2V0CkNPTkZJR19MT0NBTFZFUlNJT049IiIKQ09ORklHX0xPQ0FMVkVSU0lPTl9BVVRPPXkKQ09O RklHX0JVSUxEX1NBTFQ9IiIKQ09ORklHX0hBVkVfS0VSTkVMX0daSVA9eQpDT05GSUdfSEFWRV9L RVJORUxfQlpJUDI9eQpDT05GSUdfSEFWRV9LRVJORUxfTFpNQT15CkNPTkZJR19IQVZFX0tFUk5F TF9YWj15CkNPTkZJR19IQVZFX0tFUk5FTF9MWk89eQpDT05GSUdfSEFWRV9LRVJORUxfTFo0PXkK Q09ORklHX0tFUk5FTF9HWklQPXkKIyBDT05GSUdfS0VSTkVMX0JaSVAyIGlzIG5vdCBzZXQKIyBD T05GSUdfS0VSTkVMX0xaTUEgaXMgbm90IHNldAojIENPTkZJR19LRVJORUxfWFogaXMgbm90IHNl dAojIENPTkZJR19LRVJORUxfTFpPIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VSTkVMX0xaNCBpcyBu b3Qgc2V0CkNPTkZJR19ERUZBVUxUX0hPU1ROQU1FPSIobm9uZSkiCkNPTkZJR19TV0FQPXkKQ09O RklHX1NZU1ZJUEM9eQpDT05GSUdfU1lTVklQQ19TWVNDVEw9eQpDT05GSUdfUE9TSVhfTVFVRVVF PXkKQ09ORklHX1BPU0lYX01RVUVVRV9TWVNDVEw9eQpDT05GSUdfQ1JPU1NfTUVNT1JZX0FUVEFD SD15CkNPTkZJR19VU0VMSUI9eQpDT05GSUdfQVVESVQ9eQpDT05GSUdfSEFWRV9BUkNIX0FVRElU U1lTQ0FMTD15CkNPTkZJR19BVURJVFNZU0NBTEw9eQoKIwojIElSUSBzdWJzeXN0ZW0KIwpDT05G SUdfR0VORVJJQ19JUlFfUFJPQkU9eQpDT05GSUdfR0VORVJJQ19JUlFfU0hPVz15CkNPTkZJR19H RU5FUklDX0lSUV9FRkZFQ1RJVkVfQUZGX01BU0s9eQpDT05GSUdfR0VORVJJQ19QRU5ESU5HX0lS UT15CkNPTkZJR19HRU5FUklDX0lSUV9NSUdSQVRJT049eQpDT05GSUdfR0VORVJJQ19JUlFfSU5K RUNUSU9OPXkKQ09ORklHX0hBUkRJUlFTX1NXX1JFU0VORD15CkNPTkZJR19JUlFfRE9NQUlOPXkK Q09ORklHX0lSUV9ET01BSU5fSElFUkFSQ0hZPXkKQ09ORklHX0dFTkVSSUNfTVNJX0lSUT15CkNP TkZJR19HRU5FUklDX01TSV9JUlFfRE9NQUlOPXkKQ09ORklHX0lSUV9NU0lfSU9NTVU9eQpDT05G SUdfR0VORVJJQ19JUlFfTUFUUklYX0FMTE9DQVRPUj15CkNPTkZJR19HRU5FUklDX0lSUV9SRVNF UlZBVElPTl9NT0RFPXkKQ09ORklHX0lSUV9GT1JDRURfVEhSRUFESU5HPXkKQ09ORklHX1NQQVJT RV9JUlE9eQojIENPTkZJR19HRU5FUklDX0lSUV9ERUJVR0ZTIGlzIG5vdCBzZXQKIyBlbmQgb2Yg SVJRIHN1YnN5c3RlbQoKQ09ORklHX0NMT0NLU09VUkNFX1dBVENIRE9HPXkKQ09ORklHX0FSQ0hf Q0xPQ0tTT1VSQ0VfSU5JVD15CkNPTkZJR19DTE9DS1NPVVJDRV9WQUxJREFURV9MQVNUX0NZQ0xF PXkKQ09ORklHX0dFTkVSSUNfVElNRV9WU1lTQ0FMTD15CkNPTkZJR19HRU5FUklDX0NMT0NLRVZF TlRTPXkKQ09ORklHX0dFTkVSSUNfQ0xPQ0tFVkVOVFNfQlJPQURDQVNUPXkKQ09ORklHX0dFTkVS SUNfQ0xPQ0tFVkVOVFNfTUlOX0FESlVTVD15CkNPTkZJR19HRU5FUklDX0NNT1NfVVBEQVRFPXkK CiMKIyBUaW1lcnMgc3Vic3lzdGVtCiMKQ09ORklHX1RJQ0tfT05FU0hPVD15CkNPTkZJR19OT19I Wl9DT01NT049eQojIENPTkZJR19IWl9QRVJJT0RJQyBpcyBub3Qgc2V0CiMgQ09ORklHX05PX0ha X0lETEUgaXMgbm90IHNldApDT05GSUdfTk9fSFpfRlVMTD15CkNPTkZJR19DT05URVhUX1RSQUNL SU5HPXkKIyBDT05GSUdfQ09OVEVYVF9UUkFDS0lOR19GT1JDRSBpcyBub3Qgc2V0CkNPTkZJR19O T19IWj15CkNPTkZJR19ISUdIX1JFU19USU1FUlM9eQojIGVuZCBvZiBUaW1lcnMgc3Vic3lzdGVt CgojIENPTkZJR19QUkVFTVBUX05PTkUgaXMgbm90IHNldApDT05GSUdfUFJFRU1QVF9WT0xVTlRB Ulk9eQojIENPTkZJR19QUkVFTVBUIGlzIG5vdCBzZXQKQ09ORklHX1BSRUVNUFRfQ09VTlQ9eQoK IwojIENQVS9UYXNrIHRpbWUgYW5kIHN0YXRzIGFjY291bnRpbmcKIwpDT05GSUdfVklSVF9DUFVf QUNDT1VOVElORz15CkNPTkZJR19WSVJUX0NQVV9BQ0NPVU5USU5HX0dFTj15CiMgQ09ORklHX0lS UV9USU1FX0FDQ09VTlRJTkcgaXMgbm90IHNldApDT05GSUdfSEFWRV9TQ0hFRF9BVkdfSVJRPXkK IyBDT05GSUdfU0NIRURfVEhFUk1BTF9QUkVTU1VSRSBpcyBub3Qgc2V0CkNPTkZJR19CU0RfUFJP Q0VTU19BQ0NUPXkKQ09ORklHX0JTRF9QUk9DRVNTX0FDQ1RfVjM9eQpDT05GSUdfVEFTS1NUQVRT PXkKQ09ORklHX1RBU0tfREVMQVlfQUNDVD15CkNPTkZJR19UQVNLX1hBQ0NUPXkKQ09ORklHX1RB U0tfSU9fQUNDT1VOVElORz15CiMgQ09ORklHX1BTSSBpcyBub3Qgc2V0CiMgZW5kIG9mIENQVS9U YXNrIHRpbWUgYW5kIHN0YXRzIGFjY291bnRpbmcKCkNPTkZJR19DUFVfSVNPTEFUSU9OPXkKCiMK IyBSQ1UgU3Vic3lzdGVtCiMKQ09ORklHX1RSRUVfUkNVPXkKIyBDT05GSUdfUkNVX0VYUEVSVCBp cyBub3Qgc2V0CkNPTkZJR19TUkNVPXkKQ09ORklHX1RSRUVfU1JDVT15CkNPTkZJR19UQVNLU19S Q1U9eQpDT05GSUdfUkNVX1NUQUxMX0NPTU1PTj15CkNPTkZJR19SQ1VfTkVFRF9TRUdDQkxJU1Q9 eQpDT05GSUdfUkNVX05PQ0JfQ1BVPXkKIyBlbmQgb2YgUkNVIFN1YnN5c3RlbQoKQ09ORklHX0JV SUxEX0JJTjJDPXkKQ09ORklHX0lLQ09ORklHPXkKQ09ORklHX0lLQ09ORklHX1BST0M9eQojIENP TkZJR19JS0hFQURFUlMgaXMgbm90IHNldApDT05GSUdfTE9HX0JVRl9TSElGVD0yMApDT05GSUdf TE9HX0NQVV9NQVhfQlVGX1NISUZUPTEyCkNPTkZJR19QUklOVEtfU0FGRV9MT0dfQlVGX1NISUZU PTEzCkNPTkZJR19IQVZFX1VOU1RBQkxFX1NDSEVEX0NMT0NLPXkKCiMKIyBTY2hlZHVsZXIgZmVh dHVyZXMKIwojIENPTkZJR19VQ0xBTVBfVEFTSyBpcyBub3Qgc2V0CiMgZW5kIG9mIFNjaGVkdWxl ciBmZWF0dXJlcwoKQ09ORklHX0FSQ0hfU1VQUE9SVFNfTlVNQV9CQUxBTkNJTkc9eQpDT05GSUdf QVJDSF9XQU5UX0JBVENIRURfVU5NQVBfVExCX0ZMVVNIPXkKQ09ORklHX0NDX0hBU19JTlQxMjg9 eQpDT05GSUdfQVJDSF9TVVBQT1JUU19JTlQxMjg9eQpDT05GSUdfTlVNQV9CQUxBTkNJTkc9eQpD T05GSUdfTlVNQV9CQUxBTkNJTkdfREVGQVVMVF9FTkFCTEVEPXkKQ09ORklHX0NHUk9VUFM9eQpD T05GSUdfUEFHRV9DT1VOVEVSPXkKQ09ORklHX01FTUNHPXkKQ09ORklHX01FTUNHX1NXQVA9eQpD T05GSUdfTUVNQ0dfU1dBUF9FTkFCTEVEPXkKQ09ORklHX01FTUNHX0tNRU09eQpDT05GSUdfQkxL X0NHUk9VUD15CkNPTkZJR19DR1JPVVBfV1JJVEVCQUNLPXkKQ09ORklHX0NHUk9VUF9TQ0hFRD15 CkNPTkZJR19GQUlSX0dST1VQX1NDSEVEPXkKQ09ORklHX0NGU19CQU5EV0lEVEg9eQpDT05GSUdf UlRfR1JPVVBfU0NIRUQ9eQpDT05GSUdfQ0dST1VQX1BJRFM9eQpDT05GSUdfQ0dST1VQX1JETUE9 eQpDT05GSUdfQ0dST1VQX0ZSRUVaRVI9eQpDT05GSUdfQ0dST1VQX0hVR0VUTEI9eQpDT05GSUdf Q1BVU0VUUz15CkNPTkZJR19QUk9DX1BJRF9DUFVTRVQ9eQpDT05GSUdfQ0dST1VQX0RFVklDRT15 CkNPTkZJR19DR1JPVVBfQ1BVQUNDVD15CkNPTkZJR19DR1JPVVBfUEVSRj15CiMgQ09ORklHX0NH Uk9VUF9CUEYgaXMgbm90IHNldAojIENPTkZJR19DR1JPVVBfREVCVUcgaXMgbm90IHNldApDT05G SUdfU09DS19DR1JPVVBfREFUQT15CkNPTkZJR19OQU1FU1BBQ0VTPXkKQ09ORklHX1VUU19OUz15 CkNPTkZJR19USU1FX05TPXkKQ09ORklHX0lQQ19OUz15CkNPTkZJR19VU0VSX05TPXkKQ09ORklH X1BJRF9OUz15CkNPTkZJR19ORVRfTlM9eQpDT05GSUdfQ0hFQ0tQT0lOVF9SRVNUT1JFPXkKQ09O RklHX1NDSEVEX0FVVE9HUk9VUD15CiMgQ09ORklHX1NZU0ZTX0RFUFJFQ0FURUQgaXMgbm90IHNl dApDT05GSUdfUkVMQVk9eQpDT05GSUdfQkxLX0RFVl9JTklUUkQ9eQpDT05GSUdfSU5JVFJBTUZT X1NPVVJDRT0iIgpDT05GSUdfUkRfR1pJUD15CkNPTkZJR19SRF9CWklQMj15CkNPTkZJR19SRF9M Wk1BPXkKQ09ORklHX1JEX1haPXkKQ09ORklHX1JEX0xaTz15CkNPTkZJR19SRF9MWjQ9eQojIENP TkZJR19CT09UX0NPTkZJRyBpcyBub3Qgc2V0CkNPTkZJR19DQ19PUFRJTUlaRV9GT1JfUEVSRk9S TUFOQ0U9eQojIENPTkZJR19DQ19PUFRJTUlaRV9GT1JfU0laRSBpcyBub3Qgc2V0CkNPTkZJR19T WVNDVEw9eQpDT05GSUdfSEFWRV9VSUQxNj15CkNPTkZJR19TWVNDVExfRVhDRVBUSU9OX1RSQUNF PXkKQ09ORklHX0hBVkVfUENTUEtSX1BMQVRGT1JNPXkKQ09ORklHX0JQRj15CiMgQ09ORklHX0VY UEVSVCBpcyBub3Qgc2V0CkNPTkZJR19VSUQxNj15CkNPTkZJR19NVUxUSVVTRVI9eQpDT05GSUdf U0dFVE1BU0tfU1lTQ0FMTD15CkNPTkZJR19TWVNGU19TWVNDQUxMPXkKQ09ORklHX0ZIQU5ETEU9 eQpDT05GSUdfUE9TSVhfVElNRVJTPXkKQ09ORklHX1BSSU5USz15CkNPTkZJR19QUklOVEtfTk1J PXkKQ09ORklHX0JVRz15CkNPTkZJR19FTEZfQ09SRT15CkNPTkZJR19QQ1NQS1JfUExBVEZPUk09 eQpDT05GSUdfQkFTRV9GVUxMPXkKQ09ORklHX0ZVVEVYPXkKQ09ORklHX0ZVVEVYX1BJPXkKQ09O RklHX0VQT0xMPXkKQ09ORklHX1NJR05BTEZEPXkKQ09ORklHX1RJTUVSRkQ9eQpDT05GSUdfRVZF TlRGRD15CkNPTkZJR19TSE1FTT15CkNPTkZJR19BSU89eQpDT05GSUdfSU9fVVJJTkc9eQpDT05G SUdfQURWSVNFX1NZU0NBTExTPXkKQ09ORklHX0hBVkVfQVJDSF9VU0VSRkFVTFRGRF9XUD15CkNP TkZJR19NRU1CQVJSSUVSPXkKQ09ORklHX0tBTExTWU1TPXkKQ09ORklHX0tBTExTWU1TX0FMTD15 CkNPTkZJR19LQUxMU1lNU19BQlNPTFVURV9QRVJDUFU9eQpDT05GSUdfS0FMTFNZTVNfQkFTRV9S RUxBVElWRT15CiMgQ09ORklHX0JQRl9MU00gaXMgbm90IHNldApDT05GSUdfQlBGX1NZU0NBTEw9 eQpDT05GSUdfQVJDSF9XQU5UX0RFRkFVTFRfQlBGX0pJVD15CkNPTkZJR19CUEZfSklUX0FMV0FZ U19PTj15CkNPTkZJR19CUEZfSklUX0RFRkFVTFRfT049eQpDT05GSUdfVVNFUkZBVUxURkQ9eQpD T05GSUdfQVJDSF9IQVNfTUVNQkFSUklFUl9TWU5DX0NPUkU9eQpDT05GSUdfUlNFUT15CiMgQ09O RklHX0VNQkVEREVEIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfUEVSRl9FVkVOVFM9eQoKIwojIEtl cm5lbCBQZXJmb3JtYW5jZSBFdmVudHMgQW5kIENvdW50ZXJzCiMKQ09ORklHX1BFUkZfRVZFTlRT PXkKIyBDT05GSUdfREVCVUdfUEVSRl9VU0VfVk1BTExPQyBpcyBub3Qgc2V0CiMgZW5kIG9mIEtl cm5lbCBQZXJmb3JtYW5jZSBFdmVudHMgQW5kIENvdW50ZXJzCgpDT05GSUdfVk1fRVZFTlRfQ09V TlRFUlM9eQpDT05GSUdfU0xVQl9ERUJVRz15CiMgQ09ORklHX0NPTVBBVF9CUksgaXMgbm90IHNl dAojIENPTkZJR19TTEFCIGlzIG5vdCBzZXQKQ09ORklHX1NMVUI9eQpDT05GSUdfU0xBQl9NRVJH RV9ERUZBVUxUPXkKIyBDT05GSUdfU0xBQl9GUkVFTElTVF9SQU5ET00gaXMgbm90IHNldAojIENP TkZJR19TTEFCX0ZSRUVMSVNUX0hBUkRFTkVEIGlzIG5vdCBzZXQKIyBDT05GSUdfU0hVRkZMRV9Q QUdFX0FMTE9DQVRPUiBpcyBub3Qgc2V0CkNPTkZJR19TTFVCX0NQVV9QQVJUSUFMPXkKQ09ORklH X1NZU1RFTV9EQVRBX1ZFUklGSUNBVElPTj15CkNPTkZJR19QUk9GSUxJTkc9eQpDT05GSUdfVFJB Q0VQT0lOVFM9eQojIGVuZCBvZiBHZW5lcmFsIHNldHVwCgpDT05GSUdfNjRCSVQ9eQpDT05GSUdf WDg2XzY0PXkKQ09ORklHX1g4Nj15CkNPTkZJR19JTlNUUlVDVElPTl9ERUNPREVSPXkKQ09ORklH X09VVFBVVF9GT1JNQVQ9ImVsZjY0LXg4Ni02NCIKQ09ORklHX0xPQ0tERVBfU1VQUE9SVD15CkNP TkZJR19TVEFDS1RSQUNFX1NVUFBPUlQ9eQpDT05GSUdfTU1VPXkKQ09ORklHX0FSQ0hfTU1BUF9S TkRfQklUU19NSU49MjgKQ09ORklHX0FSQ0hfTU1BUF9STkRfQklUU19NQVg9MzIKQ09ORklHX0FS Q0hfTU1BUF9STkRfQ09NUEFUX0JJVFNfTUlOPTgKQ09ORklHX0FSQ0hfTU1BUF9STkRfQ09NUEFU X0JJVFNfTUFYPTE2CkNPTkZJR19HRU5FUklDX0lTQV9ETUE9eQpDT05GSUdfR0VORVJJQ19CVUc9 eQpDT05GSUdfR0VORVJJQ19CVUdfUkVMQVRJVkVfUE9JTlRFUlM9eQpDT05GSUdfQVJDSF9NQVlf SEFWRV9QQ19GREM9eQpDT05GSUdfR0VORVJJQ19DQUxJQlJBVEVfREVMQVk9eQpDT05GSUdfQVJD SF9IQVNfQ1BVX1JFTEFYPXkKQ09ORklHX0FSQ0hfSEFTX0NBQ0hFX0xJTkVfU0laRT15CkNPTkZJ R19BUkNIX0hBU19GSUxURVJfUEdQUk9UPXkKQ09ORklHX0hBVkVfU0VUVVBfUEVSX0NQVV9BUkVB PXkKQ09ORklHX05FRURfUEVSX0NQVV9FTUJFRF9GSVJTVF9DSFVOSz15CkNPTkZJR19ORUVEX1BF Ul9DUFVfUEFHRV9GSVJTVF9DSFVOSz15CkNPTkZJR19BUkNIX0hJQkVSTkFUSU9OX1BPU1NJQkxF PXkKQ09ORklHX0FSQ0hfU1VTUEVORF9QT1NTSUJMRT15CkNPTkZJR19BUkNIX1dBTlRfR0VORVJB TF9IVUdFVExCPXkKQ09ORklHX1pPTkVfRE1BMzI9eQpDT05GSUdfQVVESVRfQVJDSD15CkNPTkZJ R19BUkNIX1NVUFBPUlRTX0RFQlVHX1BBR0VBTExPQz15CkNPTkZJR19IQVZFX0lOVEVMX1RYVD15 CkNPTkZJR19YODZfNjRfU01QPXkKQ09ORklHX0FSQ0hfU1VQUE9SVFNfVVBST0JFUz15CkNPTkZJ R19GSVhfRUFSTFlDT05fTUVNPXkKQ09ORklHX0RZTkFNSUNfUEhZU0lDQUxfTUFTSz15CkNPTkZJ R19QR1RBQkxFX0xFVkVMUz01CkNPTkZJR19DQ19IQVNfU0FORV9TVEFDS1BST1RFQ1RPUj15Cgoj CiMgUHJvY2Vzc29yIHR5cGUgYW5kIGZlYXR1cmVzCiMKQ09ORklHX1pPTkVfRE1BPXkKQ09ORklH X1NNUD15CkNPTkZJR19YODZfRkVBVFVSRV9OQU1FUz15CkNPTkZJR19YODZfWDJBUElDPXkKQ09O RklHX1g4Nl9NUFBBUlNFPXkKIyBDT05GSUdfR09MREZJU0ggaXMgbm90IHNldApDT05GSUdfUkVU UE9MSU5FPXkKQ09ORklHX1g4Nl9DUFVfUkVTQ1RSTD15CkNPTkZJR19YODZfRVhURU5ERURfUExB VEZPUk09eQojIENPTkZJR19YODZfTlVNQUNISVAgaXMgbm90IHNldAojIENPTkZJR19YODZfVlNN UCBpcyBub3Qgc2V0CkNPTkZJR19YODZfVVY9eQojIENPTkZJR19YODZfR09MREZJU0ggaXMgbm90 IHNldAojIENPTkZJR19YODZfSU5URUxfTUlEIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9JTlRFTF9M UFNTPXkKQ09ORklHX1g4Nl9BTURfUExBVEZPUk1fREVWSUNFPXkKQ09ORklHX0lPU0ZfTUJJPXkK IyBDT05GSUdfSU9TRl9NQklfREVCVUcgaXMgbm90IHNldApDT05GSUdfWDg2X1NVUFBPUlRTX01F TU9SWV9GQUlMVVJFPXkKIyBDT05GSUdfU0NIRURfT01JVF9GUkFNRV9QT0lOVEVSIGlzIG5vdCBz ZXQKQ09ORklHX0hZUEVSVklTT1JfR1VFU1Q9eQpDT05GSUdfUEFSQVZJUlQ9eQpDT05GSUdfUEFS QVZJUlRfWFhMPXkKIyBDT05GSUdfUEFSQVZJUlRfREVCVUcgaXMgbm90IHNldApDT05GSUdfUEFS QVZJUlRfU1BJTkxPQ0tTPXkKQ09ORklHX1g4Nl9IVl9DQUxMQkFDS19WRUNUT1I9eQpDT05GSUdf WEVOPXkKQ09ORklHX1hFTl9QVj15CkNPTkZJR19YRU5fUFZfU01QPXkKIyBDT05GSUdfWEVOX0RP TTAgaXMgbm90IHNldApDT05GSUdfWEVOX1BWSFZNPXkKQ09ORklHX1hFTl9QVkhWTV9TTVA9eQpD T05GSUdfWEVOXzUxMkdCPXkKQ09ORklHX1hFTl9TQVZFX1JFU1RPUkU9eQojIENPTkZJR19YRU5f REVCVUdfRlMgaXMgbm90IHNldAojIENPTkZJR19YRU5fUFZIIGlzIG5vdCBzZXQKQ09ORklHX0tW TV9HVUVTVD15CkNPTkZJR19BUkNIX0NQVUlETEVfSEFMVFBPTEw9eQojIENPTkZJR19QVkggaXMg bm90IHNldAojIENPTkZJR19LVk1fREVCVUdfRlMgaXMgbm90IHNldApDT05GSUdfUEFSQVZJUlRf VElNRV9BQ0NPVU5USU5HPXkKQ09ORklHX1BBUkFWSVJUX0NMT0NLPXkKIyBDT05GSUdfSkFJTEhP VVNFX0dVRVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfQUNSTl9HVUVTVCBpcyBub3Qgc2V0CiMgQ09O RklHX01LOCBpcyBub3Qgc2V0CiMgQ09ORklHX01QU0MgaXMgbm90IHNldAojIENPTkZJR19NQ09S RTIgaXMgbm90IHNldAojIENPTkZJR19NQVRPTSBpcyBub3Qgc2V0CkNPTkZJR19HRU5FUklDX0NQ VT15CkNPTkZJR19YODZfSU5URVJOT0RFX0NBQ0hFX1NISUZUPTYKQ09ORklHX1g4Nl9MMV9DQUNI RV9TSElGVD02CkNPTkZJR19YODZfVFNDPXkKQ09ORklHX1g4Nl9DTVBYQ0hHNjQ9eQpDT05GSUdf WDg2X0NNT1Y9eQpDT05GSUdfWDg2X01JTklNVU1fQ1BVX0ZBTUlMWT02NApDT05GSUdfWDg2X0RF QlVHQ1RMTVNSPXkKQ09ORklHX0lBMzJfRkVBVF9DVEw9eQpDT05GSUdfWDg2X1ZNWF9GRUFUVVJF X05BTUVTPXkKQ09ORklHX0NQVV9TVVBfSU5URUw9eQpDT05GSUdfQ1BVX1NVUF9BTUQ9eQpDT05G SUdfQ1BVX1NVUF9IWUdPTj15CkNPTkZJR19DUFVfU1VQX0NFTlRBVVI9eQpDT05GSUdfQ1BVX1NV UF9aSEFPWElOPXkKQ09ORklHX0hQRVRfVElNRVI9eQpDT05GSUdfSFBFVF9FTVVMQVRFX1JUQz15 CkNPTkZJR19ETUk9eQpDT05GSUdfR0FSVF9JT01NVT15CkNPTkZJR19NQVhTTVA9eQpDT05GSUdf TlJfQ1BVU19SQU5HRV9CRUdJTj04MTkyCkNPTkZJR19OUl9DUFVTX1JBTkdFX0VORD04MTkyCkNP TkZJR19OUl9DUFVTX0RFRkFVTFQ9ODE5MgpDT05GSUdfTlJfQ1BVUz04MTkyCkNPTkZJR19TQ0hF RF9TTVQ9eQpDT05GSUdfU0NIRURfTUM9eQpDT05GSUdfU0NIRURfTUNfUFJJTz15CkNPTkZJR19Y ODZfTE9DQUxfQVBJQz15CkNPTkZJR19YODZfSU9fQVBJQz15CkNPTkZJR19YODZfUkVST1VURV9G T1JfQlJPS0VOX0JPT1RfSVJRUz15CkNPTkZJR19YODZfTUNFPXkKQ09ORklHX1g4Nl9NQ0VMT0df TEVHQUNZPXkKQ09ORklHX1g4Nl9NQ0VfSU5URUw9eQpDT05GSUdfWDg2X01DRV9BTUQ9eQpDT05G SUdfWDg2X01DRV9USFJFU0hPTEQ9eQpDT05GSUdfWDg2X01DRV9JTkpFQ1Q9bQpDT05GSUdfWDg2 X1RIRVJNQUxfVkVDVE9SPXkKCiMKIyBQZXJmb3JtYW5jZSBtb25pdG9yaW5nCiMKQ09ORklHX1BF UkZfRVZFTlRTX0lOVEVMX1VOQ09SRT15CkNPTkZJR19QRVJGX0VWRU5UU19JTlRFTF9SQVBMPXkK Q09ORklHX1BFUkZfRVZFTlRTX0lOVEVMX0NTVEFURT15CiMgQ09ORklHX1BFUkZfRVZFTlRTX0FN RF9QT1dFUiBpcyBub3Qgc2V0CiMgZW5kIG9mIFBlcmZvcm1hbmNlIG1vbml0b3JpbmcKCkNPTkZJ R19YODZfMTZCSVQ9eQpDT05GSUdfWDg2X0VTUEZJWDY0PXkKQ09ORklHX1g4Nl9WU1lTQ0FMTF9F TVVMQVRJT049eQpDT05GSUdfWDg2X0lPUExfSU9QRVJNPXkKQ09ORklHX0k4Sz1tCkNPTkZJR19N SUNST0NPREU9eQpDT05GSUdfTUlDUk9DT0RFX0lOVEVMPXkKQ09ORklHX01JQ1JPQ09ERV9BTUQ9 eQpDT05GSUdfTUlDUk9DT0RFX09MRF9JTlRFUkZBQ0U9eQpDT05GSUdfWDg2X01TUj15CkNPTkZJ R19YODZfQ1BVSUQ9eQpDT05GSUdfWDg2XzVMRVZFTD15CkNPTkZJR19YODZfRElSRUNUX0dCUEFH RVM9eQojIENPTkZJR19YODZfQ1BBX1NUQVRJU1RJQ1MgaXMgbm90IHNldApDT05GSUdfQU1EX01F TV9FTkNSWVBUPXkKIyBDT05GSUdfQU1EX01FTV9FTkNSWVBUX0FDVElWRV9CWV9ERUZBVUxUIGlz IG5vdCBzZXQKQ09ORklHX05VTUE9eQpDT05GSUdfQU1EX05VTUE9eQpDT05GSUdfWDg2XzY0X0FD UElfTlVNQT15CkNPTkZJR19OT0RFU19TUEFOX09USEVSX05PREVTPXkKQ09ORklHX05VTUFfRU1V PXkKQ09ORklHX05PREVTX1NISUZUPTEwCkNPTkZJR19BUkNIX1NQQVJTRU1FTV9FTkFCTEU9eQpD T05GSUdfQVJDSF9TUEFSU0VNRU1fREVGQVVMVD15CkNPTkZJR19BUkNIX1NFTEVDVF9NRU1PUllf TU9ERUw9eQpDT05GSUdfQVJDSF9NRU1PUllfUFJPQkU9eQpDT05GSUdfQVJDSF9QUk9DX0tDT1JF X1RFWFQ9eQpDT05GSUdfSUxMRUdBTF9QT0lOVEVSX1ZBTFVFPTB4ZGVhZDAwMDAwMDAwMDAwMApD T05GSUdfWDg2X1BNRU1fTEVHQUNZX0RFVklDRT15CkNPTkZJR19YODZfUE1FTV9MRUdBQ1k9bQpD T05GSUdfWDg2X0NIRUNLX0JJT1NfQ09SUlVQVElPTj15CiMgQ09ORklHX1g4Nl9CT09UUEFSQU1f TUVNT1JZX0NPUlJVUFRJT05fQ0hFQ0sgaXMgbm90IHNldApDT05GSUdfWDg2X1JFU0VSVkVfTE9X PTY0CkNPTkZJR19NVFJSPXkKQ09ORklHX01UUlJfU0FOSVRJWkVSPXkKQ09ORklHX01UUlJfU0FO SVRJWkVSX0VOQUJMRV9ERUZBVUxUPTEKQ09ORklHX01UUlJfU0FOSVRJWkVSX1NQQVJFX1JFR19O Ul9ERUZBVUxUPTEKQ09ORklHX1g4Nl9QQVQ9eQpDT05GSUdfQVJDSF9VU0VTX1BHX1VOQ0FDSEVE PXkKQ09ORklHX0FSQ0hfUkFORE9NPXkKQ09ORklHX1g4Nl9TTUFQPXkKQ09ORklHX1g4Nl9VTUlQ PXkKQ09ORklHX1g4Nl9JTlRFTF9NRU1PUllfUFJPVEVDVElPTl9LRVlTPXkKQ09ORklHX1g4Nl9J TlRFTF9UU1hfTU9ERV9PRkY9eQojIENPTkZJR19YODZfSU5URUxfVFNYX01PREVfT04gaXMgbm90 IHNldAojIENPTkZJR19YODZfSU5URUxfVFNYX01PREVfQVVUTyBpcyBub3Qgc2V0CkNPTkZJR19F Rkk9eQpDT05GSUdfRUZJX1NUVUI9eQpDT05GSUdfRUZJX01JWEVEPXkKQ09ORklHX1NFQ0NPTVA9 eQojIENPTkZJR19IWl8xMDAgaXMgbm90IHNldAojIENPTkZJR19IWl8yNTAgaXMgbm90IHNldAoj IENPTkZJR19IWl8zMDAgaXMgbm90IHNldApDT05GSUdfSFpfMTAwMD15CkNPTkZJR19IWj0xMDAw CkNPTkZJR19TQ0hFRF9IUlRJQ0s9eQpDT05GSUdfS0VYRUM9eQpDT05GSUdfS0VYRUNfRklMRT15 CkNPTkZJR19BUkNIX0hBU19LRVhFQ19QVVJHQVRPUlk9eQojIENPTkZJR19LRVhFQ19TSUcgaXMg bm90IHNldApDT05GSUdfQ1JBU0hfRFVNUD15CkNPTkZJR19LRVhFQ19KVU1QPXkKQ09ORklHX1BI WVNJQ0FMX1NUQVJUPTB4MTAwMDAwMApDT05GSUdfUkVMT0NBVEFCTEU9eQpDT05GSUdfUkFORE9N SVpFX0JBU0U9eQpDT05GSUdfWDg2X05FRURfUkVMT0NTPXkKQ09ORklHX1BIWVNJQ0FMX0FMSUdO PTB4MjAwMDAwCkNPTkZJR19EWU5BTUlDX01FTU9SWV9MQVlPVVQ9eQpDT05GSUdfUkFORE9NSVpF X01FTU9SWT15CkNPTkZJR19SQU5ET01JWkVfTUVNT1JZX1BIWVNJQ0FMX1BBRERJTkc9MHhhCkNP TkZJR19IT1RQTFVHX0NQVT15CkNPTkZJR19CT09UUEFSQU1fSE9UUExVR19DUFUwPXkKIyBDT05G SUdfREVCVUdfSE9UUExVR19DUFUwIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NUEFUX1ZEU08gaXMg bm90IHNldApDT05GSUdfTEVHQUNZX1ZTWVNDQUxMX0VNVUxBVEU9eQojIENPTkZJR19MRUdBQ1lf VlNZU0NBTExfWE9OTFkgaXMgbm90IHNldAojIENPTkZJR19MRUdBQ1lfVlNZU0NBTExfTk9ORSBp cyBub3Qgc2V0CiMgQ09ORklHX0NNRExJTkVfQk9PTCBpcyBub3Qgc2V0CkNPTkZJR19NT0RJRllf TERUX1NZU0NBTEw9eQpDT05GSUdfSEFWRV9MSVZFUEFUQ0g9eQpDT05GSUdfTElWRVBBVENIPXkK IyBlbmQgb2YgUHJvY2Vzc29yIHR5cGUgYW5kIGZlYXR1cmVzCgpDT05GSUdfQVJDSF9IQVNfQURE X1BBR0VTPXkKQ09ORklHX0FSQ0hfRU5BQkxFX01FTU9SWV9IT1RQTFVHPXkKQ09ORklHX0FSQ0hf RU5BQkxFX01FTU9SWV9IT1RSRU1PVkU9eQpDT05GSUdfVVNFX1BFUkNQVV9OVU1BX05PREVfSUQ9 eQpDT05GSUdfQVJDSF9FTkFCTEVfU1BMSVRfUE1EX1BUTE9DSz15CkNPTkZJR19BUkNIX0VOQUJM RV9IVUdFUEFHRV9NSUdSQVRJT049eQpDT05GSUdfQVJDSF9FTkFCTEVfVEhQX01JR1JBVElPTj15 CgojCiMgUG93ZXIgbWFuYWdlbWVudCBhbmQgQUNQSSBvcHRpb25zCiMKQ09ORklHX0FSQ0hfSElC RVJOQVRJT05fSEVBREVSPXkKQ09ORklHX1NVU1BFTkQ9eQpDT05GSUdfU1VTUEVORF9GUkVFWkVS PXkKQ09ORklHX0hJQkVSTkFURV9DQUxMQkFDS1M9eQpDT05GSUdfSElCRVJOQVRJT049eQpDT05G SUdfUE1fU1REX1BBUlRJVElPTj0iIgpDT05GSUdfUE1fU0xFRVA9eQpDT05GSUdfUE1fU0xFRVBf U01QPXkKIyBDT05GSUdfUE1fQVVUT1NMRUVQIGlzIG5vdCBzZXQKIyBDT05GSUdfUE1fV0FLRUxP Q0tTIGlzIG5vdCBzZXQKQ09ORklHX1BNPXkKQ09ORklHX1BNX0RFQlVHPXkKQ09ORklHX1BNX0FE VkFOQ0VEX0RFQlVHPXkKIyBDT05GSUdfUE1fVEVTVF9TVVNQRU5EIGlzIG5vdCBzZXQKQ09ORklH X1BNX1NMRUVQX0RFQlVHPXkKQ09ORklHX1BNX1RSQUNFPXkKQ09ORklHX1BNX1RSQUNFX1JUQz15 CkNPTkZJR19QTV9DTEs9eQojIENPTkZJR19XUV9QT1dFUl9FRkZJQ0lFTlRfREVGQVVMVCBpcyBu b3Qgc2V0CiMgQ09ORklHX0VORVJHWV9NT0RFTCBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX1NVUFBP UlRTX0FDUEk9eQpDT05GSUdfQUNQST15CkNPTkZJR19BQ1BJX0xFR0FDWV9UQUJMRVNfTE9PS1VQ PXkKQ09ORklHX0FSQ0hfTUlHSFRfSEFWRV9BQ1BJX1BEQz15CkNPTkZJR19BQ1BJX1NZU1RFTV9Q T1dFUl9TVEFURVNfU1VQUE9SVD15CiMgQ09ORklHX0FDUElfREVCVUdHRVIgaXMgbm90IHNldApD T05GSUdfQUNQSV9TUENSX1RBQkxFPXkKQ09ORklHX0FDUElfTFBJVD15CkNPTkZJR19BQ1BJX1NM RUVQPXkKIyBDT05GSUdfQUNQSV9QUk9DRlNfUE9XRVIgaXMgbm90IHNldApDT05GSUdfQUNQSV9S RVZfT1ZFUlJJREVfUE9TU0lCTEU9eQpDT05GSUdfQUNQSV9FQ19ERUJVR0ZTPW0KQ09ORklHX0FD UElfQUM9eQpDT05GSUdfQUNQSV9CQVRURVJZPXkKQ09ORklHX0FDUElfQlVUVE9OPXkKQ09ORklH X0FDUElfVklERU89bQpDT05GSUdfQUNQSV9GQU49eQojIENPTkZJR19BQ1BJX1RBRCBpcyBub3Qg c2V0CkNPTkZJR19BQ1BJX0RPQ0s9eQpDT05GSUdfQUNQSV9DUFVfRlJFUV9QU1M9eQpDT05GSUdf QUNQSV9QUk9DRVNTT1JfQ1NUQVRFPXkKQ09ORklHX0FDUElfUFJPQ0VTU09SX0lETEU9eQpDT05G SUdfQUNQSV9DUFBDX0xJQj15CkNPTkZJR19BQ1BJX1BST0NFU1NPUj15CkNPTkZJR19BQ1BJX0lQ TUk9bQpDT05GSUdfQUNQSV9IT1RQTFVHX0NQVT15CkNPTkZJR19BQ1BJX1BST0NFU1NPUl9BR0dS RUdBVE9SPW0KQ09ORklHX0FDUElfVEhFUk1BTD15CkNPTkZJR19BUkNIX0hBU19BQ1BJX1RBQkxF X1VQR1JBREU9eQpDT05GSUdfQUNQSV9UQUJMRV9VUEdSQURFPXkKIyBDT05GSUdfQUNQSV9ERUJV RyBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJX1BDSV9TTE9UPXkKQ09ORklHX0FDUElfQ09OVEFJTkVS PXkKQ09ORklHX0FDUElfSE9UUExVR19NRU1PUlk9eQpDT05GSUdfQUNQSV9IT1RQTFVHX0lPQVBJ Qz15CkNPTkZJR19BQ1BJX1NCUz1tCkNPTkZJR19BQ1BJX0hFRD15CkNPTkZJR19BQ1BJX0NVU1RP TV9NRVRIT0Q9bQpDT05GSUdfQUNQSV9CR1JUPXkKQ09ORklHX0FDUElfTkZJVD1tCiMgQ09ORklH X05GSVRfU0VDVVJJVFlfREVCVUcgaXMgbm90IHNldApDT05GSUdfQUNQSV9OVU1BPXkKIyBDT05G SUdfQUNQSV9ITUFUIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfQUNQSV9BUEVJPXkKQ09ORklHX0hB VkVfQUNQSV9BUEVJX05NST15CkNPTkZJR19BQ1BJX0FQRUk9eQpDT05GSUdfQUNQSV9BUEVJX0dI RVM9eQpDT05GSUdfQUNQSV9BUEVJX1BDSUVBRVI9eQpDT05GSUdfQUNQSV9BUEVJX01FTU9SWV9G QUlMVVJFPXkKQ09ORklHX0FDUElfQVBFSV9FSU5KPW0KQ09ORklHX0FDUElfQVBFSV9FUlNUX0RF QlVHPXkKIyBDT05GSUdfRFBURl9QT1dFUiBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJX1dBVENIRE9H PXkKQ09ORklHX0FDUElfRVhUTE9HPW0KQ09ORklHX0FDUElfQURYTD15CiMgQ09ORklHX1BNSUNf T1BSRUdJT04gaXMgbm90IHNldAojIENPTkZJR19BQ1BJX0NPTkZJR0ZTIGlzIG5vdCBzZXQKQ09O RklHX1g4Nl9QTV9USU1FUj15CkNPTkZJR19TRkk9eQoKIwojIENQVSBGcmVxdWVuY3kgc2NhbGlu ZwojCkNPTkZJR19DUFVfRlJFUT15CkNPTkZJR19DUFVfRlJFUV9HT1ZfQVRUUl9TRVQ9eQpDT05G SUdfQ1BVX0ZSRVFfR09WX0NPTU1PTj15CiMgQ09ORklHX0NQVV9GUkVRX1NUQVQgaXMgbm90IHNl dAojIENPTkZJR19DUFVfRlJFUV9ERUZBVUxUX0dPVl9QRVJGT1JNQU5DRSBpcyBub3Qgc2V0CiMg Q09ORklHX0NQVV9GUkVRX0RFRkFVTFRfR09WX1BPV0VSU0FWRSBpcyBub3Qgc2V0CiMgQ09ORklH X0NQVV9GUkVRX0RFRkFVTFRfR09WX1VTRVJTUEFDRSBpcyBub3Qgc2V0CkNPTkZJR19DUFVfRlJF UV9ERUZBVUxUX0dPVl9PTkRFTUFORD15CiMgQ09ORklHX0NQVV9GUkVRX0RFRkFVTFRfR09WX0NP TlNFUlZBVElWRSBpcyBub3Qgc2V0CiMgQ09ORklHX0NQVV9GUkVRX0RFRkFVTFRfR09WX1NDSEVE VVRJTCBpcyBub3Qgc2V0CkNPTkZJR19DUFVfRlJFUV9HT1ZfUEVSRk9STUFOQ0U9eQpDT05GSUdf Q1BVX0ZSRVFfR09WX1BPV0VSU0FWRT15CkNPTkZJR19DUFVfRlJFUV9HT1ZfVVNFUlNQQUNFPXkK Q09ORklHX0NQVV9GUkVRX0dPVl9PTkRFTUFORD15CkNPTkZJR19DUFVfRlJFUV9HT1ZfQ09OU0VS VkFUSVZFPXkKQ09ORklHX0NQVV9GUkVRX0dPVl9TQ0hFRFVUSUw9eQoKIwojIENQVSBmcmVxdWVu Y3kgc2NhbGluZyBkcml2ZXJzCiMKQ09ORklHX1g4Nl9JTlRFTF9QU1RBVEU9eQpDT05GSUdfWDg2 X1BDQ19DUFVGUkVRPW0KQ09ORklHX1g4Nl9BQ1BJX0NQVUZSRVE9bQpDT05GSUdfWDg2X0FDUElf Q1BVRlJFUV9DUEI9eQpDT05GSUdfWDg2X1BPV0VSTk9XX0s4PW0KQ09ORklHX1g4Nl9BTURfRlJF UV9TRU5TSVRJVklUWT1tCiMgQ09ORklHX1g4Nl9TUEVFRFNURVBfQ0VOVFJJTk8gaXMgbm90IHNl dApDT05GSUdfWDg2X1A0X0NMT0NLTU9EPW0KCiMKIyBzaGFyZWQgb3B0aW9ucwojCkNPTkZJR19Y ODZfU1BFRURTVEVQX0xJQj1tCiMgZW5kIG9mIENQVSBGcmVxdWVuY3kgc2NhbGluZwoKIwojIENQ VSBJZGxlCiMKQ09ORklHX0NQVV9JRExFPXkKIyBDT05GSUdfQ1BVX0lETEVfR09WX0xBRERFUiBp cyBub3Qgc2V0CkNPTkZJR19DUFVfSURMRV9HT1ZfTUVOVT15CiMgQ09ORklHX0NQVV9JRExFX0dP Vl9URU8gaXMgbm90IHNldAojIENPTkZJR19DUFVfSURMRV9HT1ZfSEFMVFBPTEwgaXMgbm90IHNl dApDT05GSUdfSEFMVFBPTExfQ1BVSURMRT15CiMgZW5kIG9mIENQVSBJZGxlCgpDT05GSUdfSU5U RUxfSURMRT15CiMgZW5kIG9mIFBvd2VyIG1hbmFnZW1lbnQgYW5kIEFDUEkgb3B0aW9ucwoKIwoj IEJ1cyBvcHRpb25zIChQQ0kgZXRjLikKIwpDT05GSUdfUENJX0RJUkVDVD15CkNPTkZJR19QQ0lf TU1DT05GSUc9eQpDT05GSUdfUENJX1hFTj15CkNPTkZJR19NTUNPTkZfRkFNMTBIPXkKQ09ORklH X0lTQV9ETUFfQVBJPXkKQ09ORklHX0FNRF9OQj15CiMgQ09ORklHX1g4Nl9TWVNGQiBpcyBub3Qg c2V0CiMgZW5kIG9mIEJ1cyBvcHRpb25zIChQQ0kgZXRjLikKCiMKIyBCaW5hcnkgRW11bGF0aW9u cwojCkNPTkZJR19JQTMyX0VNVUxBVElPTj15CiMgQ09ORklHX1g4Nl9YMzIgaXMgbm90IHNldApD T05GSUdfQ09NUEFUXzMyPXkKQ09ORklHX0NPTVBBVD15CkNPTkZJR19DT01QQVRfRk9SX1U2NF9B TElHTk1FTlQ9eQpDT05GSUdfU1lTVklQQ19DT01QQVQ9eQojIGVuZCBvZiBCaW5hcnkgRW11bGF0 aW9ucwoKIwojIEZpcm13YXJlIERyaXZlcnMKIwpDT05GSUdfRUREPW0KIyBDT05GSUdfRUREX09G RiBpcyBub3Qgc2V0CkNPTkZJR19GSVJNV0FSRV9NRU1NQVA9eQpDT05GSUdfRE1JSUQ9eQpDT05G SUdfRE1JX1NZU0ZTPXkKQ09ORklHX0RNSV9TQ0FOX01BQ0hJTkVfTk9OX0VGSV9GQUxMQkFDSz15 CkNPTkZJR19JU0NTSV9JQkZUX0ZJTkQ9eQpDT05GSUdfSVNDU0lfSUJGVD1tCkNPTkZJR19GV19D RkdfU1lTRlM9eQojIENPTkZJR19GV19DRkdfU1lTRlNfQ01ETElORSBpcyBub3Qgc2V0CiMgQ09O RklHX0dPT0dMRV9GSVJNV0FSRSBpcyBub3Qgc2V0CgojCiMgRUZJIChFeHRlbnNpYmxlIEZpcm13 YXJlIEludGVyZmFjZSkgU3VwcG9ydAojCkNPTkZJR19FRklfVkFSUz15CkNPTkZJR19FRklfRVNS VD15CkNPTkZJR19FRklfVkFSU19QU1RPUkU9eQpDT05GSUdfRUZJX1ZBUlNfUFNUT1JFX0RFRkFV TFRfRElTQUJMRT15CkNPTkZJR19FRklfUlVOVElNRV9NQVA9eQojIENPTkZJR19FRklfRkFLRV9N RU1NQVAgaXMgbm90IHNldApDT05GSUdfRUZJX1JVTlRJTUVfV1JBUFBFUlM9eQojIENPTkZJR19F RklfQk9PVExPQURFUl9DT05UUk9MIGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJX0NBUFNVTEVfTE9B REVSIGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJX1RFU1QgaXMgbm90IHNldApDT05GSUdfQVBQTEVf UFJPUEVSVElFUz15CiMgQ09ORklHX1JFU0VUX0FUVEFDS19NSVRJR0FUSU9OIGlzIG5vdCBzZXQK IyBDT05GSUdfRUZJX1JDSTJfVEFCTEUgaXMgbm90IHNldAojIENPTkZJR19FRklfRElTQUJMRV9Q Q0lfRE1BIGlzIG5vdCBzZXQKIyBlbmQgb2YgRUZJIChFeHRlbnNpYmxlIEZpcm13YXJlIEludGVy ZmFjZSkgU3VwcG9ydAoKQ09ORklHX1VFRklfQ1BFUj15CkNPTkZJR19VRUZJX0NQRVJfWDg2PXkK Q09ORklHX0VGSV9ERVZfUEFUSF9QQVJTRVI9eQpDT05GSUdfRUZJX0VBUkxZQ09OPXkKCiMKIyBU ZWdyYSBmaXJtd2FyZSBkcml2ZXIKIwojIGVuZCBvZiBUZWdyYSBmaXJtd2FyZSBkcml2ZXIKIyBl bmQgb2YgRmlybXdhcmUgRHJpdmVycwoKQ09ORklHX0hBVkVfS1ZNPXkKQ09ORklHX0hBVkVfS1ZN X0lSUUNISVA9eQpDT05GSUdfSEFWRV9LVk1fSVJRRkQ9eQpDT05GSUdfSEFWRV9LVk1fSVJRX1JP VVRJTkc9eQpDT05GSUdfSEFWRV9LVk1fRVZFTlRGRD15CkNPTkZJR19LVk1fTU1JTz15CkNPTkZJ R19LVk1fQVNZTkNfUEY9eQpDT05GSUdfSEFWRV9LVk1fTVNJPXkKQ09ORklHX0hBVkVfS1ZNX0NQ VV9SRUxBWF9JTlRFUkNFUFQ9eQpDT05GSUdfS1ZNX1ZGSU89eQpDT05GSUdfS1ZNX0dFTkVSSUNf RElSVFlMT0dfUkVBRF9QUk9URUNUPXkKQ09ORklHX0tWTV9DT01QQVQ9eQpDT05GSUdfSEFWRV9L Vk1fSVJRX0JZUEFTUz15CkNPTkZJR19IQVZFX0tWTV9OT19QT0xMPXkKQ09ORklHX1ZJUlRVQUxJ WkFUSU9OPXkKQ09ORklHX0tWTT1tCkNPTkZJR19LVk1fSU5URUw9bQpDT05GSUdfS1ZNX0FNRD1t CkNPTkZJR19LVk1fQU1EX1NFVj15CkNPTkZJR19LVk1fTU1VX0FVRElUPXkKQ09ORklHX0FTX0FW WDUxMj15CkNPTkZJR19BU19TSEExX05JPXkKQ09ORklHX0FTX1NIQTI1Nl9OST15CgojCiMgR2Vu ZXJhbCBhcmNoaXRlY3R1cmUtZGVwZW5kZW50IG9wdGlvbnMKIwpDT05GSUdfQ1JBU0hfQ09SRT15 CkNPTkZJR19LRVhFQ19DT1JFPXkKQ09ORklHX0hPVFBMVUdfU01UPXkKQ09ORklHX09QUk9GSUxF PW0KQ09ORklHX09QUk9GSUxFX0VWRU5UX01VTFRJUExFWD15CkNPTkZJR19IQVZFX09QUk9GSUxF PXkKQ09ORklHX09QUk9GSUxFX05NSV9USU1FUj15CkNPTkZJR19LUFJPQkVTPXkKQ09ORklHX0pV TVBfTEFCRUw9eQojIENPTkZJR19TVEFUSUNfS0VZU19TRUxGVEVTVCBpcyBub3Qgc2V0CkNPTkZJ R19PUFRQUk9CRVM9eQpDT05GSUdfS1BST0JFU19PTl9GVFJBQ0U9eQpDT05GSUdfVVBST0JFUz15 CkNPTkZJR19IQVZFX0VGRklDSUVOVF9VTkFMSUdORURfQUNDRVNTPXkKQ09ORklHX0FSQ0hfVVNF X0JVSUxUSU5fQlNXQVA9eQpDT05GSUdfS1JFVFBST0JFUz15CkNPTkZJR19VU0VSX1JFVFVSTl9O T1RJRklFUj15CkNPTkZJR19IQVZFX0lPUkVNQVBfUFJPVD15CkNPTkZJR19IQVZFX0tQUk9CRVM9 eQpDT05GSUdfSEFWRV9LUkVUUFJPQkVTPXkKQ09ORklHX0hBVkVfT1BUUFJPQkVTPXkKQ09ORklH X0hBVkVfS1BST0JFU19PTl9GVFJBQ0U9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9FUlJPUl9JTkpF Q1RJT049eQpDT05GSUdfSEFWRV9OTUk9eQpDT05GSUdfSEFWRV9BUkNIX1RSQUNFSE9PSz15CkNP TkZJR19IQVZFX0RNQV9DT05USUdVT1VTPXkKQ09ORklHX0dFTkVSSUNfU01QX0lETEVfVEhSRUFE PXkKQ09ORklHX0FSQ0hfSEFTX0ZPUlRJRllfU09VUkNFPXkKQ09ORklHX0FSQ0hfSEFTX1NFVF9N RU1PUlk9eQpDT05GSUdfQVJDSF9IQVNfU0VUX0RJUkVDVF9NQVA9eQpDT05GSUdfSEFWRV9BUkNI X1RIUkVBRF9TVFJVQ1RfV0hJVEVMSVNUPXkKQ09ORklHX0FSQ0hfV0FOVFNfRFlOQU1JQ19UQVNL X1NUUlVDVD15CkNPTkZJR19IQVZFX0FTTV9NT0RWRVJTSU9OUz15CkNPTkZJR19IQVZFX1JFR1Nf QU5EX1NUQUNLX0FDQ0VTU19BUEk9eQpDT05GSUdfSEFWRV9SU0VRPXkKQ09ORklHX0hBVkVfRlVO Q1RJT05fQVJHX0FDQ0VTU19BUEk9eQpDT05GSUdfSEFWRV9DTEs9eQpDT05GSUdfSEFWRV9IV19C UkVBS1BPSU5UPXkKQ09ORklHX0hBVkVfTUlYRURfQlJFQUtQT0lOVFNfUkVHUz15CkNPTkZJR19I QVZFX1VTRVJfUkVUVVJOX05PVElGSUVSPXkKQ09ORklHX0hBVkVfUEVSRl9FVkVOVFNfTk1JPXkK Q09ORklHX0hBVkVfSEFSRExPQ0tVUF9ERVRFQ1RPUl9QRVJGPXkKQ09ORklHX0hBVkVfUEVSRl9S RUdTPXkKQ09ORklHX0hBVkVfUEVSRl9VU0VSX1NUQUNLX0RVTVA9eQpDT05GSUdfSEFWRV9BUkNI X0pVTVBfTEFCRUw9eQpDT05GSUdfSEFWRV9BUkNIX0pVTVBfTEFCRUxfUkVMQVRJVkU9eQpDT05G SUdfTU1VX0dBVEhFUl9UQUJMRV9GUkVFPXkKQ09ORklHX01NVV9HQVRIRVJfUkNVX1RBQkxFX0ZS RUU9eQpDT05GSUdfQVJDSF9IQVZFX05NSV9TQUZFX0NNUFhDSEc9eQpDT05GSUdfSEFWRV9BTElH TkVEX1NUUlVDVF9QQUdFPXkKQ09ORklHX0hBVkVfQ01QWENIR19MT0NBTD15CkNPTkZJR19IQVZF X0NNUFhDSEdfRE9VQkxFPXkKQ09ORklHX0FSQ0hfV0FOVF9DT01QQVRfSVBDX1BBUlNFX1ZFUlNJ T049eQpDT05GSUdfQVJDSF9XQU5UX09MRF9DT01QQVRfSVBDPXkKQ09ORklHX0hBVkVfQVJDSF9T RUNDT01QX0ZJTFRFUj15CkNPTkZJR19TRUNDT01QX0ZJTFRFUj15CkNPTkZJR19IQVZFX0FSQ0hf U1RBQ0tMRUFLPXkKQ09ORklHX0hBVkVfU1RBQ0tQUk9URUNUT1I9eQpDT05GSUdfQ0NfSEFTX1NU QUNLUFJPVEVDVE9SX05PTkU9eQpDT05GSUdfU1RBQ0tQUk9URUNUT1I9eQpDT05GSUdfU1RBQ0tQ Uk9URUNUT1JfU1RST05HPXkKQ09ORklHX0hBVkVfQVJDSF9XSVRISU5fU1RBQ0tfRlJBTUVTPXkK Q09ORklHX0hBVkVfQ09OVEVYVF9UUkFDS0lORz15CkNPTkZJR19IQVZFX1ZJUlRfQ1BVX0FDQ09V TlRJTkdfR0VOPXkKQ09ORklHX0hBVkVfSVJRX1RJTUVfQUNDT1VOVElORz15CkNPTkZJR19IQVZF X01PVkVfUE1EPXkKQ09ORklHX0hBVkVfQVJDSF9UUkFOU1BBUkVOVF9IVUdFUEFHRT15CkNPTkZJ R19IQVZFX0FSQ0hfVFJBTlNQQVJFTlRfSFVHRVBBR0VfUFVEPXkKQ09ORklHX0hBVkVfQVJDSF9I VUdFX1ZNQVA9eQpDT05GSUdfQVJDSF9XQU5UX0hVR0VfUE1EX1NIQVJFPXkKQ09ORklHX0hBVkVf QVJDSF9TT0ZUX0RJUlRZPXkKQ09ORklHX0hBVkVfTU9EX0FSQ0hfU1BFQ0lGSUM9eQpDT05GSUdf TU9EVUxFU19VU0VfRUxGX1JFTEE9eQpDT05GSUdfSEFWRV9JUlFfRVhJVF9PTl9JUlFfU1RBQ0s9 eQpDT05GSUdfQVJDSF9IQVNfRUxGX1JBTkRPTUlaRT15CkNPTkZJR19IQVZFX0FSQ0hfTU1BUF9S TkRfQklUUz15CkNPTkZJR19IQVZFX0VYSVRfVEhSRUFEPXkKQ09ORklHX0FSQ0hfTU1BUF9STkRf QklUUz0yOApDT05GSUdfSEFWRV9BUkNIX01NQVBfUk5EX0NPTVBBVF9CSVRTPXkKQ09ORklHX0FS Q0hfTU1BUF9STkRfQ09NUEFUX0JJVFM9OApDT05GSUdfSEFWRV9BUkNIX0NPTVBBVF9NTUFQX0JB U0VTPXkKQ09ORklHX0hBVkVfQ09QWV9USFJFQURfVExTPXkKQ09ORklHX0hBVkVfU1RBQ0tfVkFM SURBVElPTj15CkNPTkZJR19IQVZFX1JFTElBQkxFX1NUQUNLVFJBQ0U9eQpDT05GSUdfT0xEX1NJ R1NVU1BFTkQzPXkKQ09ORklHX0NPTVBBVF9PTERfU0lHQUNUSU9OPXkKQ09ORklHX0NPTVBBVF8z MkJJVF9USU1FPXkKQ09ORklHX0hBVkVfQVJDSF9WTUFQX1NUQUNLPXkKQ09ORklHX1ZNQVBfU1RB Q0s9eQpDT05GSUdfQVJDSF9IQVNfU1RSSUNUX0tFUk5FTF9SV1g9eQpDT05GSUdfU1RSSUNUX0tF Uk5FTF9SV1g9eQpDT05GSUdfQVJDSF9IQVNfU1RSSUNUX01PRFVMRV9SV1g9eQpDT05GSUdfU1RS SUNUX01PRFVMRV9SV1g9eQpDT05GSUdfSEFWRV9BUkNIX1BSRUwzMl9SRUxPQ0FUSU9OUz15CkNP TkZJR19BUkNIX1VTRV9NRU1SRU1BUF9QUk9UPXkKIyBDT05GSUdfTE9DS19FVkVOVF9DT1VOVFMg aXMgbm90IHNldApDT05GSUdfQVJDSF9IQVNfTUVNX0VOQ1JZUFQ9eQoKIwojIEdDT1YtYmFzZWQg a2VybmVsIHByb2ZpbGluZwojCiMgQ09ORklHX0dDT1ZfS0VSTkVMIGlzIG5vdCBzZXQKQ09ORklH X0FSQ0hfSEFTX0dDT1ZfUFJPRklMRV9BTEw9eQojIGVuZCBvZiBHQ09WLWJhc2VkIGtlcm5lbCBw cm9maWxpbmcKCkNPTkZJR19IQVZFX0dDQ19QTFVHSU5TPXkKIyBlbmQgb2YgR2VuZXJhbCBhcmNo aXRlY3R1cmUtZGVwZW5kZW50IG9wdGlvbnMKCkNPTkZJR19SVF9NVVRFWEVTPXkKQ09ORklHX0JB U0VfU01BTEw9MApDT05GSUdfTU9EVUxFX1NJR19GT1JNQVQ9eQpDT05GSUdfTU9EVUxFUz15CkNP TkZJR19NT0RVTEVfRk9SQ0VfTE9BRD15CkNPTkZJR19NT0RVTEVfVU5MT0FEPXkKIyBDT05GSUdf TU9EVUxFX0ZPUkNFX1VOTE9BRCBpcyBub3Qgc2V0CiMgQ09ORklHX01PRFZFUlNJT05TIGlzIG5v dCBzZXQKIyBDT05GSUdfTU9EVUxFX1NSQ1ZFUlNJT05fQUxMIGlzIG5vdCBzZXQKQ09ORklHX01P RFVMRV9TSUc9eQojIENPTkZJR19NT0RVTEVfU0lHX0ZPUkNFIGlzIG5vdCBzZXQKQ09ORklHX01P RFVMRV9TSUdfQUxMPXkKIyBDT05GSUdfTU9EVUxFX1NJR19TSEExIGlzIG5vdCBzZXQKIyBDT05G SUdfTU9EVUxFX1NJR19TSEEyMjQgaXMgbm90IHNldApDT05GSUdfTU9EVUxFX1NJR19TSEEyNTY9 eQojIENPTkZJR19NT0RVTEVfU0lHX1NIQTM4NCBpcyBub3Qgc2V0CiMgQ09ORklHX01PRFVMRV9T SUdfU0hBNTEyIGlzIG5vdCBzZXQKQ09ORklHX01PRFVMRV9TSUdfSEFTSD0ic2hhMjU2IgojIENP TkZJR19NT0RVTEVfQ09NUFJFU1MgaXMgbm90IHNldAojIENPTkZJR19NT0RVTEVfQUxMT1dfTUlT U0lOR19OQU1FU1BBQ0VfSU1QT1JUUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VOVVNFRF9TWU1CT0xT IGlzIG5vdCBzZXQKIyBDT05GSUdfVFJJTV9VTlVTRURfS1NZTVMgaXMgbm90IHNldApDT05GSUdf TU9EVUxFU19UUkVFX0xPT0tVUD15CkNPTkZJR19CTE9DSz15CkNPTkZJR19CTEtfU0NTSV9SRVFV RVNUPXkKQ09ORklHX0JMS19DR1JPVVBfUldTVEFUPXkKQ09ORklHX0JMS19ERVZfQlNHPXkKQ09O RklHX0JMS19ERVZfQlNHTElCPXkKQ09ORklHX0JMS19ERVZfSU5URUdSSVRZPXkKQ09ORklHX0JM S19ERVZfSU5URUdSSVRZX1QxMD1tCkNPTkZJR19CTEtfREVWX1pPTkVEPXkKQ09ORklHX0JMS19E RVZfVEhST1RUTElORz15CiMgQ09ORklHX0JMS19ERVZfVEhST1RUTElOR19MT1cgaXMgbm90IHNl dAojIENPTkZJR19CTEtfQ01ETElORV9QQVJTRVIgaXMgbm90IHNldAojIENPTkZJR19CTEtfV0JU IGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0NHUk9VUF9JT0xBVEVOQ1kgaXMgbm90IHNldAojIENP TkZJR19CTEtfQ0dST1VQX0lPQ09TVCBpcyBub3Qgc2V0CkNPTkZJR19CTEtfREVCVUdfRlM9eQpD T05GSUdfQkxLX0RFQlVHX0ZTX1pPTkVEPXkKIyBDT05GSUdfQkxLX1NFRF9PUEFMIGlzIG5vdCBz ZXQKCiMKIyBQYXJ0aXRpb24gVHlwZXMKIwpDT05GSUdfUEFSVElUSU9OX0FEVkFOQ0VEPXkKIyBD T05GSUdfQUNPUk5fUEFSVElUSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfQUlYX1BBUlRJVElPTiBp cyBub3Qgc2V0CkNPTkZJR19PU0ZfUEFSVElUSU9OPXkKQ09ORklHX0FNSUdBX1BBUlRJVElPTj15 CiMgQ09ORklHX0FUQVJJX1BBUlRJVElPTiBpcyBub3Qgc2V0CkNPTkZJR19NQUNfUEFSVElUSU9O PXkKQ09ORklHX01TRE9TX1BBUlRJVElPTj15CkNPTkZJR19CU0RfRElTS0xBQkVMPXkKQ09ORklH X01JTklYX1NVQlBBUlRJVElPTj15CkNPTkZJR19TT0xBUklTX1g4Nl9QQVJUSVRJT049eQpDT05G SUdfVU5JWFdBUkVfRElTS0xBQkVMPXkKIyBDT05GSUdfTERNX1BBUlRJVElPTiBpcyBub3Qgc2V0 CkNPTkZJR19TR0lfUEFSVElUSU9OPXkKIyBDT05GSUdfVUxUUklYX1BBUlRJVElPTiBpcyBub3Qg c2V0CkNPTkZJR19TVU5fUEFSVElUSU9OPXkKQ09ORklHX0tBUk1BX1BBUlRJVElPTj15CkNPTkZJ R19FRklfUEFSVElUSU9OPXkKIyBDT05GSUdfU1lTVjY4X1BBUlRJVElPTiBpcyBub3Qgc2V0CiMg Q09ORklHX0NNRExJTkVfUEFSVElUSU9OIGlzIG5vdCBzZXQKIyBlbmQgb2YgUGFydGl0aW9uIFR5 cGVzCgpDT05GSUdfQkxPQ0tfQ09NUEFUPXkKQ09ORklHX0JMS19NUV9QQ0k9eQpDT05GSUdfQkxL X01RX1ZJUlRJTz15CkNPTkZJR19CTEtfTVFfUkRNQT15CkNPTkZJR19CTEtfUE09eQoKIwojIElP IFNjaGVkdWxlcnMKIwpDT05GSUdfTVFfSU9TQ0hFRF9ERUFETElORT15CkNPTkZJR19NUV9JT1ND SEVEX0tZQkVSPXkKIyBDT05GSUdfSU9TQ0hFRF9CRlEgaXMgbm90IHNldAojIGVuZCBvZiBJTyBT Y2hlZHVsZXJzCgpDT05GSUdfUFJFRU1QVF9OT1RJRklFUlM9eQpDT05GSUdfUEFEQVRBPXkKQ09O RklHX0FTTjE9eQpDT05GSUdfSU5MSU5FX1NQSU5fVU5MT0NLX0lSUT15CkNPTkZJR19JTkxJTkVf UkVBRF9VTkxPQ0s9eQpDT05GSUdfSU5MSU5FX1JFQURfVU5MT0NLX0lSUT15CkNPTkZJR19JTkxJ TkVfV1JJVEVfVU5MT0NLPXkKQ09ORklHX0lOTElORV9XUklURV9VTkxPQ0tfSVJRPXkKQ09ORklH X0FSQ0hfU1VQUE9SVFNfQVRPTUlDX1JNVz15CkNPTkZJR19NVVRFWF9TUElOX09OX09XTkVSPXkK Q09ORklHX1JXU0VNX1NQSU5fT05fT1dORVI9eQpDT05GSUdfTE9DS19TUElOX09OX09XTkVSPXkK Q09ORklHX0FSQ0hfVVNFX1FVRVVFRF9TUElOTE9DS1M9eQpDT05GSUdfUVVFVUVEX1NQSU5MT0NL Uz15CkNPTkZJR19BUkNIX1VTRV9RVUVVRURfUldMT0NLUz15CkNPTkZJR19RVUVVRURfUldMT0NL Uz15CkNPTkZJR19BUkNIX0hBU19TWU5DX0NPUkVfQkVGT1JFX1VTRVJNT0RFPXkKQ09ORklHX0FS Q0hfSEFTX1NZU0NBTExfV1JBUFBFUj15CkNPTkZJR19GUkVFWkVSPXkKCiMKIyBFeGVjdXRhYmxl IGZpbGUgZm9ybWF0cwojCkNPTkZJR19CSU5GTVRfRUxGPXkKQ09ORklHX0NPTVBBVF9CSU5GTVRf RUxGPXkKQ09ORklHX0VMRkNPUkU9eQpDT05GSUdfQ09SRV9EVU1QX0RFRkFVTFRfRUxGX0hFQURF UlM9eQpDT05GSUdfQklORk1UX1NDUklQVD15CkNPTkZJR19CSU5GTVRfTUlTQz1tCkNPTkZJR19D T1JFRFVNUD15CiMgZW5kIG9mIEV4ZWN1dGFibGUgZmlsZSBmb3JtYXRzCgojCiMgTWVtb3J5IE1h bmFnZW1lbnQgb3B0aW9ucwojCkNPTkZJR19TRUxFQ1RfTUVNT1JZX01PREVMPXkKQ09ORklHX1NQ QVJTRU1FTV9NQU5VQUw9eQpDT05GSUdfU1BBUlNFTUVNPXkKQ09ORklHX05FRURfTVVMVElQTEVf Tk9ERVM9eQpDT05GSUdfSEFWRV9NRU1PUllfUFJFU0VOVD15CkNPTkZJR19TUEFSU0VNRU1fRVhU UkVNRT15CkNPTkZJR19TUEFSU0VNRU1fVk1FTU1BUF9FTkFCTEU9eQpDT05GSUdfU1BBUlNFTUVN X1ZNRU1NQVA9eQpDT05GSUdfSEFWRV9NRU1CTE9DS19OT0RFX01BUD15CkNPTkZJR19IQVZFX0ZB U1RfR1VQPXkKQ09ORklHX05VTUFfS0VFUF9NRU1JTkZPPXkKQ09ORklHX01FTU9SWV9JU09MQVRJ T049eQpDT05GSUdfSEFWRV9CT09UTUVNX0lORk9fTk9ERT15CkNPTkZJR19NRU1PUllfSE9UUExV Rz15CkNPTkZJR19NRU1PUllfSE9UUExVR19TUEFSU0U9eQojIENPTkZJR19NRU1PUllfSE9UUExV R19ERUZBVUxUX09OTElORSBpcyBub3Qgc2V0CkNPTkZJR19NRU1PUllfSE9UUkVNT1ZFPXkKQ09O RklHX1NQTElUX1BUTE9DS19DUFVTPTQKQ09ORklHX01FTU9SWV9CQUxMT09OPXkKQ09ORklHX0JB TExPT05fQ09NUEFDVElPTj15CkNPTkZJR19DT01QQUNUSU9OPXkKQ09ORklHX1BBR0VfUkVQT1JU SU5HPXkKQ09ORklHX01JR1JBVElPTj15CkNPTkZJR19DT05USUdfQUxMT0M9eQpDT05GSUdfUEhZ U19BRERSX1RfNjRCSVQ9eQpDT05GSUdfQk9VTkNFPXkKQ09ORklHX1ZJUlRfVE9fQlVTPXkKQ09O RklHX01NVV9OT1RJRklFUj15CkNPTkZJR19LU009eQpDT05GSUdfREVGQVVMVF9NTUFQX01JTl9B RERSPTQwOTYKQ09ORklHX0FSQ0hfU1VQUE9SVFNfTUVNT1JZX0ZBSUxVUkU9eQpDT05GSUdfTUVN T1JZX0ZBSUxVUkU9eQpDT05GSUdfSFdQT0lTT05fSU5KRUNUPW0KQ09ORklHX1RSQU5TUEFSRU5U X0hVR0VQQUdFPXkKQ09ORklHX1RSQU5TUEFSRU5UX0hVR0VQQUdFX0FMV0FZUz15CiMgQ09ORklH X1RSQU5TUEFSRU5UX0hVR0VQQUdFX01BRFZJU0UgaXMgbm90IHNldApDT05GSUdfQVJDSF9XQU5U U19USFBfU1dBUD15CkNPTkZJR19USFBfU1dBUD15CkNPTkZJR19DTEVBTkNBQ0hFPXkKQ09ORklH X0ZST05UU1dBUD15CkNPTkZJR19DTUE9eQojIENPTkZJR19DTUFfREVCVUcgaXMgbm90IHNldAoj IENPTkZJR19DTUFfREVCVUdGUyBpcyBub3Qgc2V0CkNPTkZJR19DTUFfQVJFQVM9NwpDT05GSUdf TUVNX1NPRlRfRElSVFk9eQpDT05GSUdfWlNXQVA9eQojIENPTkZJR19aU1dBUF9DT01QUkVTU09S X0RFRkFVTFRfREVGTEFURSBpcyBub3Qgc2V0CkNPTkZJR19aU1dBUF9DT01QUkVTU09SX0RFRkFV TFRfTFpPPXkKIyBDT05GSUdfWlNXQVBfQ09NUFJFU1NPUl9ERUZBVUxUXzg0MiBpcyBub3Qgc2V0 CiMgQ09ORklHX1pTV0FQX0NPTVBSRVNTT1JfREVGQVVMVF9MWjQgaXMgbm90IHNldAojIENPTkZJ R19aU1dBUF9DT01QUkVTU09SX0RFRkFVTFRfTFo0SEMgaXMgbm90IHNldAojIENPTkZJR19aU1dB UF9DT01QUkVTU09SX0RFRkFVTFRfWlNURCBpcyBub3Qgc2V0CkNPTkZJR19aU1dBUF9DT01QUkVT U09SX0RFRkFVTFQ9Imx6byIKQ09ORklHX1pTV0FQX1pQT09MX0RFRkFVTFRfWkJVRD15CiMgQ09O RklHX1pTV0FQX1pQT09MX0RFRkFVTFRfWjNGT0xEIGlzIG5vdCBzZXQKIyBDT05GSUdfWlNXQVBf WlBPT0xfREVGQVVMVF9aU01BTExPQyBpcyBub3Qgc2V0CkNPTkZJR19aU1dBUF9aUE9PTF9ERUZB VUxUPSJ6YnVkIgojIENPTkZJR19aU1dBUF9ERUZBVUxUX09OIGlzIG5vdCBzZXQKQ09ORklHX1pQ T09MPXkKQ09ORklHX1pCVUQ9eQojIENPTkZJR19aM0ZPTEQgaXMgbm90IHNldApDT05GSUdfWlNN QUxMT0M9eQojIENPTkZJR19QR1RBQkxFX01BUFBJTkcgaXMgbm90IHNldAojIENPTkZJR19aU01B TExPQ19TVEFUIGlzIG5vdCBzZXQKQ09ORklHX0dFTkVSSUNfRUFSTFlfSU9SRU1BUD15CkNPTkZJ R19ERUZFUlJFRF9TVFJVQ1RfUEFHRV9JTklUPXkKQ09ORklHX0lETEVfUEFHRV9UUkFDS0lORz15 CkNPTkZJR19BUkNIX0hBU19QVEVfREVWTUFQPXkKQ09ORklHX1pPTkVfREVWSUNFPXkKQ09ORklH X0RFVl9QQUdFTUFQX09QUz15CiMgQ09ORklHX0RFVklDRV9QUklWQVRFIGlzIG5vdCBzZXQKQ09O RklHX0ZSQU1FX1ZFQ1RPUj15CkNPTkZJR19BUkNIX1VTRVNfSElHSF9WTUFfRkxBR1M9eQpDT05G SUdfQVJDSF9IQVNfUEtFWVM9eQojIENPTkZJR19QRVJDUFVfU1RBVFMgaXMgbm90IHNldAojIENP TkZJR19HVVBfQkVOQ0hNQVJLIGlzIG5vdCBzZXQKIyBDT05GSUdfUkVBRF9PTkxZX1RIUF9GT1Jf RlMgaXMgbm90IHNldApDT05GSUdfQVJDSF9IQVNfUFRFX1NQRUNJQUw9eQpDT05GSUdfTUFQUElO R19ESVJUWV9IRUxQRVJTPXkKIyBlbmQgb2YgTWVtb3J5IE1hbmFnZW1lbnQgb3B0aW9ucwoKQ09O RklHX05FVD15CkNPTkZJR19DT01QQVRfTkVUTElOS19NRVNTQUdFUz15CkNPTkZJR19ORVRfSU5H UkVTUz15CkNPTkZJR19ORVRfRUdSRVNTPXkKQ09ORklHX05FVF9SRURJUkVDVD15CkNPTkZJR19T S0JfRVhURU5TSU9OUz15CgojCiMgTmV0d29ya2luZyBvcHRpb25zCiMKQ09ORklHX1BBQ0tFVD15 CkNPTkZJR19QQUNLRVRfRElBRz1tCkNPTkZJR19VTklYPXkKQ09ORklHX1VOSVhfU0NNPXkKQ09O RklHX1VOSVhfRElBRz1tCiMgQ09ORklHX1RMUyBpcyBub3Qgc2V0CkNPTkZJR19YRlJNPXkKQ09O RklHX1hGUk1fQUxHTz15CkNPTkZJR19YRlJNX1VTRVI9eQojIENPTkZJR19YRlJNX0lOVEVSRkFD RSBpcyBub3Qgc2V0CkNPTkZJR19YRlJNX1NVQl9QT0xJQ1k9eQpDT05GSUdfWEZSTV9NSUdSQVRF PXkKQ09ORklHX1hGUk1fU1RBVElTVElDUz15CkNPTkZJR19YRlJNX0lQQ09NUD1tCkNPTkZJR19O RVRfS0VZPW0KQ09ORklHX05FVF9LRVlfTUlHUkFURT15CiMgQ09ORklHX1NNQyBpcyBub3Qgc2V0 CiMgQ09ORklHX1hEUF9TT0NLRVRTIGlzIG5vdCBzZXQKQ09ORklHX0lORVQ9eQpDT05GSUdfSVBf TVVMVElDQVNUPXkKQ09ORklHX0lQX0FEVkFOQ0VEX1JPVVRFUj15CkNPTkZJR19JUF9GSUJfVFJJ RV9TVEFUUz15CkNPTkZJR19JUF9NVUxUSVBMRV9UQUJMRVM9eQpDT05GSUdfSVBfUk9VVEVfTVVM VElQQVRIPXkKQ09ORklHX0lQX1JPVVRFX1ZFUkJPU0U9eQpDT05GSUdfSVBfUk9VVEVfQ0xBU1NJ RD15CkNPTkZJR19JUF9QTlA9eQpDT05GSUdfSVBfUE5QX0RIQ1A9eQojIENPTkZJR19JUF9QTlBf Qk9PVFAgaXMgbm90IHNldAojIENPTkZJR19JUF9QTlBfUkFSUCBpcyBub3Qgc2V0CkNPTkZJR19O RVRfSVBJUD1tCkNPTkZJR19ORVRfSVBHUkVfREVNVVg9bQpDT05GSUdfTkVUX0lQX1RVTk5FTD1t CkNPTkZJR19ORVRfSVBHUkU9bQpDT05GSUdfTkVUX0lQR1JFX0JST0FEQ0FTVD15CkNPTkZJR19J UF9NUk9VVEVfQ09NTU9OPXkKQ09ORklHX0lQX01ST1VURT15CkNPTkZJR19JUF9NUk9VVEVfTVVM VElQTEVfVEFCTEVTPXkKQ09ORklHX0lQX1BJTVNNX1YxPXkKQ09ORklHX0lQX1BJTVNNX1YyPXkK Q09ORklHX1NZTl9DT09LSUVTPXkKQ09ORklHX05FVF9JUFZUST1tCkNPTkZJR19ORVRfVURQX1RV Tk5FTD1tCiMgQ09ORklHX05FVF9GT1UgaXMgbm90IHNldAojIENPTkZJR19ORVRfRk9VX0lQX1RV Tk5FTFMgaXMgbm90IHNldApDT05GSUdfSU5FVF9BSD1tCkNPTkZJR19JTkVUX0VTUD1tCiMgQ09O RklHX0lORVRfRVNQX09GRkxPQUQgaXMgbm90IHNldAojIENPTkZJR19JTkVUX0VTUElOVENQIGlz IG5vdCBzZXQKQ09ORklHX0lORVRfSVBDT01QPW0KQ09ORklHX0lORVRfWEZSTV9UVU5ORUw9bQpD T05GSUdfSU5FVF9UVU5ORUw9bQpDT05GSUdfSU5FVF9ESUFHPW0KQ09ORklHX0lORVRfVENQX0RJ QUc9bQpDT05GSUdfSU5FVF9VRFBfRElBRz1tCiMgQ09ORklHX0lORVRfUkFXX0RJQUcgaXMgbm90 IHNldAojIENPTkZJR19JTkVUX0RJQUdfREVTVFJPWSBpcyBub3Qgc2V0CkNPTkZJR19UQ1BfQ09O R19BRFZBTkNFRD15CkNPTkZJR19UQ1BfQ09OR19CSUM9bQpDT05GSUdfVENQX0NPTkdfQ1VCSUM9 eQpDT05GSUdfVENQX0NPTkdfV0VTVFdPT0Q9bQpDT05GSUdfVENQX0NPTkdfSFRDUD1tCkNPTkZJ R19UQ1BfQ09OR19IU1RDUD1tCkNPTkZJR19UQ1BfQ09OR19IWUJMQT1tCkNPTkZJR19UQ1BfQ09O R19WRUdBUz1tCiMgQ09ORklHX1RDUF9DT05HX05WIGlzIG5vdCBzZXQKQ09ORklHX1RDUF9DT05H X1NDQUxBQkxFPW0KQ09ORklHX1RDUF9DT05HX0xQPW0KQ09ORklHX1RDUF9DT05HX1ZFTk89bQpD T05GSUdfVENQX0NPTkdfWUVBSD1tCkNPTkZJR19UQ1BfQ09OR19JTExJTk9JUz1tCkNPTkZJR19U Q1BfQ09OR19EQ1RDUD1tCiMgQ09ORklHX1RDUF9DT05HX0NERyBpcyBub3Qgc2V0CiMgQ09ORklH X1RDUF9DT05HX0JCUiBpcyBub3Qgc2V0CkNPTkZJR19ERUZBVUxUX0NVQklDPXkKIyBDT05GSUdf REVGQVVMVF9SRU5PIGlzIG5vdCBzZXQKQ09ORklHX0RFRkFVTFRfVENQX0NPTkc9ImN1YmljIgpD T05GSUdfVENQX01ENVNJRz15CkNPTkZJR19JUFY2PXkKQ09ORklHX0lQVjZfUk9VVEVSX1BSRUY9 eQpDT05GSUdfSVBWNl9ST1VURV9JTkZPPXkKQ09ORklHX0lQVjZfT1BUSU1JU1RJQ19EQUQ9eQpD T05GSUdfSU5FVDZfQUg9bQpDT05GSUdfSU5FVDZfRVNQPW0KIyBDT05GSUdfSU5FVDZfRVNQX09G RkxPQUQgaXMgbm90IHNldApDT05GSUdfSU5FVDZfSVBDT01QPW0KQ09ORklHX0lQVjZfTUlQNj1t CiMgQ09ORklHX0lQVjZfSUxBIGlzIG5vdCBzZXQKQ09ORklHX0lORVQ2X1hGUk1fVFVOTkVMPW0K Q09ORklHX0lORVQ2X1RVTk5FTD1tCkNPTkZJR19JUFY2X1ZUST1tCkNPTkZJR19JUFY2X1NJVD1t CkNPTkZJR19JUFY2X1NJVF82UkQ9eQpDT05GSUdfSVBWNl9ORElTQ19OT0RFVFlQRT15CkNPTkZJ R19JUFY2X1RVTk5FTD1tCkNPTkZJR19JUFY2X0dSRT1tCkNPTkZJR19JUFY2X01VTFRJUExFX1RB QkxFUz15CiMgQ09ORklHX0lQVjZfU1VCVFJFRVMgaXMgbm90IHNldApDT05GSUdfSVBWNl9NUk9V VEU9eQpDT05GSUdfSVBWNl9NUk9VVEVfTVVMVElQTEVfVEFCTEVTPXkKQ09ORklHX0lQVjZfUElN U01fVjI9eQojIENPTkZJR19JUFY2X1NFRzZfTFdUVU5ORUwgaXMgbm90IHNldAojIENPTkZJR19J UFY2X1NFRzZfSE1BQyBpcyBub3Qgc2V0CiMgQ09ORklHX0lQVjZfUlBMX0xXVFVOTkVMIGlzIG5v dCBzZXQKQ09ORklHX05FVExBQkVMPXkKIyBDT05GSUdfTVBUQ1AgaXMgbm90IHNldApDT05GSUdf TkVUV09SS19TRUNNQVJLPXkKQ09ORklHX05FVF9QVFBfQ0xBU1NJRlk9eQpDT05GSUdfTkVUV09S S19QSFlfVElNRVNUQU1QSU5HPXkKQ09ORklHX05FVEZJTFRFUj15CkNPTkZJR19ORVRGSUxURVJf QURWQU5DRUQ9eQpDT05GSUdfQlJJREdFX05FVEZJTFRFUj1tCgojCiMgQ29yZSBOZXRmaWx0ZXIg Q29uZmlndXJhdGlvbgojCkNPTkZJR19ORVRGSUxURVJfSU5HUkVTUz15CkNPTkZJR19ORVRGSUxU RVJfTkVUTElOSz1tCkNPTkZJR19ORVRGSUxURVJfRkFNSUxZX0JSSURHRT15CkNPTkZJR19ORVRG SUxURVJfRkFNSUxZX0FSUD15CkNPTkZJR19ORVRGSUxURVJfTkVUTElOS19BQ0NUPW0KQ09ORklH X05FVEZJTFRFUl9ORVRMSU5LX1FVRVVFPW0KQ09ORklHX05FVEZJTFRFUl9ORVRMSU5LX0xPRz1t CkNPTkZJR19ORVRGSUxURVJfTkVUTElOS19PU0Y9bQpDT05GSUdfTkZfQ09OTlRSQUNLPW0KQ09O RklHX05GX0xPR19DT01NT049bQojIENPTkZJR19ORl9MT0dfTkVUREVWIGlzIG5vdCBzZXQKQ09O RklHX05FVEZJTFRFUl9DT05OQ09VTlQ9bQpDT05GSUdfTkZfQ09OTlRSQUNLX01BUks9eQpDT05G SUdfTkZfQ09OTlRSQUNLX1NFQ01BUks9eQpDT05GSUdfTkZfQ09OTlRSQUNLX1pPTkVTPXkKQ09O RklHX05GX0NPTk5UUkFDS19QUk9DRlM9eQpDT05GSUdfTkZfQ09OTlRSQUNLX0VWRU5UUz15CkNP TkZJR19ORl9DT05OVFJBQ0tfVElNRU9VVD15CkNPTkZJR19ORl9DT05OVFJBQ0tfVElNRVNUQU1Q PXkKQ09ORklHX05GX0NPTk5UUkFDS19MQUJFTFM9eQpDT05GSUdfTkZfQ1RfUFJPVE9fRENDUD15 CkNPTkZJR19ORl9DVF9QUk9UT19HUkU9eQpDT05GSUdfTkZfQ1RfUFJPVE9fU0NUUD15CkNPTkZJ R19ORl9DVF9QUk9UT19VRFBMSVRFPXkKQ09ORklHX05GX0NPTk5UUkFDS19BTUFOREE9bQpDT05G SUdfTkZfQ09OTlRSQUNLX0ZUUD1tCkNPTkZJR19ORl9DT05OVFJBQ0tfSDMyMz1tCkNPTkZJR19O Rl9DT05OVFJBQ0tfSVJDPW0KQ09ORklHX05GX0NPTk5UUkFDS19CUk9BRENBU1Q9bQpDT05GSUdf TkZfQ09OTlRSQUNLX05FVEJJT1NfTlM9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NOTVA9bQpDT05G SUdfTkZfQ09OTlRSQUNLX1BQVFA9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NBTkU9bQpDT05GSUdf TkZfQ09OTlRSQUNLX1NJUD1tCkNPTkZJR19ORl9DT05OVFJBQ0tfVEZUUD1tCkNPTkZJR19ORl9D VF9ORVRMSU5LPW0KQ09ORklHX05GX0NUX05FVExJTktfVElNRU9VVD1tCiMgQ09ORklHX05FVEZJ TFRFUl9ORVRMSU5LX0dMVUVfQ1QgaXMgbm90IHNldApDT05GSUdfTkZfTkFUPW0KQ09ORklHX05G X05BVF9BTUFOREE9bQpDT05GSUdfTkZfTkFUX0ZUUD1tCkNPTkZJR19ORl9OQVRfSVJDPW0KQ09O RklHX05GX05BVF9TSVA9bQpDT05GSUdfTkZfTkFUX1RGVFA9bQpDT05GSUdfTkZfTkFUX1JFRElS RUNUPXkKQ09ORklHX05GX05BVF9NQVNRVUVSQURFPXkKQ09ORklHX05FVEZJTFRFUl9TWU5QUk9Y WT1tCkNPTkZJR19ORl9UQUJMRVM9bQojIENPTkZJR19ORl9UQUJMRVNfSU5FVCBpcyBub3Qgc2V0 CiMgQ09ORklHX05GX1RBQkxFU19ORVRERVYgaXMgbm90IHNldAojIENPTkZJR19ORlRfTlVNR0VO IGlzIG5vdCBzZXQKQ09ORklHX05GVF9DVD1tCkNPTkZJR19ORlRfQ09VTlRFUj1tCiMgQ09ORklH X05GVF9DT05OTElNSVQgaXMgbm90IHNldApDT05GSUdfTkZUX0xPRz1tCkNPTkZJR19ORlRfTElN SVQ9bQpDT05GSUdfTkZUX01BU1E9bQpDT05GSUdfTkZUX1JFRElSPW0KIyBDT05GSUdfTkZUX1RV Tk5FTCBpcyBub3Qgc2V0CiMgQ09ORklHX05GVF9PQkpSRUYgaXMgbm90IHNldApDT05GSUdfTkZU X1FVRVVFPW0KIyBDT05GSUdfTkZUX1FVT1RBIGlzIG5vdCBzZXQKQ09ORklHX05GVF9SRUpFQ1Q9 bQpDT05GSUdfTkZUX0NPTVBBVD1tCkNPTkZJR19ORlRfSEFTSD1tCiMgQ09ORklHX05GVF9YRlJN IGlzIG5vdCBzZXQKIyBDT05GSUdfTkZUX1NPQ0tFVCBpcyBub3Qgc2V0CiMgQ09ORklHX05GVF9P U0YgaXMgbm90IHNldAojIENPTkZJR19ORlRfVFBST1hZIGlzIG5vdCBzZXQKIyBDT05GSUdfTkZU X1NZTlBST1hZIGlzIG5vdCBzZXQKIyBDT05GSUdfTkZfRkxPV19UQUJMRSBpcyBub3Qgc2V0CkNP TkZJR19ORVRGSUxURVJfWFRBQkxFUz15CgojCiMgWHRhYmxlcyBjb21iaW5lZCBtb2R1bGVzCiMK Q09ORklHX05FVEZJTFRFUl9YVF9NQVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9DT05OTUFSSz1t CkNPTkZJR19ORVRGSUxURVJfWFRfU0VUPW0KCiMKIyBYdGFibGVzIHRhcmdldHMKIwpDT05GSUdf TkVURklMVEVSX1hUX1RBUkdFVF9BVURJVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0NI RUNLU1VNPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfQ0xBU1NJRlk9bQpDT05GSUdfTkVU RklMVEVSX1hUX1RBUkdFVF9DT05OTUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0NP Tk5TRUNNQVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfQ1Q9bQpDT05GSUdfTkVURklM VEVSX1hUX1RBUkdFVF9EU0NQPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfSEw9bQpDT05G SUdfTkVURklMVEVSX1hUX1RBUkdFVF9ITUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VU X0lETEVUSU1FUj1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0xFRD1tCkNPTkZJR19ORVRG SUxURVJfWFRfVEFSR0VUX0xPRz1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX01BUks9bQpD T05GSUdfTkVURklMVEVSX1hUX05BVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX05FVE1B UD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX05GTE9HPW0KQ09ORklHX05FVEZJTFRFUl9Y VF9UQVJHRVRfTkZRVUVVRT1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX05PVFJBQ0s9bQpD T05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9SQVRFRVNUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9U QVJHRVRfUkVESVJFQ1Q9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9NQVNRVUVSQURFPW0K Q09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfVEVFPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJH RVRfVFBST1hZPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfVFJBQ0U9bQpDT05GSUdfTkVU RklMVEVSX1hUX1RBUkdFVF9TRUNNQVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfVENQ TVNTPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfVENQT1BUU1RSSVA9bQoKIwojIFh0YWJs ZXMgbWF0Y2hlcwojCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQUREUlRZUEU9bQpDT05GSUdf TkVURklMVEVSX1hUX01BVENIX0JQRj1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQ0dST1VQ PW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DTFVTVEVSPW0KQ09ORklHX05FVEZJTFRFUl9Y VF9NQVRDSF9DT01NRU5UPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DT05OQllURVM9bQpD T05GSUdfTkVURklMVEVSX1hUX01BVENIX0NPTk5MQUJFTD1tCkNPTkZJR19ORVRGSUxURVJfWFRf TUFUQ0hfQ09OTkxJTUlUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DT05OTUFSSz1tCkNP TkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQ09OTlRSQUNLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9N QVRDSF9DUFU9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0RDQ1A9bQpDT05GSUdfTkVURklM VEVSX1hUX01BVENIX0RFVkdST1VQPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9EU0NQPW0K Q09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9FQ049bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENI X0VTUD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfSEFTSExJTUlUPW0KQ09ORklHX05FVEZJ TFRFUl9YVF9NQVRDSF9IRUxQRVI9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0hMPW0KIyBD T05GSUdfTkVURklMVEVSX1hUX01BVENIX0lQQ09NUCBpcyBub3Qgc2V0CkNPTkZJR19ORVRGSUxU RVJfWFRfTUFUQ0hfSVBSQU5HRT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfSVBWUz1tCkNP TkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfTDJUUD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hf TEVOR1RIPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9MSU1JVD1tCkNPTkZJR19ORVRGSUxU RVJfWFRfTUFUQ0hfTUFDPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9NQVJLPW0KQ09ORklH X05FVEZJTFRFUl9YVF9NQVRDSF9NVUxUSVBPUlQ9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENI X05GQUNDVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfT1NGPW0KQ09ORklHX05FVEZJTFRF Ul9YVF9NQVRDSF9PV05FUj1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfUE9MSUNZPW0KQ09O RklHX05FVEZJTFRFUl9YVF9NQVRDSF9QSFlTREVWPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRD SF9QS1RUWVBFPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9RVU9UQT1tCkNPTkZJR19ORVRG SUxURVJfWFRfTUFUQ0hfUkFURUVTVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfUkVBTE09 bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX1JFQ0VOVD1tCkNPTkZJR19ORVRGSUxURVJfWFRf TUFUQ0hfU0NUUD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfU09DS0VUPW0KQ09ORklHX05F VEZJTFRFUl9YVF9NQVRDSF9TVEFURT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfU1RBVElT VElDPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9TVFJJTkc9bQpDT05GSUdfTkVURklMVEVS X1hUX01BVENIX1RDUE1TUz1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfVElNRT1tCkNPTkZJ R19ORVRGSUxURVJfWFRfTUFUQ0hfVTMyPW0KIyBlbmQgb2YgQ29yZSBOZXRmaWx0ZXIgQ29uZmln dXJhdGlvbgoKQ09ORklHX0lQX1NFVD1tCkNPTkZJR19JUF9TRVRfTUFYPTI1NgpDT05GSUdfSVBf U0VUX0JJVE1BUF9JUD1tCkNPTkZJR19JUF9TRVRfQklUTUFQX0lQTUFDPW0KQ09ORklHX0lQX1NF VF9CSVRNQVBfUE9SVD1tCkNPTkZJR19JUF9TRVRfSEFTSF9JUD1tCkNPTkZJR19JUF9TRVRfSEFT SF9JUE1BUks9bQpDT05GSUdfSVBfU0VUX0hBU0hfSVBQT1JUPW0KQ09ORklHX0lQX1NFVF9IQVNI X0lQUE9SVElQPW0KQ09ORklHX0lQX1NFVF9IQVNIX0lQUE9SVE5FVD1tCkNPTkZJR19JUF9TRVRf SEFTSF9JUE1BQz1tCkNPTkZJR19JUF9TRVRfSEFTSF9NQUM9bQpDT05GSUdfSVBfU0VUX0hBU0hf TkVUUE9SVE5FVD1tCkNPTkZJR19JUF9TRVRfSEFTSF9ORVQ9bQpDT05GSUdfSVBfU0VUX0hBU0hf TkVUTkVUPW0KQ09ORklHX0lQX1NFVF9IQVNIX05FVFBPUlQ9bQpDT05GSUdfSVBfU0VUX0hBU0hf TkVUSUZBQ0U9bQpDT05GSUdfSVBfU0VUX0xJU1RfU0VUPW0KQ09ORklHX0lQX1ZTPW0KQ09ORklH X0lQX1ZTX0lQVjY9eQojIENPTkZJR19JUF9WU19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19JUF9W U19UQUJfQklUUz0xMgoKIwojIElQVlMgdHJhbnNwb3J0IHByb3RvY29sIGxvYWQgYmFsYW5jaW5n IHN1cHBvcnQKIwpDT05GSUdfSVBfVlNfUFJPVE9fVENQPXkKQ09ORklHX0lQX1ZTX1BST1RPX1VE UD15CkNPTkZJR19JUF9WU19QUk9UT19BSF9FU1A9eQpDT05GSUdfSVBfVlNfUFJPVE9fRVNQPXkK Q09ORklHX0lQX1ZTX1BST1RPX0FIPXkKQ09ORklHX0lQX1ZTX1BST1RPX1NDVFA9eQoKIwojIElQ VlMgc2NoZWR1bGVyCiMKQ09ORklHX0lQX1ZTX1JSPW0KQ09ORklHX0lQX1ZTX1dSUj1tCkNPTkZJ R19JUF9WU19MQz1tCkNPTkZJR19JUF9WU19XTEM9bQojIENPTkZJR19JUF9WU19GTyBpcyBub3Qg c2V0CiMgQ09ORklHX0lQX1ZTX09WRiBpcyBub3Qgc2V0CkNPTkZJR19JUF9WU19MQkxDPW0KQ09O RklHX0lQX1ZTX0xCTENSPW0KQ09ORklHX0lQX1ZTX0RIPW0KQ09ORklHX0lQX1ZTX1NIPW0KIyBD T05GSUdfSVBfVlNfTUggaXMgbm90IHNldApDT05GSUdfSVBfVlNfU0VEPW0KQ09ORklHX0lQX1ZT X05RPW0KCiMKIyBJUFZTIFNIIHNjaGVkdWxlcgojCkNPTkZJR19JUF9WU19TSF9UQUJfQklUUz04 CgojCiMgSVBWUyBNSCBzY2hlZHVsZXIKIwpDT05GSUdfSVBfVlNfTUhfVEFCX0lOREVYPTEyCgoj CiMgSVBWUyBhcHBsaWNhdGlvbiBoZWxwZXIKIwpDT05GSUdfSVBfVlNfRlRQPW0KQ09ORklHX0lQ X1ZTX05GQ1Q9eQpDT05GSUdfSVBfVlNfUEVfU0lQPW0KCiMKIyBJUDogTmV0ZmlsdGVyIENvbmZp Z3VyYXRpb24KIwpDT05GSUdfTkZfREVGUkFHX0lQVjQ9bQpDT05GSUdfTkZfU09DS0VUX0lQVjQ9 bQpDT05GSUdfTkZfVFBST1hZX0lQVjQ9bQojIENPTkZJR19ORl9UQUJMRVNfSVBWNCBpcyBub3Qg c2V0CiMgQ09ORklHX05GX1RBQkxFU19BUlAgaXMgbm90IHNldApDT05GSUdfTkZfRFVQX0lQVjQ9 bQojIENPTkZJR19ORl9MT0dfQVJQIGlzIG5vdCBzZXQKQ09ORklHX05GX0xPR19JUFY0PW0KQ09O RklHX05GX1JFSkVDVF9JUFY0PW0KQ09ORklHX05GX05BVF9TTk1QX0JBU0lDPW0KQ09ORklHX05G X05BVF9QUFRQPW0KQ09ORklHX05GX05BVF9IMzIzPW0KQ09ORklHX0lQX05GX0lQVEFCTEVTPW0K Q09ORklHX0lQX05GX01BVENIX0FIPW0KQ09ORklHX0lQX05GX01BVENIX0VDTj1tCkNPTkZJR19J UF9ORl9NQVRDSF9SUEZJTFRFUj1tCkNPTkZJR19JUF9ORl9NQVRDSF9UVEw9bQpDT05GSUdfSVBf TkZfRklMVEVSPW0KQ09ORklHX0lQX05GX1RBUkdFVF9SRUpFQ1Q9bQpDT05GSUdfSVBfTkZfVEFS R0VUX1NZTlBST1hZPW0KQ09ORklHX0lQX05GX05BVD1tCkNPTkZJR19JUF9ORl9UQVJHRVRfTUFT UVVFUkFERT1tCkNPTkZJR19JUF9ORl9UQVJHRVRfTkVUTUFQPW0KQ09ORklHX0lQX05GX1RBUkdF VF9SRURJUkVDVD1tCkNPTkZJR19JUF9ORl9NQU5HTEU9bQpDT05GSUdfSVBfTkZfVEFSR0VUX0NM VVNURVJJUD1tCkNPTkZJR19JUF9ORl9UQVJHRVRfRUNOPW0KQ09ORklHX0lQX05GX1RBUkdFVF9U VEw9bQpDT05GSUdfSVBfTkZfUkFXPW0KQ09ORklHX0lQX05GX1NFQ1VSSVRZPW0KQ09ORklHX0lQ X05GX0FSUFRBQkxFUz1tCkNPTkZJR19JUF9ORl9BUlBGSUxURVI9bQpDT05GSUdfSVBfTkZfQVJQ X01BTkdMRT1tCiMgZW5kIG9mIElQOiBOZXRmaWx0ZXIgQ29uZmlndXJhdGlvbgoKIwojIElQdjY6 IE5ldGZpbHRlciBDb25maWd1cmF0aW9uCiMKQ09ORklHX05GX1NPQ0tFVF9JUFY2PW0KQ09ORklH X05GX1RQUk9YWV9JUFY2PW0KIyBDT05GSUdfTkZfVEFCTEVTX0lQVjYgaXMgbm90IHNldApDT05G SUdfTkZfRFVQX0lQVjY9bQpDT05GSUdfTkZfUkVKRUNUX0lQVjY9bQpDT05GSUdfTkZfTE9HX0lQ VjY9bQpDT05GSUdfSVA2X05GX0lQVEFCTEVTPW0KQ09ORklHX0lQNl9ORl9NQVRDSF9BSD1tCkNP TkZJR19JUDZfTkZfTUFUQ0hfRVVJNjQ9bQpDT05GSUdfSVA2X05GX01BVENIX0ZSQUc9bQpDT05G SUdfSVA2X05GX01BVENIX09QVFM9bQpDT05GSUdfSVA2X05GX01BVENIX0hMPW0KQ09ORklHX0lQ Nl9ORl9NQVRDSF9JUFY2SEVBREVSPW0KQ09ORklHX0lQNl9ORl9NQVRDSF9NSD1tCkNPTkZJR19J UDZfTkZfTUFUQ0hfUlBGSUxURVI9bQpDT05GSUdfSVA2X05GX01BVENIX1JUPW0KIyBDT05GSUdf SVA2X05GX01BVENIX1NSSCBpcyBub3Qgc2V0CkNPTkZJR19JUDZfTkZfVEFSR0VUX0hMPW0KQ09O RklHX0lQNl9ORl9GSUxURVI9bQpDT05GSUdfSVA2X05GX1RBUkdFVF9SRUpFQ1Q9bQpDT05GSUdf SVA2X05GX1RBUkdFVF9TWU5QUk9YWT1tCkNPTkZJR19JUDZfTkZfTUFOR0xFPW0KQ09ORklHX0lQ Nl9ORl9SQVc9bQpDT05GSUdfSVA2X05GX1NFQ1VSSVRZPW0KQ09ORklHX0lQNl9ORl9OQVQ9bQpD T05GSUdfSVA2X05GX1RBUkdFVF9NQVNRVUVSQURFPW0KQ09ORklHX0lQNl9ORl9UQVJHRVRfTlBU PW0KIyBlbmQgb2YgSVB2NjogTmV0ZmlsdGVyIENvbmZpZ3VyYXRpb24KCkNPTkZJR19ORl9ERUZS QUdfSVBWNj1tCiMgQ09ORklHX05GX1RBQkxFU19CUklER0UgaXMgbm90IHNldAojIENPTkZJR19O Rl9DT05OVFJBQ0tfQlJJREdFIGlzIG5vdCBzZXQKQ09ORklHX0JSSURHRV9ORl9FQlRBQkxFUz1t CkNPTkZJR19CUklER0VfRUJUX0JST1VURT1tCkNPTkZJR19CUklER0VfRUJUX1RfRklMVEVSPW0K Q09ORklHX0JSSURHRV9FQlRfVF9OQVQ9bQpDT05GSUdfQlJJREdFX0VCVF84MDJfMz1tCkNPTkZJ R19CUklER0VfRUJUX0FNT05HPW0KQ09ORklHX0JSSURHRV9FQlRfQVJQPW0KQ09ORklHX0JSSURH RV9FQlRfSVA9bQpDT05GSUdfQlJJREdFX0VCVF9JUDY9bQpDT05GSUdfQlJJREdFX0VCVF9MSU1J VD1tCkNPTkZJR19CUklER0VfRUJUX01BUks9bQpDT05GSUdfQlJJREdFX0VCVF9QS1RUWVBFPW0K Q09ORklHX0JSSURHRV9FQlRfU1RQPW0KQ09ORklHX0JSSURHRV9FQlRfVkxBTj1tCkNPTkZJR19C UklER0VfRUJUX0FSUFJFUExZPW0KQ09ORklHX0JSSURHRV9FQlRfRE5BVD1tCkNPTkZJR19CUklE R0VfRUJUX01BUktfVD1tCkNPTkZJR19CUklER0VfRUJUX1JFRElSRUNUPW0KQ09ORklHX0JSSURH RV9FQlRfU05BVD1tCkNPTkZJR19CUklER0VfRUJUX0xPRz1tCkNPTkZJR19CUklER0VfRUJUX05G TE9HPW0KIyBDT05GSUdfQlBGSUxURVIgaXMgbm90IHNldApDT05GSUdfSVBfRENDUD1tCkNPTkZJ R19JTkVUX0RDQ1BfRElBRz1tCgojCiMgRENDUCBDQ0lEcyBDb25maWd1cmF0aW9uCiMKIyBDT05G SUdfSVBfRENDUF9DQ0lEMl9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19JUF9EQ0NQX0NDSUQzPXkK IyBDT05GSUdfSVBfRENDUF9DQ0lEM19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19JUF9EQ0NQX1RG UkNfTElCPXkKIyBlbmQgb2YgRENDUCBDQ0lEcyBDb25maWd1cmF0aW9uCgojCiMgRENDUCBLZXJu ZWwgSGFja2luZwojCiMgQ09ORklHX0lQX0RDQ1BfREVCVUcgaXMgbm90IHNldAojIGVuZCBvZiBE Q0NQIEtlcm5lbCBIYWNraW5nCgpDT05GSUdfSVBfU0NUUD1tCiMgQ09ORklHX1NDVFBfREJHX09C SkNOVCBpcyBub3Qgc2V0CiMgQ09ORklHX1NDVFBfREVGQVVMVF9DT09LSUVfSE1BQ19NRDUgaXMg bm90IHNldApDT05GSUdfU0NUUF9ERUZBVUxUX0NPT0tJRV9ITUFDX1NIQTE9eQojIENPTkZJR19T Q1RQX0RFRkFVTFRfQ09PS0lFX0hNQUNfTk9ORSBpcyBub3Qgc2V0CkNPTkZJR19TQ1RQX0NPT0tJ RV9ITUFDX01ENT15CkNPTkZJR19TQ1RQX0NPT0tJRV9ITUFDX1NIQTE9eQpDT05GSUdfSU5FVF9T Q1RQX0RJQUc9bQojIENPTkZJR19SRFMgaXMgbm90IHNldAojIENPTkZJR19USVBDIGlzIG5vdCBz ZXQKQ09ORklHX0FUTT1tCkNPTkZJR19BVE1fQ0xJUD1tCiMgQ09ORklHX0FUTV9DTElQX05PX0lD TVAgaXMgbm90IHNldApDT05GSUdfQVRNX0xBTkU9bQojIENPTkZJR19BVE1fTVBPQSBpcyBub3Qg c2V0CkNPTkZJR19BVE1fQlIyNjg0PW0KIyBDT05GSUdfQVRNX0JSMjY4NF9JUEZJTFRFUiBpcyBu b3Qgc2V0CkNPTkZJR19MMlRQPW0KQ09ORklHX0wyVFBfREVCVUdGUz1tCkNPTkZJR19MMlRQX1Yz PXkKQ09ORklHX0wyVFBfSVA9bQpDT05GSUdfTDJUUF9FVEg9bQpDT05GSUdfU1RQPW0KQ09ORklH X0dBUlA9bQpDT05GSUdfTVJQPW0KQ09ORklHX0JSSURHRT1tCkNPTkZJR19CUklER0VfSUdNUF9T Tk9PUElORz15CkNPTkZJR19CUklER0VfVkxBTl9GSUxURVJJTkc9eQojIENPTkZJR19CUklER0Vf TVJQIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfTkVUX0RTQT15CiMgQ09ORklHX05FVF9EU0EgaXMg bm90IHNldApDT05GSUdfVkxBTl84MDIxUT1tCkNPTkZJR19WTEFOXzgwMjFRX0dWUlA9eQpDT05G SUdfVkxBTl84MDIxUV9NVlJQPXkKIyBDT05GSUdfREVDTkVUIGlzIG5vdCBzZXQKQ09ORklHX0xM Qz1tCiMgQ09ORklHX0xMQzIgaXMgbm90IHNldAojIENPTkZJR19BVEFMSyBpcyBub3Qgc2V0CiMg Q09ORklHX1gyNSBpcyBub3Qgc2V0CiMgQ09ORklHX0xBUEIgaXMgbm90IHNldAojIENPTkZJR19Q SE9ORVQgaXMgbm90IHNldApDT05GSUdfNkxPV1BBTj1tCiMgQ09ORklHXzZMT1dQQU5fREVCVUdG UyBpcyBub3Qgc2V0CkNPTkZJR182TE9XUEFOX05IQz1tCkNPTkZJR182TE9XUEFOX05IQ19ERVNU PW0KQ09ORklHXzZMT1dQQU5fTkhDX0ZSQUdNRU5UPW0KQ09ORklHXzZMT1dQQU5fTkhDX0hPUD1t CkNPTkZJR182TE9XUEFOX05IQ19JUFY2PW0KQ09ORklHXzZMT1dQQU5fTkhDX01PQklMSVRZPW0K Q09ORklHXzZMT1dQQU5fTkhDX1JPVVRJTkc9bQpDT05GSUdfNkxPV1BBTl9OSENfVURQPW0KIyBD T05GSUdfNkxPV1BBTl9HSENfRVhUX0hEUl9IT1AgaXMgbm90IHNldAojIENPTkZJR182TE9XUEFO X0dIQ19VRFAgaXMgbm90IHNldAojIENPTkZJR182TE9XUEFOX0dIQ19JQ01QVjYgaXMgbm90IHNl dAojIENPTkZJR182TE9XUEFOX0dIQ19FWFRfSERSX0RFU1QgaXMgbm90IHNldAojIENPTkZJR182 TE9XUEFOX0dIQ19FWFRfSERSX0ZSQUcgaXMgbm90IHNldAojIENPTkZJR182TE9XUEFOX0dIQ19F WFRfSERSX1JPVVRFIGlzIG5vdCBzZXQKQ09ORklHX0lFRUU4MDIxNTQ9bQojIENPTkZJR19JRUVF ODAyMTU0X05MODAyMTU0X0VYUEVSSU1FTlRBTCBpcyBub3Qgc2V0CkNPTkZJR19JRUVFODAyMTU0 X1NPQ0tFVD1tCkNPTkZJR19JRUVFODAyMTU0XzZMT1dQQU49bQpDT05GSUdfTUFDODAyMTU0PW0K Q09ORklHX05FVF9TQ0hFRD15CgojCiMgUXVldWVpbmcvU2NoZWR1bGluZwojCkNPTkZJR19ORVRf U0NIX0NCUT1tCkNPTkZJR19ORVRfU0NIX0hUQj1tCkNPTkZJR19ORVRfU0NIX0hGU0M9bQpDT05G SUdfTkVUX1NDSF9BVE09bQpDT05GSUdfTkVUX1NDSF9QUklPPW0KQ09ORklHX05FVF9TQ0hfTVVM VElRPW0KQ09ORklHX05FVF9TQ0hfUkVEPW0KQ09ORklHX05FVF9TQ0hfU0ZCPW0KQ09ORklHX05F VF9TQ0hfU0ZRPW0KQ09ORklHX05FVF9TQ0hfVEVRTD1tCkNPTkZJR19ORVRfU0NIX1RCRj1tCiMg Q09ORklHX05FVF9TQ0hfQ0JTIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1NDSF9FVEYgaXMgbm90 IHNldAojIENPTkZJR19ORVRfU0NIX1RBUFJJTyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NIX0dS RUQ9bQpDT05GSUdfTkVUX1NDSF9EU01BUks9bQpDT05GSUdfTkVUX1NDSF9ORVRFTT1tCkNPTkZJ R19ORVRfU0NIX0RSUj1tCkNPTkZJR19ORVRfU0NIX01RUFJJTz1tCiMgQ09ORklHX05FVF9TQ0hf U0tCUFJJTyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NIX0NIT0tFPW0KQ09ORklHX05FVF9TQ0hf UUZRPW0KQ09ORklHX05FVF9TQ0hfQ09ERUw9bQpDT05GSUdfTkVUX1NDSF9GUV9DT0RFTD1tCiMg Q09ORklHX05FVF9TQ0hfQ0FLRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NIX0ZRPW0KIyBDT05G SUdfTkVUX1NDSF9ISEYgaXMgbm90IHNldAojIENPTkZJR19ORVRfU0NIX1BJRSBpcyBub3Qgc2V0 CkNPTkZJR19ORVRfU0NIX0lOR1JFU1M9bQpDT05GSUdfTkVUX1NDSF9QTFVHPW0KIyBDT05GSUdf TkVUX1NDSF9FVFMgaXMgbm90IHNldAojIENPTkZJR19ORVRfU0NIX0RFRkFVTFQgaXMgbm90IHNl dAoKIwojIENsYXNzaWZpY2F0aW9uCiMKQ09ORklHX05FVF9DTFM9eQpDT05GSUdfTkVUX0NMU19C QVNJQz1tCkNPTkZJR19ORVRfQ0xTX1RDSU5ERVg9bQpDT05GSUdfTkVUX0NMU19ST1VURTQ9bQpD T05GSUdfTkVUX0NMU19GVz1tCkNPTkZJR19ORVRfQ0xTX1UzMj1tCkNPTkZJR19DTFNfVTMyX1BF UkY9eQpDT05GSUdfQ0xTX1UzMl9NQVJLPXkKQ09ORklHX05FVF9DTFNfUlNWUD1tCkNPTkZJR19O RVRfQ0xTX1JTVlA2PW0KQ09ORklHX05FVF9DTFNfRkxPVz1tCkNPTkZJR19ORVRfQ0xTX0NHUk9V UD15CkNPTkZJR19ORVRfQ0xTX0JQRj1tCkNPTkZJR19ORVRfQ0xTX0ZMT1dFUj1tCkNPTkZJR19O RVRfQ0xTX01BVENIQUxMPW0KQ09ORklHX05FVF9FTUFUQ0g9eQpDT05GSUdfTkVUX0VNQVRDSF9T VEFDSz0zMgpDT05GSUdfTkVUX0VNQVRDSF9DTVA9bQpDT05GSUdfTkVUX0VNQVRDSF9OQllURT1t CkNPTkZJR19ORVRfRU1BVENIX1UzMj1tCkNPTkZJR19ORVRfRU1BVENIX01FVEE9bQpDT05GSUdf TkVUX0VNQVRDSF9URVhUPW0KIyBDT05GSUdfTkVUX0VNQVRDSF9DQU5JRCBpcyBub3Qgc2V0CkNP TkZJR19ORVRfRU1BVENIX0lQU0VUPW0KIyBDT05GSUdfTkVUX0VNQVRDSF9JUFQgaXMgbm90IHNl dApDT05GSUdfTkVUX0NMU19BQ1Q9eQpDT05GSUdfTkVUX0FDVF9QT0xJQ0U9bQpDT05GSUdfTkVU X0FDVF9HQUNUPW0KQ09ORklHX0dBQ1RfUFJPQj15CkNPTkZJR19ORVRfQUNUX01JUlJFRD1tCkNP TkZJR19ORVRfQUNUX1NBTVBMRT1tCkNPTkZJR19ORVRfQUNUX0lQVD1tCkNPTkZJR19ORVRfQUNU X05BVD1tCkNPTkZJR19ORVRfQUNUX1BFRElUPW0KQ09ORklHX05FVF9BQ1RfU0lNUD1tCkNPTkZJ R19ORVRfQUNUX1NLQkVESVQ9bQpDT05GSUdfTkVUX0FDVF9DU1VNPW0KIyBDT05GSUdfTkVUX0FD VF9NUExTIGlzIG5vdCBzZXQKQ09ORklHX05FVF9BQ1RfVkxBTj1tCiMgQ09ORklHX05FVF9BQ1Rf QlBGIGlzIG5vdCBzZXQKQ09ORklHX05FVF9BQ1RfQ09OTk1BUks9bQojIENPTkZJR19ORVRfQUNU X0NUSU5GTyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfQUNUX1NLQk1PRD1tCiMgQ09ORklHX05FVF9B Q1RfSUZFIGlzIG5vdCBzZXQKQ09ORklHX05FVF9BQ1RfVFVOTkVMX0tFWT1tCiMgQ09ORklHX05F VF9BQ1RfR0FURSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9UQ19TS0JfRVhUIGlzIG5vdCBzZXQK Q09ORklHX05FVF9TQ0hfRklGTz15CkNPTkZJR19EQ0I9eQpDT05GSUdfRE5TX1JFU09MVkVSPW0K IyBDT05GSUdfQkFUTUFOX0FEViBpcyBub3Qgc2V0CkNPTkZJR19PUEVOVlNXSVRDSD1tCkNPTkZJ R19PUEVOVlNXSVRDSF9HUkU9bQpDT05GSUdfT1BFTlZTV0lUQ0hfVlhMQU49bQpDT05GSUdfT1BF TlZTV0lUQ0hfR0VORVZFPW0KQ09ORklHX1ZTT0NLRVRTPW0KQ09ORklHX1ZTT0NLRVRTX0RJQUc9 bQpDT05GSUdfVlNPQ0tFVFNfTE9PUEJBQ0s9bQpDT05GSUdfVk1XQVJFX1ZNQ0lfVlNPQ0tFVFM9 bQpDT05GSUdfVklSVElPX1ZTT0NLRVRTPW0KQ09ORklHX1ZJUlRJT19WU09DS0VUU19DT01NT049 bQpDT05GSUdfSFlQRVJWX1ZTT0NLRVRTPW0KQ09ORklHX05FVExJTktfRElBRz1tCkNPTkZJR19N UExTPXkKQ09ORklHX05FVF9NUExTX0dTTz15CiMgQ09ORklHX01QTFNfUk9VVElORyBpcyBub3Qg c2V0CkNPTkZJR19ORVRfTlNIPW0KIyBDT05GSUdfSFNSIGlzIG5vdCBzZXQKQ09ORklHX05FVF9T V0lUQ0hERVY9eQojIENPTkZJR19ORVRfTDNfTUFTVEVSX0RFViBpcyBub3Qgc2V0CiMgQ09ORklH X05FVF9OQ1NJIGlzIG5vdCBzZXQKQ09ORklHX1JQUz15CkNPTkZJR19SRlNfQUNDRUw9eQpDT05G SUdfWFBTPXkKIyBDT05GSUdfQ0dST1VQX05FVF9QUklPIGlzIG5vdCBzZXQKQ09ORklHX0NHUk9V UF9ORVRfQ0xBU1NJRD15CkNPTkZJR19ORVRfUlhfQlVTWV9QT0xMPXkKQ09ORklHX0JRTD15CkNP TkZJR19CUEZfSklUPXkKQ09ORklHX05FVF9GTE9XX0xJTUlUPXkKCiMKIyBOZXR3b3JrIHRlc3Rp bmcKIwpDT05GSUdfTkVUX1BLVEdFTj1tCkNPTkZJR19ORVRfRFJPUF9NT05JVE9SPXkKIyBlbmQg b2YgTmV0d29yayB0ZXN0aW5nCiMgZW5kIG9mIE5ldHdvcmtpbmcgb3B0aW9ucwoKIyBDT05GSUdf SEFNUkFESU8gaXMgbm90IHNldApDT05GSUdfQ0FOPW0KQ09ORklHX0NBTl9SQVc9bQpDT05GSUdf Q0FOX0JDTT1tCkNPTkZJR19DQU5fR1c9bQojIENPTkZJR19DQU5fSjE5MzkgaXMgbm90IHNldAoK IwojIENBTiBEZXZpY2UgRHJpdmVycwojCkNPTkZJR19DQU5fVkNBTj1tCiMgQ09ORklHX0NBTl9W WENBTiBpcyBub3Qgc2V0CkNPTkZJR19DQU5fU0xDQU49bQpDT05GSUdfQ0FOX0RFVj1tCkNPTkZJ R19DQU5fQ0FMQ19CSVRUSU1JTkc9eQojIENPTkZJR19DQU5fS1ZBU0VSX1BDSUVGRCBpcyBub3Qg c2V0CkNPTkZJR19DQU5fQ19DQU49bQpDT05GSUdfQ0FOX0NfQ0FOX1BMQVRGT1JNPW0KQ09ORklH X0NBTl9DX0NBTl9QQ0k9bQpDT05GSUdfQ0FOX0NDNzcwPW0KIyBDT05GSUdfQ0FOX0NDNzcwX0lT QSBpcyBub3Qgc2V0CkNPTkZJR19DQU5fQ0M3NzBfUExBVEZPUk09bQojIENPTkZJR19DQU5fSUZJ X0NBTkZEIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX01fQ0FOIGlzIG5vdCBzZXQKIyBDT05GSUdf Q0FOX1BFQUtfUENJRUZEIGlzIG5vdCBzZXQKQ09ORklHX0NBTl9TSkExMDAwPW0KQ09ORklHX0NB Tl9FTVNfUENJPW0KIyBDT05GSUdfQ0FOX0Y4MTYwMSBpcyBub3Qgc2V0CkNPTkZJR19DQU5fS1ZB U0VSX1BDST1tCkNPTkZJR19DQU5fUEVBS19QQ0k9bQpDT05GSUdfQ0FOX1BFQUtfUENJRUM9eQpD T05GSUdfQ0FOX1BMWF9QQ0k9bQojIENPTkZJR19DQU5fU0pBMTAwMF9JU0EgaXMgbm90IHNldApD T05GSUdfQ0FOX1NKQTEwMDBfUExBVEZPUk09bQpDT05GSUdfQ0FOX1NPRlRJTkc9bQoKIwojIENB TiBTUEkgaW50ZXJmYWNlcwojCiMgQ09ORklHX0NBTl9ISTMxMVggaXMgbm90IHNldAojIENPTkZJ R19DQU5fTUNQMjUxWCBpcyBub3Qgc2V0CiMgZW5kIG9mIENBTiBTUEkgaW50ZXJmYWNlcwoKIwoj IENBTiBVU0IgaW50ZXJmYWNlcwojCkNPTkZJR19DQU5fOERFVl9VU0I9bQpDT05GSUdfQ0FOX0VN U19VU0I9bQpDT05GSUdfQ0FOX0VTRF9VU0IyPW0KIyBDT05GSUdfQ0FOX0dTX1VTQiBpcyBub3Qg c2V0CkNPTkZJR19DQU5fS1ZBU0VSX1VTQj1tCiMgQ09ORklHX0NBTl9NQ0JBX1VTQiBpcyBub3Qg c2V0CkNPTkZJR19DQU5fUEVBS19VU0I9bQojIENPTkZJR19DQU5fVUNBTiBpcyBub3Qgc2V0CiMg ZW5kIG9mIENBTiBVU0IgaW50ZXJmYWNlcwoKIyBDT05GSUdfQ0FOX0RFQlVHX0RFVklDRVMgaXMg bm90IHNldAojIGVuZCBvZiBDQU4gRGV2aWNlIERyaXZlcnMKCkNPTkZJR19CVD1tCkNPTkZJR19C VF9CUkVEUj15CkNPTkZJR19CVF9SRkNPTU09bQpDT05GSUdfQlRfUkZDT01NX1RUWT15CkNPTkZJ R19CVF9CTkVQPW0KQ09ORklHX0JUX0JORVBfTUNfRklMVEVSPXkKQ09ORklHX0JUX0JORVBfUFJP VE9fRklMVEVSPXkKQ09ORklHX0JUX0NNVFA9bQpDT05GSUdfQlRfSElEUD1tCkNPTkZJR19CVF9I Uz15CkNPTkZJR19CVF9MRT15CiMgQ09ORklHX0JUXzZMT1dQQU4gaXMgbm90IHNldAojIENPTkZJ R19CVF9MRURTIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRfTVNGVEVYVCBpcyBub3Qgc2V0CkNPTkZJ R19CVF9ERUJVR0ZTPXkKIyBDT05GSUdfQlRfU0VMRlRFU1QgaXMgbm90IHNldAoKIwojIEJsdWV0 b290aCBkZXZpY2UgZHJpdmVycwojCkNPTkZJR19CVF9JTlRFTD1tCkNPTkZJR19CVF9CQ009bQpD T05GSUdfQlRfUlRMPW0KQ09ORklHX0JUX0hDSUJUVVNCPW0KIyBDT05GSUdfQlRfSENJQlRVU0Jf QVVUT1NVU1BFTkQgaXMgbm90IHNldApDT05GSUdfQlRfSENJQlRVU0JfQkNNPXkKIyBDT05GSUdf QlRfSENJQlRVU0JfTVRLIGlzIG5vdCBzZXQKQ09ORklHX0JUX0hDSUJUVVNCX1JUTD15CkNPTkZJ R19CVF9IQ0lCVFNESU89bQpDT05GSUdfQlRfSENJVUFSVD1tCkNPTkZJR19CVF9IQ0lVQVJUX0g0 PXkKQ09ORklHX0JUX0hDSVVBUlRfQkNTUD15CkNPTkZJR19CVF9IQ0lVQVJUX0FUSDNLPXkKIyBD T05GSUdfQlRfSENJVUFSVF9JTlRFTCBpcyBub3Qgc2V0CiMgQ09ORklHX0JUX0hDSVVBUlRfQUc2 WFggaXMgbm90IHNldApDT05GSUdfQlRfSENJQkNNMjAzWD1tCkNPTkZJR19CVF9IQ0lCUEExMFg9 bQpDT05GSUdfQlRfSENJQkZVU0I9bQpDT05GSUdfQlRfSENJVkhDST1tCkNPTkZJR19CVF9NUlZM PW0KQ09ORklHX0JUX01SVkxfU0RJTz1tCkNPTkZJR19CVF9BVEgzSz1tCiMgQ09ORklHX0JUX01U S1NESU8gaXMgbm90IHNldAojIGVuZCBvZiBCbHVldG9vdGggZGV2aWNlIGRyaXZlcnMKCiMgQ09O RklHX0FGX1JYUlBDIGlzIG5vdCBzZXQKIyBDT05GSUdfQUZfS0NNIGlzIG5vdCBzZXQKQ09ORklH X0ZJQl9SVUxFUz15CkNPTkZJR19XSVJFTEVTUz15CkNPTkZJR19XSVJFTEVTU19FWFQ9eQpDT05G SUdfV0VYVF9DT1JFPXkKQ09ORklHX1dFWFRfUFJPQz15CkNPTkZJR19XRVhUX1BSSVY9eQpDT05G SUdfQ0ZHODAyMTE9bQojIENPTkZJR19OTDgwMjExX1RFU1RNT0RFIGlzIG5vdCBzZXQKIyBDT05G SUdfQ0ZHODAyMTFfREVWRUxPUEVSX1dBUk5JTkdTIGlzIG5vdCBzZXQKQ09ORklHX0NGRzgwMjEx X1JFUVVJUkVfU0lHTkVEX1JFR0RCPXkKQ09ORklHX0NGRzgwMjExX1VTRV9LRVJORUxfUkVHREJf S0VZUz15CkNPTkZJR19DRkc4MDIxMV9ERUZBVUxUX1BTPXkKIyBDT05GSUdfQ0ZHODAyMTFfREVC VUdGUyBpcyBub3Qgc2V0CkNPTkZJR19DRkc4MDIxMV9DUkRBX1NVUFBPUlQ9eQpDT05GSUdfQ0ZH ODAyMTFfV0VYVD15CkNPTkZJR19MSUI4MDIxMT1tCiMgQ09ORklHX0xJQjgwMjExX0RFQlVHIGlz IG5vdCBzZXQKQ09ORklHX01BQzgwMjExPW0KQ09ORklHX01BQzgwMjExX0hBU19SQz15CkNPTkZJ R19NQUM4MDIxMV9SQ19NSU5TVFJFTD15CkNPTkZJR19NQUM4MDIxMV9SQ19ERUZBVUxUX01JTlNU UkVMPXkKQ09ORklHX01BQzgwMjExX1JDX0RFRkFVTFQ9Im1pbnN0cmVsX2h0IgpDT05GSUdfTUFD ODAyMTFfTUVTSD15CkNPTkZJR19NQUM4MDIxMV9MRURTPXkKQ09ORklHX01BQzgwMjExX0RFQlVH RlM9eQojIENPTkZJR19NQUM4MDIxMV9NRVNTQUdFX1RSQUNJTkcgaXMgbm90IHNldAojIENPTkZJ R19NQUM4MDIxMV9ERUJVR19NRU5VIGlzIG5vdCBzZXQKQ09ORklHX01BQzgwMjExX1NUQV9IQVNI X01BWF9TSVpFPTAKIyBDT05GSUdfV0lNQVggaXMgbm90IHNldApDT05GSUdfUkZLSUxMPW0KQ09O RklHX1JGS0lMTF9MRURTPXkKQ09ORklHX1JGS0lMTF9JTlBVVD15CiMgQ09ORklHX1JGS0lMTF9H UElPIGlzIG5vdCBzZXQKQ09ORklHX05FVF85UD15CkNPTkZJR19ORVRfOVBfVklSVElPPXkKIyBD T05GSUdfTkVUXzlQX1hFTiBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF85UF9SRE1BIGlzIG5vdCBz ZXQKIyBDT05GSUdfTkVUXzlQX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FJRiBpcyBub3Qg c2V0CkNPTkZJR19DRVBIX0xJQj1tCiMgQ09ORklHX0NFUEhfTElCX1BSRVRUWURFQlVHIGlzIG5v dCBzZXQKQ09ORklHX0NFUEhfTElCX1VTRV9ETlNfUkVTT0xWRVI9eQojIENPTkZJR19ORkMgaXMg bm90IHNldApDT05GSUdfUFNBTVBMRT1tCiMgQ09ORklHX05FVF9JRkUgaXMgbm90IHNldApDT05G SUdfTFdUVU5ORUw9eQpDT05GSUdfTFdUVU5ORUxfQlBGPXkKQ09ORklHX0RTVF9DQUNIRT15CkNP TkZJR19HUk9fQ0VMTFM9eQpDT05GSUdfTkVUX0RFVkxJTks9eQpDT05GSUdfUEFHRV9QT09MPXkK Q09ORklHX0ZBSUxPVkVSPW0KQ09ORklHX0VUSFRPT0xfTkVUTElOSz15CkNPTkZJR19IQVZFX0VC UEZfSklUPXkKCiMKIyBEZXZpY2UgRHJpdmVycwojCkNPTkZJR19IQVZFX0VJU0E9eQojIENPTkZJ R19FSVNBIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfUENJPXkKQ09ORklHX1BDST15CkNPTkZJR19Q Q0lfRE9NQUlOUz15CkNPTkZJR19QQ0lFUE9SVEJVUz15CkNPTkZJR19IT1RQTFVHX1BDSV9QQ0lF PXkKQ09ORklHX1BDSUVBRVI9eQpDT05GSUdfUENJRUFFUl9JTkpFQ1Q9bQpDT05GSUdfUENJRV9F Q1JDPXkKQ09ORklHX1BDSUVBU1BNPXkKQ09ORklHX1BDSUVBU1BNX0RFRkFVTFQ9eQojIENPTkZJ R19QQ0lFQVNQTV9QT1dFUlNBVkUgaXMgbm90IHNldAojIENPTkZJR19QQ0lFQVNQTV9QT1dFUl9T VVBFUlNBVkUgaXMgbm90IHNldAojIENPTkZJR19QQ0lFQVNQTV9QRVJGT1JNQU5DRSBpcyBub3Qg c2V0CkNPTkZJR19QQ0lFX1BNRT15CiMgQ09ORklHX1BDSUVfRFBDIGlzIG5vdCBzZXQKIyBDT05G SUdfUENJRV9QVE0gaXMgbm90IHNldAojIENPTkZJR19QQ0lFX0JXIGlzIG5vdCBzZXQKQ09ORklH X1BDSV9NU0k9eQpDT05GSUdfUENJX01TSV9JUlFfRE9NQUlOPXkKQ09ORklHX1BDSV9RVUlSS1M9 eQojIENPTkZJR19QQ0lfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19QQ0lfUkVBTExPQ19FTkFC TEVfQVVUTyBpcyBub3Qgc2V0CkNPTkZJR19QQ0lfU1RVQj15CiMgQ09ORklHX1BDSV9QRl9TVFVC IGlzIG5vdCBzZXQKIyBDT05GSUdfWEVOX1BDSURFVl9GUk9OVEVORCBpcyBub3Qgc2V0CkNPTkZJ R19QQ0lfQVRTPXkKQ09ORklHX1BDSV9MT0NLTEVTU19DT05GSUc9eQpDT05GSUdfUENJX0lPVj15 CkNPTkZJR19QQ0lfUFJJPXkKQ09ORklHX1BDSV9QQVNJRD15CiMgQ09ORklHX1BDSV9QMlBETUEg aXMgbm90IHNldApDT05GSUdfUENJX0xBQkVMPXkKQ09ORklHX1BDSV9IWVBFUlY9bQpDT05GSUdf SE9UUExVR19QQ0k9eQpDT05GSUdfSE9UUExVR19QQ0lfQUNQST15CkNPTkZJR19IT1RQTFVHX1BD SV9BQ1BJX0lCTT1tCiMgQ09ORklHX0hPVFBMVUdfUENJX0NQQ0kgaXMgbm90IHNldApDT05GSUdf SE9UUExVR19QQ0lfU0hQQz15CgojCiMgUENJIGNvbnRyb2xsZXIgZHJpdmVycwojCkNPTkZJR19W TUQ9eQpDT05GSUdfUENJX0hZUEVSVl9JTlRFUkZBQ0U9bQoKIwojIERlc2lnbldhcmUgUENJIENv cmUgU3VwcG9ydAojCiMgQ09ORklHX1BDSUVfRFdfUExBVF9IT1NUIGlzIG5vdCBzZXQKIyBDT05G SUdfUENJX01FU09OIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGVzaWduV2FyZSBQQ0kgQ29yZSBTdXBw b3J0CgojCiMgTW9iaXZlaWwgUENJZSBDb3JlIFN1cHBvcnQKIwojIGVuZCBvZiBNb2JpdmVpbCBQ Q0llIENvcmUgU3VwcG9ydAoKIwojIENhZGVuY2UgUENJZSBjb250cm9sbGVycyBzdXBwb3J0CiMK IyBlbmQgb2YgQ2FkZW5jZSBQQ0llIGNvbnRyb2xsZXJzIHN1cHBvcnQKIyBlbmQgb2YgUENJIGNv bnRyb2xsZXIgZHJpdmVycwoKIwojIFBDSSBFbmRwb2ludAojCiMgQ09ORklHX1BDSV9FTkRQT0lO VCBpcyBub3Qgc2V0CiMgZW5kIG9mIFBDSSBFbmRwb2ludAoKIwojIFBDSSBzd2l0Y2ggY29udHJv bGxlciBkcml2ZXJzCiMKIyBDT05GSUdfUENJX1NXX1NXSVRDSFRFQyBpcyBub3Qgc2V0CiMgZW5k IG9mIFBDSSBzd2l0Y2ggY29udHJvbGxlciBkcml2ZXJzCgpDT05GSUdfUENDQVJEPXkKIyBDT05G SUdfUENNQ0lBIGlzIG5vdCBzZXQKQ09ORklHX0NBUkRCVVM9eQoKIwojIFBDLWNhcmQgYnJpZGdl cwojCkNPTkZJR19ZRU5UQT1tCkNPTkZJR19ZRU5UQV9PMj15CkNPTkZJR19ZRU5UQV9SSUNPSD15 CkNPTkZJR19ZRU5UQV9UST15CkNPTkZJR19ZRU5UQV9FTkVfVFVORT15CkNPTkZJR19ZRU5UQV9U T1NISUJBPXkKIyBDT05GSUdfUkFQSURJTyBpcyBub3Qgc2V0CgojCiMgR2VuZXJpYyBEcml2ZXIg T3B0aW9ucwojCkNPTkZJR19VRVZFTlRfSEVMUEVSPXkKQ09ORklHX1VFVkVOVF9IRUxQRVJfUEFU SD0iIgpDT05GSUdfREVWVE1QRlM9eQpDT05GSUdfREVWVE1QRlNfTU9VTlQ9eQpDT05GSUdfU1RB TkRBTE9ORT15CkNPTkZJR19QUkVWRU5UX0ZJUk1XQVJFX0JVSUxEPXkKCiMKIyBGaXJtd2FyZSBs b2FkZXIKIwpDT05GSUdfRldfTE9BREVSPXkKQ09ORklHX0ZXX0xPQURFUl9QQUdFRF9CVUY9eQpD T05GSUdfRVhUUkFfRklSTVdBUkU9IiIKQ09ORklHX0ZXX0xPQURFUl9VU0VSX0hFTFBFUj15CiMg Q09ORklHX0ZXX0xPQURFUl9VU0VSX0hFTFBFUl9GQUxMQkFDSyBpcyBub3Qgc2V0CiMgQ09ORklH X0ZXX0xPQURFUl9DT01QUkVTUyBpcyBub3Qgc2V0CkNPTkZJR19GV19DQUNIRT15CiMgZW5kIG9m IEZpcm13YXJlIGxvYWRlcgoKQ09ORklHX1dBTlRfREVWX0NPUkVEVU1QPXkKQ09ORklHX0FMTE9X X0RFVl9DT1JFRFVNUD15CkNPTkZJR19ERVZfQ09SRURVTVA9eQojIENPTkZJR19ERUJVR19EUklW RVIgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19ERVZSRVMgaXMgbm90IHNldAojIENPTkZJR19E RUJVR19URVNUX0RSSVZFUl9SRU1PVkUgaXMgbm90IHNldAojIENPTkZJR19URVNUX0FTWU5DX0RS SVZFUl9QUk9CRSBpcyBub3Qgc2V0CkNPTkZJR19TWVNfSFlQRVJWSVNPUj15CkNPTkZJR19HRU5F UklDX0NQVV9BVVRPUFJPQkU9eQpDT05GSUdfR0VORVJJQ19DUFVfVlVMTkVSQUJJTElUSUVTPXkK Q09ORklHX1JFR01BUD15CkNPTkZJR19SRUdNQVBfSTJDPW0KQ09ORklHX1JFR01BUF9TUEk9bQpD T05GSUdfUkVHTUFQX0lSUT15CkNPTkZJR19ETUFfU0hBUkVEX0JVRkZFUj15CiMgQ09ORklHX0RN QV9GRU5DRV9UUkFDRSBpcyBub3Qgc2V0CiMgZW5kIG9mIEdlbmVyaWMgRHJpdmVyIE9wdGlvbnMK CiMKIyBCdXMgZGV2aWNlcwojCiMgQ09ORklHX01ISV9CVVMgaXMgbm90IHNldAojIGVuZCBvZiBC dXMgZGV2aWNlcwoKQ09ORklHX0NPTk5FQ1RPUj15CkNPTkZJR19QUk9DX0VWRU5UUz15CiMgQ09O RklHX0dOU1MgaXMgbm90IHNldApDT05GSUdfTVREPW0KIyBDT05GSUdfTVREX1RFU1RTIGlzIG5v dCBzZXQKCiMKIyBQYXJ0aXRpb24gcGFyc2VycwojCiMgQ09ORklHX01URF9BUjdfUEFSVFMgaXMg bm90IHNldAojIENPTkZJR19NVERfQ01ETElORV9QQVJUUyBpcyBub3Qgc2V0CiMgQ09ORklHX01U RF9SRURCT09UX1BBUlRTIGlzIG5vdCBzZXQKIyBlbmQgb2YgUGFydGl0aW9uIHBhcnNlcnMKCiMK IyBVc2VyIE1vZHVsZXMgQW5kIFRyYW5zbGF0aW9uIExheWVycwojCkNPTkZJR19NVERfQkxLREVW Uz1tCkNPTkZJR19NVERfQkxPQ0s9bQojIENPTkZJR19NVERfQkxPQ0tfUk8gaXMgbm90IHNldAoj IENPTkZJR19GVEwgaXMgbm90IHNldAojIENPTkZJR19ORlRMIGlzIG5vdCBzZXQKIyBDT05GSUdf SU5GVEwgaXMgbm90IHNldAojIENPTkZJR19SRkRfRlRMIGlzIG5vdCBzZXQKIyBDT05GSUdfU1NG REMgaXMgbm90IHNldAojIENPTkZJR19TTV9GVEwgaXMgbm90IHNldAojIENPTkZJR19NVERfT09Q UyBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9TV0FQIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1BB UlRJVElPTkVEX01BU1RFUiBpcyBub3Qgc2V0CgojCiMgUkFNL1JPTS9GbGFzaCBjaGlwIGRyaXZl cnMKIwojIENPTkZJR19NVERfQ0ZJIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX0pFREVDUFJPQkUg aXMgbm90IHNldApDT05GSUdfTVREX01BUF9CQU5LX1dJRFRIXzE9eQpDT05GSUdfTVREX01BUF9C QU5LX1dJRFRIXzI9eQpDT05GSUdfTVREX01BUF9CQU5LX1dJRFRIXzQ9eQpDT05GSUdfTVREX0NG SV9JMT15CkNPTkZJR19NVERfQ0ZJX0kyPXkKIyBDT05GSUdfTVREX1JBTSBpcyBub3Qgc2V0CiMg Q09ORklHX01URF9ST00gaXMgbm90IHNldAojIENPTkZJR19NVERfQUJTRU5UIGlzIG5vdCBzZXQK IyBlbmQgb2YgUkFNL1JPTS9GbGFzaCBjaGlwIGRyaXZlcnMKCiMKIyBNYXBwaW5nIGRyaXZlcnMg Zm9yIGNoaXAgYWNjZXNzCiMKIyBDT05GSUdfTVREX0NPTVBMRVhfTUFQUElOR1MgaXMgbm90IHNl dAojIENPTkZJR19NVERfSU5URUxfVlJfTk9SIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1BMQVRS QU0gaXMgbm90IHNldAojIGVuZCBvZiBNYXBwaW5nIGRyaXZlcnMgZm9yIGNoaXAgYWNjZXNzCgoj CiMgU2VsZi1jb250YWluZWQgTVREIGRldmljZSBkcml2ZXJzCiMKIyBDT05GSUdfTVREX1BNQzU1 MSBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9EQVRBRkxBU0ggaXMgbm90IHNldAojIENPTkZJR19N VERfTUNIUDIzSzI1NiBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9TU1QyNUwgaXMgbm90IHNldAoj IENPTkZJR19NVERfU0xSQU0gaXMgbm90IHNldAojIENPTkZJR19NVERfUEhSQU0gaXMgbm90IHNl dAojIENPTkZJR19NVERfTVREUkFNIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX0JMT0NLMk1URCBp cyBub3Qgc2V0CgojCiMgRGlzay1Pbi1DaGlwIERldmljZSBEcml2ZXJzCiMKIyBDT05GSUdfTVRE X0RPQ0czIGlzIG5vdCBzZXQKIyBlbmQgb2YgU2VsZi1jb250YWluZWQgTVREIGRldmljZSBkcml2 ZXJzCgojIENPTkZJR19NVERfT05FTkFORCBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9SQVdfTkFO RCBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9TUElfTkFORCBpcyBub3Qgc2V0CgojCiMgTFBERFIg JiBMUEREUjIgUENNIG1lbW9yeSBkcml2ZXJzCiMKIyBDT05GSUdfTVREX0xQRERSIGlzIG5vdCBz ZXQKIyBlbmQgb2YgTFBERFIgJiBMUEREUjIgUENNIG1lbW9yeSBkcml2ZXJzCgojIENPTkZJR19N VERfU1BJX05PUiBpcyBub3Qgc2V0CkNPTkZJR19NVERfVUJJPW0KQ09ORklHX01URF9VQklfV0xf VEhSRVNIT0xEPTQwOTYKQ09ORklHX01URF9VQklfQkVCX0xJTUlUPTIwCiMgQ09ORklHX01URF9V QklfRkFTVE1BUCBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9VQklfR0xVRUJJIGlzIG5vdCBzZXQK IyBDT05GSUdfTVREX1VCSV9CTE9DSyBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9IWVBFUkJVUyBp cyBub3Qgc2V0CiMgQ09ORklHX09GIGlzIG5vdCBzZXQKQ09ORklHX0FSQ0hfTUlHSFRfSEFWRV9Q Q19QQVJQT1JUPXkKQ09ORklHX1BBUlBPUlQ9bQpDT05GSUdfUEFSUE9SVF9QQz1tCkNPTkZJR19Q QVJQT1JUX1NFUklBTD1tCiMgQ09ORklHX1BBUlBPUlRfUENfRklGTyBpcyBub3Qgc2V0CiMgQ09O RklHX1BBUlBPUlRfUENfU1VQRVJJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1BBUlBPUlRfQVg4ODc5 NiBpcyBub3Qgc2V0CkNPTkZJR19QQVJQT1JUXzEyODQ9eQpDT05GSUdfUEFSUE9SVF9OT1RfUEM9 eQpDT05GSUdfUE5QPXkKIyBDT05GSUdfUE5QX0RFQlVHX01FU1NBR0VTIGlzIG5vdCBzZXQKCiMK IyBQcm90b2NvbHMKIwpDT05GSUdfUE5QQUNQST15CkNPTkZJR19CTEtfREVWPXkKQ09ORklHX0JM S19ERVZfTlVMTF9CTEs9bQpDT05GSUdfQkxLX0RFVl9OVUxMX0JMS19GQVVMVF9JTkpFQ1RJT049 eQpDT05GSUdfQkxLX0RFVl9GRD1tCkNPTkZJR19DRFJPTT1tCiMgQ09ORklHX1BBUklERSBpcyBu b3Qgc2V0CkNPTkZJR19CTEtfREVWX1BDSUVTU0RfTVRJUDMyWFg9bQojIENPTkZJR19aUkFNIGlz IG5vdCBzZXQKIyBDT05GSUdfQkxLX0RFVl9VTUVNIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZf TE9PUD1tCkNPTkZJR19CTEtfREVWX0xPT1BfTUlOX0NPVU5UPTAKIyBDT05GSUdfQkxLX0RFVl9D UllQVE9MT09QIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0RFVl9EUkJEIGlzIG5vdCBzZXQKQ09O RklHX0JMS19ERVZfTkJEPW0KIyBDT05GSUdfQkxLX0RFVl9TS0QgaXMgbm90IHNldApDT05GSUdf QkxLX0RFVl9TWDg9bQpDT05GSUdfQkxLX0RFVl9SQU09bQpDT05GSUdfQkxLX0RFVl9SQU1fQ09V TlQ9MTYKQ09ORklHX0JMS19ERVZfUkFNX1NJWkU9MTYzODQKQ09ORklHX0NEUk9NX1BLVENEVkQ9 bQpDT05GSUdfQ0RST01fUEtUQ0RWRF9CVUZGRVJTPTgKIyBDT05GSUdfQ0RST01fUEtUQ0RWRF9X Q0FDSEUgaXMgbm90IHNldApDT05GSUdfQVRBX09WRVJfRVRIPW0KQ09ORklHX1hFTl9CTEtERVZf RlJPTlRFTkQ9bQpDT05GSUdfVklSVElPX0JMSz15CkNPTkZJR19CTEtfREVWX1JCRD1tCiMgQ09O RklHX0JMS19ERVZfUlNYWCBpcyBub3Qgc2V0CgojCiMgTlZNRSBTdXBwb3J0CiMKQ09ORklHX05W TUVfQ09SRT1tCkNPTkZJR19CTEtfREVWX05WTUU9bQpDT05GSUdfTlZNRV9NVUxUSVBBVEg9eQoj IENPTkZJR19OVk1FX0hXTU9OIGlzIG5vdCBzZXQKQ09ORklHX05WTUVfRkFCUklDUz1tCiMgQ09O RklHX05WTUVfUkRNQSBpcyBub3Qgc2V0CkNPTkZJR19OVk1FX0ZDPW0KIyBDT05GSUdfTlZNRV9U Q1AgaXMgbm90IHNldApDT05GSUdfTlZNRV9UQVJHRVQ9bQpDT05GSUdfTlZNRV9UQVJHRVRfTE9P UD1tCiMgQ09ORklHX05WTUVfVEFSR0VUX1JETUEgaXMgbm90IHNldApDT05GSUdfTlZNRV9UQVJH RVRfRkM9bQpDT05GSUdfTlZNRV9UQVJHRVRfRkNMT09QPW0KIyBDT05GSUdfTlZNRV9UQVJHRVRf VENQIGlzIG5vdCBzZXQKIyBlbmQgb2YgTlZNRSBTdXBwb3J0CgojCiMgTWlzYyBkZXZpY2VzCiMK Q09ORklHX1NFTlNPUlNfTElTM0xWMDJEPW0KIyBDT05GSUdfQUQ1MjVYX0RQT1QgaXMgbm90IHNl dAojIENPTkZJR19EVU1NWV9JUlEgaXMgbm90IHNldAojIENPTkZJR19JQk1fQVNNIGlzIG5vdCBz ZXQKIyBDT05GSUdfUEhBTlRPTSBpcyBub3Qgc2V0CkNPTkZJR19USUZNX0NPUkU9bQpDT05GSUdf VElGTV83WFgxPW0KIyBDT05GSUdfSUNTOTMyUzQwMSBpcyBub3Qgc2V0CkNPTkZJR19FTkNMT1NV UkVfU0VSVklDRVM9bQpDT05GSUdfU0dJX1hQPW0KQ09ORklHX0hQX0lMTz1tCkNPTkZJR19TR0lf R1JVPW0KIyBDT05GSUdfU0dJX0dSVV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19BUERTOTgwMkFM Uz1tCkNPTkZJR19JU0wyOTAwMz1tCkNPTkZJR19JU0wyOTAyMD1tCkNPTkZJR19TRU5TT1JTX1RT TDI1NTA9bQpDT05GSUdfU0VOU09SU19CSDE3NzA9bQpDT05GSUdfU0VOU09SU19BUERTOTkwWD1t CiMgQ09ORklHX0hNQzYzNTIgaXMgbm90IHNldAojIENPTkZJR19EUzE2ODIgaXMgbm90IHNldApD T05GSUdfVk1XQVJFX0JBTExPT049bQojIENPTkZJR19MQVRUSUNFX0VDUDNfQ09ORklHIGlzIG5v dCBzZXQKIyBDT05GSUdfU1JBTSBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSV9FTkRQT0lOVF9URVNU IGlzIG5vdCBzZXQKIyBDT05GSUdfWElMSU5YX1NERkVDIGlzIG5vdCBzZXQKQ09ORklHX1BWUEFO SUM9eQojIENPTkZJR19DMlBPUlQgaXMgbm90IHNldAoKIwojIEVFUFJPTSBzdXBwb3J0CiMKQ09O RklHX0VFUFJPTV9BVDI0PW0KIyBDT05GSUdfRUVQUk9NX0FUMjUgaXMgbm90IHNldApDT05GSUdf RUVQUk9NX0xFR0FDWT1tCkNPTkZJR19FRVBST01fTUFYNjg3NT1tCkNPTkZJR19FRVBST01fOTND WDY9bQojIENPTkZJR19FRVBST01fOTNYWDQ2IGlzIG5vdCBzZXQKIyBDT05GSUdfRUVQUk9NX0lE VF84OUhQRVNYIGlzIG5vdCBzZXQKIyBDT05GSUdfRUVQUk9NX0VFMTAwNCBpcyBub3Qgc2V0CiMg ZW5kIG9mIEVFUFJPTSBzdXBwb3J0CgpDT05GSUdfQ0I3MTBfQ09SRT1tCiMgQ09ORklHX0NCNzEw X0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0NCNzEwX0RFQlVHX0FTU1VNUFRJT05TPXkKCiMKIyBU ZXhhcyBJbnN0cnVtZW50cyBzaGFyZWQgdHJhbnNwb3J0IGxpbmUgZGlzY2lwbGluZQojCiMgQ09O RklHX1RJX1NUIGlzIG5vdCBzZXQKIyBlbmQgb2YgVGV4YXMgSW5zdHJ1bWVudHMgc2hhcmVkIHRy YW5zcG9ydCBsaW5lIGRpc2NpcGxpbmUKCkNPTkZJR19TRU5TT1JTX0xJUzNfSTJDPW0KQ09ORklH X0FMVEVSQV9TVEFQTD1tCkNPTkZJR19JTlRFTF9NRUk9bQpDT05GSUdfSU5URUxfTUVJX01FPW0K IyBDT05GSUdfSU5URUxfTUVJX1RYRSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX01FSV9IRENQ IGlzIG5vdCBzZXQKQ09ORklHX1ZNV0FSRV9WTUNJPW0KCiMKIyBJbnRlbCBNSUMgJiByZWxhdGVk IHN1cHBvcnQKIwojIENPTkZJR19JTlRFTF9NSUNfQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NJ Rl9CVVMgaXMgbm90IHNldAojIENPTkZJR19WT1BfQlVTIGlzIG5vdCBzZXQKIyBlbmQgb2YgSW50 ZWwgTUlDICYgcmVsYXRlZCBzdXBwb3J0CgojIENPTkZJR19HRU5XUUUgaXMgbm90IHNldAojIENP TkZJR19FQ0hPIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlTQ19BTENPUl9QQ0kgaXMgbm90IHNldAoj IENPTkZJR19NSVNDX1JUU1hfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlTQ19SVFNYX1VTQiBp cyBub3Qgc2V0CiMgQ09ORklHX0hBQkFOQV9BSSBpcyBub3Qgc2V0CiMgQ09ORklHX1VBQ0NFIGlz IG5vdCBzZXQKIyBlbmQgb2YgTWlzYyBkZXZpY2VzCgpDT05GSUdfSEFWRV9JREU9eQojIENPTkZJ R19JREUgaXMgbm90IHNldAoKIwojIFNDU0kgZGV2aWNlIHN1cHBvcnQKIwpDT05GSUdfU0NTSV9N T0Q9eQpDT05GSUdfUkFJRF9BVFRSUz1tCkNPTkZJR19TQ1NJPXkKQ09ORklHX1NDU0lfRE1BPXkK Q09ORklHX1NDU0lfTkVUTElOSz15CkNPTkZJR19TQ1NJX1BST0NfRlM9eQoKIwojIFNDU0kgc3Vw cG9ydCB0eXBlIChkaXNrLCB0YXBlLCBDRC1ST00pCiMKQ09ORklHX0JMS19ERVZfU0Q9bQpDT05G SUdfQ0hSX0RFVl9TVD1tCkNPTkZJR19CTEtfREVWX1NSPW0KQ09ORklHX0NIUl9ERVZfU0c9bQpD T05GSUdfQ0hSX0RFVl9TQ0g9bQpDT05GSUdfU0NTSV9FTkNMT1NVUkU9bQpDT05GSUdfU0NTSV9D T05TVEFOVFM9eQpDT05GSUdfU0NTSV9MT0dHSU5HPXkKQ09ORklHX1NDU0lfU0NBTl9BU1lOQz15 CgojCiMgU0NTSSBUcmFuc3BvcnRzCiMKQ09ORklHX1NDU0lfU1BJX0FUVFJTPW0KQ09ORklHX1ND U0lfRkNfQVRUUlM9bQpDT05GSUdfU0NTSV9JU0NTSV9BVFRSUz1tCkNPTkZJR19TQ1NJX1NBU19B VFRSUz1tCkNPTkZJR19TQ1NJX1NBU19MSUJTQVM9bQpDT05GSUdfU0NTSV9TQVNfQVRBPXkKQ09O RklHX1NDU0lfU0FTX0hPU1RfU01QPXkKQ09ORklHX1NDU0lfU1JQX0FUVFJTPW0KIyBlbmQgb2Yg U0NTSSBUcmFuc3BvcnRzCgpDT05GSUdfU0NTSV9MT1dMRVZFTD15CkNPTkZJR19JU0NTSV9UQ1A9 bQpDT05GSUdfSVNDU0lfQk9PVF9TWVNGUz1tCkNPTkZJR19TQ1NJX0NYR0IzX0lTQ1NJPW0KQ09O RklHX1NDU0lfQ1hHQjRfSVNDU0k9bQpDT05GSUdfU0NTSV9CTlgyX0lTQ1NJPW0KQ09ORklHX1ND U0lfQk5YMlhfRkNPRT1tCkNPTkZJR19CRTJJU0NTST1tCiMgQ09ORklHX0JMS19ERVZfM1dfWFhY WF9SQUlEIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSFBTQT1tCkNPTkZJR19TQ1NJXzNXXzlYWFg9 bQpDT05GSUdfU0NTSV8zV19TQVM9bQojIENPTkZJR19TQ1NJX0FDQVJEIGlzIG5vdCBzZXQKQ09O RklHX1NDU0lfQUFDUkFJRD1tCiMgQ09ORklHX1NDU0lfQUlDN1hYWCBpcyBub3Qgc2V0CkNPTkZJ R19TQ1NJX0FJQzc5WFg9bQpDT05GSUdfQUlDNzlYWF9DTURTX1BFUl9ERVZJQ0U9NApDT05GSUdf QUlDNzlYWF9SRVNFVF9ERUxBWV9NUz0xNTAwMAojIENPTkZJR19BSUM3OVhYX0RFQlVHX0VOQUJM RSBpcyBub3Qgc2V0CkNPTkZJR19BSUM3OVhYX0RFQlVHX01BU0s9MAojIENPTkZJR19BSUM3OVhY X1JFR19QUkVUVFlfUFJJTlQgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0FJQzk0WFggaXMgbm90 IHNldApDT05GSUdfU0NTSV9NVlNBUz1tCiMgQ09ORklHX1NDU0lfTVZTQVNfREVCVUcgaXMgbm90 IHNldApDT05GSUdfU0NTSV9NVlNBU19UQVNLTEVUPXkKQ09ORklHX1NDU0lfTVZVTUk9bQojIENP TkZJR19TQ1NJX0RQVF9JMk8gaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0FEVkFOU1lTIGlzIG5v dCBzZXQKQ09ORklHX1NDU0lfQVJDTVNSPW0KIyBDT05GSUdfU0NTSV9FU0FTMlIgaXMgbm90IHNl dAojIENPTkZJR19NRUdBUkFJRF9ORVdHRU4gaXMgbm90IHNldAojIENPTkZJR19NRUdBUkFJRF9M RUdBQ1kgaXMgbm90IHNldApDT05GSUdfTUVHQVJBSURfU0FTPW0KQ09ORklHX1NDU0lfTVBUM1NB Uz1tCkNPTkZJR19TQ1NJX01QVDJTQVNfTUFYX1NHRT0xMjgKQ09ORklHX1NDU0lfTVBUM1NBU19N QVhfU0dFPTEyOApDT05GSUdfU0NTSV9NUFQyU0FTPW0KIyBDT05GSUdfU0NTSV9TTUFSVFBRSSBp cyBub3Qgc2V0CkNPTkZJR19TQ1NJX1VGU0hDRD1tCkNPTkZJR19TQ1NJX1VGU0hDRF9QQ0k9bQoj IENPTkZJR19TQ1NJX1VGU19EV0NfVENfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9VRlNI Q0RfUExBVEZPUk0gaXMgbm90IHNldAojIENPTkZJR19TQ1NJX1VGU19CU0cgaXMgbm90IHNldApD T05GSUdfU0NTSV9IUFRJT1A9bQojIENPTkZJR19TQ1NJX0JVU0xPR0lDIGlzIG5vdCBzZXQKIyBD T05GSUdfU0NTSV9NWVJCIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9NWVJTIGlzIG5vdCBzZXQK Q09ORklHX1ZNV0FSRV9QVlNDU0k9bQojIENPTkZJR19YRU5fU0NTSV9GUk9OVEVORCBpcyBub3Qg c2V0CkNPTkZJR19IWVBFUlZfU1RPUkFHRT1tCkNPTkZJR19MSUJGQz1tCkNPTkZJR19MSUJGQ09F PW0KQ09ORklHX0ZDT0U9bQpDT05GSUdfRkNPRV9GTklDPW0KIyBDT05GSUdfU0NTSV9TTklDIGlz IG5vdCBzZXQKIyBDT05GSUdfU0NTSV9ETVgzMTkxRCBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lf RkRPTUFJTl9QQ0kgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0dEVEggaXMgbm90IHNldApDT05G SUdfU0NTSV9JU0NJPW0KIyBDT05GSUdfU0NTSV9JUFMgaXMgbm90IHNldApDT05GSUdfU0NTSV9J TklUSU89bQojIENPTkZJR19TQ1NJX0lOSUExMDAgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX1BQ QSBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfSU1NIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfU1RF WD1tCiMgQ09ORklHX1NDU0lfU1lNNTNDOFhYXzIgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0lQ UiBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfUUxPR0lDXzEyODAgaXMgbm90IHNldApDT05GSUdf U0NTSV9RTEFfRkM9bQpDT05GSUdfVENNX1FMQTJYWFg9bQojIENPTkZJR19UQ01fUUxBMlhYWF9E RUJVRyBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX1FMQV9JU0NTST1tCiMgQ09ORklHX1FFREkgaXMg bm90IHNldAojIENPTkZJR19RRURGIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9MUEZDIGlzIG5v dCBzZXQKIyBDT05GSUdfU0NTSV9EQzM5NXggaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0FNNTND OTc0IGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9XRDcxOVggaXMgbm90IHNldApDT05GSUdfU0NT SV9ERUJVRz1tCkNPTkZJR19TQ1NJX1BNQ1JBSUQ9bQpDT05GSUdfU0NTSV9QTTgwMDE9bQojIENP TkZJR19TQ1NJX0JGQV9GQyBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX1ZJUlRJTz1tCiMgQ09ORklH X1NDU0lfQ0hFTFNJT19GQ09FIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfREg9eQpDT05GSUdfU0NT SV9ESF9SREFDPXkKQ09ORklHX1NDU0lfREhfSFBfU1c9eQpDT05GSUdfU0NTSV9ESF9FTUM9eQpD T05GSUdfU0NTSV9ESF9BTFVBPXkKIyBlbmQgb2YgU0NTSSBkZXZpY2Ugc3VwcG9ydAoKQ09ORklH X0FUQT1tCkNPTkZJR19TQVRBX0hPU1Q9eQpDT05GSUdfUEFUQV9USU1JTkdTPXkKQ09ORklHX0FU QV9WRVJCT1NFX0VSUk9SPXkKQ09ORklHX0FUQV9GT1JDRT15CkNPTkZJR19BVEFfQUNQST15CiMg Q09ORklHX1NBVEFfWlBPREQgaXMgbm90IHNldApDT05GSUdfU0FUQV9QTVA9eQoKIwojIENvbnRy b2xsZXJzIHdpdGggbm9uLVNGRiBuYXRpdmUgaW50ZXJmYWNlCiMKQ09ORklHX1NBVEFfQUhDST1t CkNPTkZJR19TQVRBX01PQklMRV9MUE1fUE9MSUNZPTAKQ09ORklHX1NBVEFfQUhDSV9QTEFURk9S TT1tCiMgQ09ORklHX1NBVEFfSU5JQzE2MlggaXMgbm90IHNldApDT05GSUdfU0FUQV9BQ0FSRF9B SENJPW0KQ09ORklHX1NBVEFfU0lMMjQ9bQpDT05GSUdfQVRBX1NGRj15CgojCiMgU0ZGIGNvbnRy b2xsZXJzIHdpdGggY3VzdG9tIERNQSBpbnRlcmZhY2UKIwpDT05GSUdfUERDX0FETUE9bQpDT05G SUdfU0FUQV9RU1RPUj1tCkNPTkZJR19TQVRBX1NYND1tCkNPTkZJR19BVEFfQk1ETUE9eQoKIwoj IFNBVEEgU0ZGIGNvbnRyb2xsZXJzIHdpdGggQk1ETUEKIwpDT05GSUdfQVRBX1BJSVg9bQojIENP TkZJR19TQVRBX0RXQyBpcyBub3Qgc2V0CkNPTkZJR19TQVRBX01WPW0KQ09ORklHX1NBVEFfTlY9 bQpDT05GSUdfU0FUQV9QUk9NSVNFPW0KQ09ORklHX1NBVEFfU0lMPW0KQ09ORklHX1NBVEFfU0lT PW0KQ09ORklHX1NBVEFfU1ZXPW0KQ09ORklHX1NBVEFfVUxJPW0KQ09ORklHX1NBVEFfVklBPW0K Q09ORklHX1NBVEFfVklURVNTRT1tCgojCiMgUEFUQSBTRkYgY29udHJvbGxlcnMgd2l0aCBCTURN QQojCkNPTkZJR19QQVRBX0FMST1tCkNPTkZJR19QQVRBX0FNRD1tCkNPTkZJR19QQVRBX0FSVE9Q PW0KQ09ORklHX1BBVEFfQVRJSVhQPW0KQ09ORklHX1BBVEFfQVRQODY3WD1tCkNPTkZJR19QQVRB X0NNRDY0WD1tCiMgQ09ORklHX1BBVEFfQ1lQUkVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFf RUZBUiBpcyBub3Qgc2V0CkNPTkZJR19QQVRBX0hQVDM2Nj1tCkNPTkZJR19QQVRBX0hQVDM3WD1t CkNPTkZJR19QQVRBX0hQVDNYMk49bQpDT05GSUdfUEFUQV9IUFQzWDM9bQojIENPTkZJR19QQVRB X0hQVDNYM19ETUEgaXMgbm90IHNldApDT05GSUdfUEFUQV9JVDgyMTM9bQpDT05GSUdfUEFUQV9J VDgyMVg9bQpDT05GSUdfUEFUQV9KTUlDUk9OPW0KQ09ORklHX1BBVEFfTUFSVkVMTD1tCkNPTkZJ R19QQVRBX05FVENFTEw9bQpDT05GSUdfUEFUQV9OSU5KQTMyPW0KIyBDT05GSUdfUEFUQV9OUzg3 NDE1IGlzIG5vdCBzZXQKQ09ORklHX1BBVEFfT0xEUElJWD1tCiMgQ09ORklHX1BBVEFfT1BUSURN QSBpcyBub3Qgc2V0CkNPTkZJR19QQVRBX1BEQzIwMjdYPW0KQ09ORklHX1BBVEFfUERDX09MRD1t CiMgQ09ORklHX1BBVEFfUkFESVNZUyBpcyBub3Qgc2V0CkNPTkZJR19QQVRBX1JEQz1tCkNPTkZJ R19QQVRBX1NDSD1tCkNPTkZJR19QQVRBX1NFUlZFUldPUktTPW0KQ09ORklHX1BBVEFfU0lMNjgw PW0KQ09ORklHX1BBVEFfU0lTPW0KQ09ORklHX1BBVEFfVE9TSElCQT1tCiMgQ09ORklHX1BBVEFf VFJJRkxFWCBpcyBub3Qgc2V0CkNPTkZJR19QQVRBX1ZJQT1tCiMgQ09ORklHX1BBVEFfV0lOQk9O RCBpcyBub3Qgc2V0CgojCiMgUElPLW9ubHkgU0ZGIGNvbnRyb2xsZXJzCiMKIyBDT05GSUdfUEFU QV9DTUQ2NDBfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9NUElJWCBpcyBub3Qgc2V0CiMg Q09ORklHX1BBVEFfTlM4NzQxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfT1BUSSBpcyBub3Qg c2V0CiMgQ09ORklHX1BBVEFfUloxMDAwIGlzIG5vdCBzZXQKCiMKIyBHZW5lcmljIGZhbGxiYWNr IC8gbGVnYWN5IGRyaXZlcnMKIwpDT05GSUdfUEFUQV9BQ1BJPW0KQ09ORklHX0FUQV9HRU5FUklD PW0KIyBDT05GSUdfUEFUQV9MRUdBQ1kgaXMgbm90IHNldApDT05GSUdfTUQ9eQpDT05GSUdfQkxL X0RFVl9NRD15CkNPTkZJR19NRF9BVVRPREVURUNUPXkKQ09ORklHX01EX0xJTkVBUj1tCkNPTkZJ R19NRF9SQUlEMD1tCkNPTkZJR19NRF9SQUlEMT1tCkNPTkZJR19NRF9SQUlEMTA9bQpDT05GSUdf TURfUkFJRDQ1Nj1tCkNPTkZJR19NRF9NVUxUSVBBVEg9bQpDT05GSUdfTURfRkFVTFRZPW0KIyBD T05GSUdfTURfQ0xVU1RFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0JDQUNIRSBpcyBub3Qgc2V0CkNP TkZJR19CTEtfREVWX0RNX0JVSUxUSU49eQpDT05GSUdfQkxLX0RFVl9ETT1tCkNPTkZJR19ETV9E RUJVRz15CkNPTkZJR19ETV9CVUZJTz1tCiMgQ09ORklHX0RNX0RFQlVHX0JMT0NLX01BTkFHRVJf TE9DS0lORyBpcyBub3Qgc2V0CkNPTkZJR19ETV9CSU9fUFJJU09OPW0KQ09ORklHX0RNX1BFUlNJ U1RFTlRfREFUQT1tCiMgQ09ORklHX0RNX1VOU1RSSVBFRCBpcyBub3Qgc2V0CkNPTkZJR19ETV9D UllQVD1tCkNPTkZJR19ETV9TTkFQU0hPVD1tCkNPTkZJR19ETV9USElOX1BST1ZJU0lPTklORz1t CkNPTkZJR19ETV9DQUNIRT1tCkNPTkZJR19ETV9DQUNIRV9TTVE9bQojIENPTkZJR19ETV9XUklU RUNBQ0hFIGlzIG5vdCBzZXQKQ09ORklHX0RNX0VSQT1tCiMgQ09ORklHX0RNX0NMT05FIGlzIG5v dCBzZXQKQ09ORklHX0RNX01JUlJPUj1tCkNPTkZJR19ETV9MT0dfVVNFUlNQQUNFPW0KQ09ORklH X0RNX1JBSUQ9bQpDT05GSUdfRE1fWkVSTz1tCkNPTkZJR19ETV9NVUxUSVBBVEg9bQpDT05GSUdf RE1fTVVMVElQQVRIX1FMPW0KQ09ORklHX0RNX01VTFRJUEFUSF9TVD1tCkNPTkZJR19ETV9ERUxB WT1tCiMgQ09ORklHX0RNX0RVU1QgaXMgbm90IHNldApDT05GSUdfRE1fVUVWRU5UPXkKQ09ORklH X0RNX0ZMQUtFWT1tCkNPTkZJR19ETV9WRVJJVFk9bQojIENPTkZJR19ETV9WRVJJVFlfVkVSSUZZ X1JPT1RIQVNIX1NJRyBpcyBub3Qgc2V0CiMgQ09ORklHX0RNX1ZFUklUWV9GRUMgaXMgbm90IHNl dApDT05GSUdfRE1fU1dJVENIPW0KQ09ORklHX0RNX0xPR19XUklURVM9bQojIENPTkZJR19ETV9J TlRFR1JJVFkgaXMgbm90IHNldAojIENPTkZJR19ETV9aT05FRCBpcyBub3Qgc2V0CkNPTkZJR19U QVJHRVRfQ09SRT1tCkNPTkZJR19UQ01fSUJMT0NLPW0KQ09ORklHX1RDTV9GSUxFSU89bQpDT05G SUdfVENNX1BTQ1NJPW0KQ09ORklHX1RDTV9VU0VSMj1tCkNPTkZJR19MT09QQkFDS19UQVJHRVQ9 bQpDT05GSUdfVENNX0ZDPW0KQ09ORklHX0lTQ1NJX1RBUkdFVD1tCkNPTkZJR19JU0NTSV9UQVJH RVRfQ1hHQjQ9bQojIENPTkZJR19TQlBfVEFSR0VUIGlzIG5vdCBzZXQKQ09ORklHX0ZVU0lPTj15 CkNPTkZJR19GVVNJT05fU1BJPW0KIyBDT05GSUdfRlVTSU9OX0ZDIGlzIG5vdCBzZXQKQ09ORklH X0ZVU0lPTl9TQVM9bQpDT05GSUdfRlVTSU9OX01BWF9TR0U9MTI4CkNPTkZJR19GVVNJT05fQ1RM PW0KQ09ORklHX0ZVU0lPTl9MT0dHSU5HPXkKCiMKIyBJRUVFIDEzOTQgKEZpcmVXaXJlKSBzdXBw b3J0CiMKQ09ORklHX0ZJUkVXSVJFPW0KQ09ORklHX0ZJUkVXSVJFX09IQ0k9bQpDT05GSUdfRklS RVdJUkVfU0JQMj1tCkNPTkZJR19GSVJFV0lSRV9ORVQ9bQojIENPTkZJR19GSVJFV0lSRV9OT1NZ IGlzIG5vdCBzZXQKIyBlbmQgb2YgSUVFRSAxMzk0IChGaXJlV2lyZSkgc3VwcG9ydAoKQ09ORklH X01BQ0lOVE9TSF9EUklWRVJTPXkKQ09ORklHX01BQ19FTVVNT1VTRUJUTj15CkNPTkZJR19ORVRE RVZJQ0VTPXkKQ09ORklHX01JST15CkNPTkZJR19ORVRfQ09SRT15CkNPTkZJR19CT05ESU5HPW0K Q09ORklHX0RVTU1ZPW0KIyBDT05GSUdfV0lSRUdVQVJEIGlzIG5vdCBzZXQKIyBDT05GSUdfRVFV QUxJWkVSIGlzIG5vdCBzZXQKQ09ORklHX05FVF9GQz15CkNPTkZJR19JRkI9bQpDT05GSUdfTkVU X1RFQU09bQpDT05GSUdfTkVUX1RFQU1fTU9ERV9CUk9BRENBU1Q9bQpDT05GSUdfTkVUX1RFQU1f TU9ERV9ST1VORFJPQklOPW0KQ09ORklHX05FVF9URUFNX01PREVfUkFORE9NPW0KQ09ORklHX05F VF9URUFNX01PREVfQUNUSVZFQkFDS1VQPW0KQ09ORklHX05FVF9URUFNX01PREVfTE9BREJBTEFO Q0U9bQpDT05GSUdfTUFDVkxBTj1tCkNPTkZJR19NQUNWVEFQPW0KIyBDT05GSUdfSVBWTEFOIGlz IG5vdCBzZXQKQ09ORklHX1ZYTEFOPW0KQ09ORklHX0dFTkVWRT1tCiMgQ09ORklHX0JBUkVVRFAg aXMgbm90IHNldAojIENPTkZJR19HVFAgaXMgbm90IHNldApDT05GSUdfTUFDU0VDPW0KQ09ORklH X05FVENPTlNPTEU9bQpDT05GSUdfTkVUQ09OU09MRV9EWU5BTUlDPXkKQ09ORklHX05FVFBPTEw9 eQpDT05GSUdfTkVUX1BPTExfQ09OVFJPTExFUj15CkNPTkZJR19OVEJfTkVUREVWPW0KQ09ORklH X1RVTj1tCkNPTkZJR19UQVA9bQojIENPTkZJR19UVU5fVk5FVF9DUk9TU19MRSBpcyBub3Qgc2V0 CkNPTkZJR19WRVRIPW0KQ09ORklHX1ZJUlRJT19ORVQ9bQpDT05GSUdfTkxNT049bQpDT05GSUdf VlNPQ0tNT049bQojIENPTkZJR19BUkNORVQgaXMgbm90IHNldAojIENPTkZJR19BVE1fRFJJVkVS UyBpcyBub3Qgc2V0CgojCiMgRGlzdHJpYnV0ZWQgU3dpdGNoIEFyY2hpdGVjdHVyZSBkcml2ZXJz CiMKIyBlbmQgb2YgRGlzdHJpYnV0ZWQgU3dpdGNoIEFyY2hpdGVjdHVyZSBkcml2ZXJzCgpDT05G SUdfRVRIRVJORVQ9eQpDT05GSUdfTURJTz15CiMgQ09ORklHX05FVF9WRU5ET1JfM0NPTSBpcyBu b3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfQURBUFRFQyBpcyBub3Qgc2V0CkNPTkZJR19ORVRf VkVORE9SX0FHRVJFPXkKIyBDT05GSUdfRVQxMzFYIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5E T1JfQUxBQ1JJVEVDSD15CiMgQ09ORklHX1NMSUNPU1MgaXMgbm90IHNldAojIENPTkZJR19ORVRf VkVORE9SX0FMVEVPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0FMVEVSQV9UU0UgaXMgbm90IHNldApD T05GSUdfTkVUX1ZFTkRPUl9BTUFaT049eQpDT05GSUdfRU5BX0VUSEVSTkVUPW0KQ09ORklHX05F VF9WRU5ET1JfQU1EPXkKQ09ORklHX0FNRDgxMTFfRVRIPW0KQ09ORklHX1BDTkVUMzI9bQpDT05G SUdfQU1EX1hHQkU9bQojIENPTkZJR19BTURfWEdCRV9EQ0IgaXMgbm90IHNldApDT05GSUdfQU1E X1hHQkVfSEFWRV9FQ0M9eQpDT05GSUdfTkVUX1ZFTkRPUl9BUVVBTlRJQT15CkNPTkZJR19BUVRJ T049bQpDT05GSUdfTkVUX1ZFTkRPUl9BUkM9eQpDT05GSUdfTkVUX1ZFTkRPUl9BVEhFUk9TPXkK Q09ORklHX0FUTDI9bQpDT05GSUdfQVRMMT1tCkNPTkZJR19BVEwxRT1tCkNPTkZJR19BVEwxQz1t CkNPTkZJR19BTFg9bQpDT05GSUdfTkVUX1ZFTkRPUl9BVVJPUkE9eQojIENPTkZJR19BVVJPUkFf TkI4ODAwIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfQlJPQURDT009eQpDT05GSUdfQjQ0 PW0KQ09ORklHX0I0NF9QQ0lfQVVUT1NFTEVDVD15CkNPTkZJR19CNDRfUENJQ09SRV9BVVRPU0VM RUNUPXkKQ09ORklHX0I0NF9QQ0k9eQojIENPTkZJR19CQ01HRU5FVCBpcyBub3Qgc2V0CkNPTkZJ R19CTlgyPW0KQ09ORklHX0NOSUM9bQpDT05GSUdfVElHT04zPXkKQ09ORklHX1RJR09OM19IV01P Tj15CkNPTkZJR19CTlgyWD1tCkNPTkZJR19CTlgyWF9TUklPVj15CiMgQ09ORklHX1NZU1RFTVBP UlQgaXMgbm90IHNldApDT05GSUdfQk5YVD1tCkNPTkZJR19CTlhUX1NSSU9WPXkKQ09ORklHX0JO WFRfRkxPV0VSX09GRkxPQUQ9eQpDT05GSUdfQk5YVF9EQ0I9eQpDT05GSUdfQk5YVF9IV01PTj15 CkNPTkZJR19ORVRfVkVORE9SX0JST0NBREU9eQpDT05GSUdfQk5BPW0KQ09ORklHX05FVF9WRU5E T1JfQ0FERU5DRT15CkNPTkZJR19NQUNCPW0KQ09ORklHX01BQ0JfVVNFX0hXU1RBTVA9eQojIENP TkZJR19NQUNCX1BDSSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX0NBVklVTT15CiMgQ09O RklHX1RIVU5ERVJfTklDX1BGIGlzIG5vdCBzZXQKIyBDT05GSUdfVEhVTkRFUl9OSUNfVkYgaXMg bm90IHNldAojIENPTkZJR19USFVOREVSX05JQ19CR1ggaXMgbm90IHNldAojIENPTkZJR19USFVO REVSX05JQ19SR1ggaXMgbm90IHNldApDT05GSUdfQ0FWSVVNX1BUUD15CkNPTkZJR19MSVFVSURJ Tz1tCkNPTkZJR19MSVFVSURJT19WRj1tCkNPTkZJR19ORVRfVkVORE9SX0NIRUxTSU89eQojIENP TkZJR19DSEVMU0lPX1QxIGlzIG5vdCBzZXQKQ09ORklHX0NIRUxTSU9fVDM9bQpDT05GSUdfQ0hF TFNJT19UND1tCiMgQ09ORklHX0NIRUxTSU9fVDRfRENCIGlzIG5vdCBzZXQKQ09ORklHX0NIRUxT SU9fVDRWRj1tCkNPTkZJR19DSEVMU0lPX0xJQj1tCkNPTkZJR19ORVRfVkVORE9SX0NJU0NPPXkK Q09ORklHX0VOSUM9bQpDT05GSUdfTkVUX1ZFTkRPUl9DT1JUSU5BPXkKIyBDT05GSUdfQ1hfRUNB VCBpcyBub3Qgc2V0CkNPTkZJR19ETkVUPW0KQ09ORklHX05FVF9WRU5ET1JfREVDPXkKQ09ORklH X05FVF9UVUxJUD15CkNPTkZJR19ERTIxMDRYPW0KQ09ORklHX0RFMjEwNFhfRFNMPTAKQ09ORklH X1RVTElQPXkKIyBDT05GSUdfVFVMSVBfTVdJIGlzIG5vdCBzZXQKQ09ORklHX1RVTElQX01NSU89 eQojIENPTkZJR19UVUxJUF9OQVBJIGlzIG5vdCBzZXQKQ09ORklHX0RFNFg1PW0KQ09ORklHX1dJ TkJPTkRfODQwPW0KQ09ORklHX0RNOTEwMj1tCkNPTkZJR19VTEk1MjZYPW0KQ09ORklHX1BDTUNJ QV9YSVJDT009bQojIENPTkZJR19ORVRfVkVORE9SX0RMSU5LIGlzIG5vdCBzZXQKQ09ORklHX05F VF9WRU5ET1JfRU1VTEVYPXkKQ09ORklHX0JFMk5FVD1tCkNPTkZJR19CRTJORVRfSFdNT049eQpD T05GSUdfQkUyTkVUX0JFMj15CkNPTkZJR19CRTJORVRfQkUzPXkKQ09ORklHX0JFMk5FVF9MQU5D RVI9eQpDT05GSUdfQkUyTkVUX1NLWUhBV0s9eQpDT05GSUdfTkVUX1ZFTkRPUl9FWkNISVA9eQpD T05GSUdfTkVUX1ZFTkRPUl9HT09HTEU9eQojIENPTkZJR19HVkUgaXMgbm90IHNldApDT05GSUdf TkVUX1ZFTkRPUl9IVUFXRUk9eQojIENPTkZJR19ISU5JQyBpcyBub3Qgc2V0CiMgQ09ORklHX05F VF9WRU5ET1JfSTgyNVhYIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfSU5URUw9eQojIENP TkZJR19FMTAwIGlzIG5vdCBzZXQKQ09ORklHX0UxMDAwPXkKQ09ORklHX0UxMDAwRT15CkNPTkZJ R19FMTAwMEVfSFdUUz15CkNPTkZJR19JR0I9eQpDT05GSUdfSUdCX0hXTU9OPXkKQ09ORklHX0lH QlZGPW0KIyBDT05GSUdfSVhHQiBpcyBub3Qgc2V0CkNPTkZJR19JWEdCRT15CkNPTkZJR19JWEdC RV9IV01PTj15CkNPTkZJR19JWEdCRV9EQ0I9eQpDT05GSUdfSVhHQkVWRj1tCkNPTkZJR19JNDBF PXkKQ09ORklHX0k0MEVfRENCPXkKQ09ORklHX0lBVkY9bQpDT05GSUdfSTQwRVZGPW0KIyBDT05G SUdfSUNFIGlzIG5vdCBzZXQKQ09ORklHX0ZNMTBLPW0KIyBDT05GSUdfSUdDIGlzIG5vdCBzZXQK Q09ORklHX0pNRT1tCkNPTkZJR19ORVRfVkVORE9SX01BUlZFTEw9eQpDT05GSUdfTVZNRElPPW0K Q09ORklHX1NLR0U9eQojIENPTkZJR19TS0dFX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NLR0Vf R0VORVNJUz15CkNPTkZJR19TS1kyPW0KIyBDT05GSUdfU0tZMl9ERUJVRyBpcyBub3Qgc2V0CkNP TkZJR19ORVRfVkVORE9SX01FTExBTk9YPXkKQ09ORklHX01MWDRfRU49bQpDT05GSUdfTUxYNF9F Tl9EQ0I9eQpDT05GSUdfTUxYNF9DT1JFPW0KQ09ORklHX01MWDRfREVCVUc9eQpDT05GSUdfTUxY NF9DT1JFX0dFTjI9eQojIENPTkZJR19NTFg1X0NPUkUgaXMgbm90IHNldAojIENPTkZJR19NTFhT V19DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfTUxYRlcgaXMgbm90IHNldAojIENPTkZJR19ORVRf VkVORE9SX01JQ1JFTCBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfTUlDUk9DSElQIGlz IG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfTUlDUk9TRU1JPXkKIyBDT05GSUdfTVNDQ19PQ0VM T1RfU1dJVENIIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfTVlSST15CkNPTkZJR19NWVJJ MTBHRT1tCkNPTkZJR19NWVJJMTBHRV9EQ0E9eQojIENPTkZJR19GRUFMTlggaXMgbm90IHNldAoj IENPTkZJR19ORVRfVkVORE9SX05BVFNFTUkgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9O RVRFUklPTj15CiMgQ09ORklHX1MySU8gaXMgbm90IHNldAojIENPTkZJR19WWEdFIGlzIG5vdCBz ZXQKQ09ORklHX05FVF9WRU5ET1JfTkVUUk9OT01FPXkKQ09ORklHX05GUD1tCkNPTkZJR19ORlBf QVBQX0ZMT1dFUj15CkNPTkZJR19ORlBfQVBQX0FCTV9OSUM9eQojIENPTkZJR19ORlBfREVCVUcg aXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9OST15CiMgQ09ORklHX05JX1hHRV9NQU5BR0VN RU5UX0VORVQgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX05WSURJQSBpcyBub3Qgc2V0 CkNPTkZJR19ORVRfVkVORE9SX09LST15CkNPTkZJR19FVEhPQz1tCkNPTkZJR19ORVRfVkVORE9S X1BBQ0tFVF9FTkdJTkVTPXkKIyBDT05GSUdfSEFNQUNISSBpcyBub3Qgc2V0CkNPTkZJR19ZRUxM T1dGSU49bQpDT05GSUdfTkVUX1ZFTkRPUl9QRU5TQU5ETz15CiMgQ09ORklHX0lPTklDIGlzIG5v dCBzZXQKQ09ORklHX05FVF9WRU5ET1JfUUxPR0lDPXkKQ09ORklHX1FMQTNYWFg9bQpDT05GSUdf UUxDTklDPW0KQ09ORklHX1FMQ05JQ19TUklPVj15CkNPTkZJR19RTENOSUNfRENCPXkKQ09ORklH X1FMQ05JQ19IV01PTj15CkNPTkZJR19ORVRYRU5fTklDPW0KQ09ORklHX1FFRD1tCkNPTkZJR19R RURfU1JJT1Y9eQpDT05GSUdfUUVERT1tCkNPTkZJR19ORVRfVkVORE9SX1FVQUxDT01NPXkKIyBD T05GSUdfUUNPTV9FTUFDIGlzIG5vdCBzZXQKIyBDT05GSUdfUk1ORVQgaXMgbm90IHNldAojIENP TkZJR19ORVRfVkVORE9SX1JEQyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX1JFQUxURUs9 eQojIENPTkZJR19BVFAgaXMgbm90IHNldApDT05GSUdfODEzOUNQPXkKQ09ORklHXzgxMzlUT089 eQojIENPTkZJR184MTM5VE9PX1BJTyBpcyBub3Qgc2V0CiMgQ09ORklHXzgxMzlUT09fVFVORV9U V0lTVEVSIGlzIG5vdCBzZXQKQ09ORklHXzgxMzlUT09fODEyOT15CiMgQ09ORklHXzgxMzlfT0xE X1JYX1JFU0VUIGlzIG5vdCBzZXQKQ09ORklHX1I4MTY5PXkKQ09ORklHX05FVF9WRU5ET1JfUkVO RVNBUz15CkNPTkZJR19ORVRfVkVORE9SX1JPQ0tFUj15CkNPTkZJR19ST0NLRVI9bQpDT05GSUdf TkVUX1ZFTkRPUl9TQU1TVU5HPXkKIyBDT05GSUdfU1hHQkVfRVRIIGlzIG5vdCBzZXQKIyBDT05G SUdfTkVUX1ZFTkRPUl9TRUVRIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfU09MQVJGTEFS RT15CkNPTkZJR19TRkM9bQpDT05GSUdfU0ZDX01URD15CkNPTkZJR19TRkNfTUNESV9NT049eQpD T05GSUdfU0ZDX1NSSU9WPXkKQ09ORklHX1NGQ19NQ0RJX0xPR0dJTkc9eQpDT05GSUdfU0ZDX0ZB TENPTj1tCkNPTkZJR19TRkNfRkFMQ09OX01URD15CiMgQ09ORklHX05FVF9WRU5ET1JfU0lMQU4g aXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1NJUyBpcyBub3Qgc2V0CkNPTkZJR19ORVRf VkVORE9SX1NNU0M9eQpDT05GSUdfRVBJQzEwMD1tCiMgQ09ORklHX1NNU0M5MTFYIGlzIG5vdCBz ZXQKQ09ORklHX1NNU0M5NDIwPW0KQ09ORklHX05FVF9WRU5ET1JfU09DSU9ORVhUPXkKIyBDT05G SUdfTkVUX1ZFTkRPUl9TVE1JQ1JPIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9TVU4g aXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9TWU5PUFNZUz15CiMgQ09ORklHX0RXQ19YTEdN QUMgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1RFSFVUSSBpcyBub3Qgc2V0CkNPTkZJ R19ORVRfVkVORE9SX1RJPXkKIyBDT05GSUdfVElfQ1BTV19QSFlfU0VMIGlzIG5vdCBzZXQKQ09O RklHX1RMQU49bQojIENPTkZJR19ORVRfVkVORE9SX1ZJQSBpcyBub3Qgc2V0CiMgQ09ORklHX05F VF9WRU5ET1JfV0laTkVUIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfWElMSU5YPXkKIyBD T05GSUdfWElMSU5YX0FYSV9FTUFDIGlzIG5vdCBzZXQKIyBDT05GSUdfWElMSU5YX0xMX1RFTUFD IGlzIG5vdCBzZXQKIyBDT05GSUdfRkRESSBpcyBub3Qgc2V0CiMgQ09ORklHX0hJUFBJIGlzIG5v dCBzZXQKIyBDT05GSUdfTkVUX1NCMTAwMCBpcyBub3Qgc2V0CkNPTkZJR19NRElPX0RFVklDRT15 CkNPTkZJR19NRElPX0JVUz15CiMgQ09ORklHX01ESU9fQkNNX1VOSU1BQyBpcyBub3Qgc2V0CkNP TkZJR19NRElPX0JJVEJBTkc9bQojIENPTkZJR19NRElPX0dQSU8gaXMgbm90IHNldAojIENPTkZJ R19NRElPX01TQ0NfTUlJTSBpcyBub3Qgc2V0CiMgQ09ORklHX01ESU9fTVZVU0IgaXMgbm90IHNl dAojIENPTkZJR19NRElPX1RIVU5ERVIgaXMgbm90IHNldAojIENPTkZJR19NRElPX1hQQ1MgaXMg bm90IHNldApDT05GSUdfUEhZTElOSz1tCkNPTkZJR19QSFlMSUI9eQpDT05GSUdfU1dQSFk9eQoj IENPTkZJR19MRURfVFJJR0dFUl9QSFkgaXMgbm90IHNldAoKIwojIE1JSSBQSFkgZGV2aWNlIGRy aXZlcnMKIwojIENPTkZJR19TRlAgaXMgbm90IHNldAojIENPTkZJR19BRElOX1BIWSBpcyBub3Qg c2V0CkNPTkZJR19BTURfUEhZPW0KIyBDT05GSUdfQVFVQU5USUFfUEhZIGlzIG5vdCBzZXQKIyBD T05GSUdfQVg4ODc5NkJfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfQkNNN1hYWF9QSFkgaXMgbm90 IHNldApDT05GSUdfQkNNODdYWF9QSFk9bQpDT05GSUdfQkNNX05FVF9QSFlMSUI9bQpDT05GSUdf QlJPQURDT01fUEhZPW0KIyBDT05GSUdfQkNNNTQxNDBfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdf QkNNODQ4ODFfUEhZIGlzIG5vdCBzZXQKQ09ORklHX0NJQ0FEQV9QSFk9bQojIENPTkZJR19DT1JU SU5BX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19EQVZJQ09NX1BIWT1tCiMgQ09ORklHX0RQODM4MjJf UEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfRFA4M1RDODExX1BIWSBpcyBub3Qgc2V0CiMgQ09ORklH X0RQODM4NDhfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfRFA4Mzg2N19QSFkgaXMgbm90IHNldAoj IENPTkZJR19EUDgzODY5X1BIWSBpcyBub3Qgc2V0CkNPTkZJR19GSVhFRF9QSFk9eQpDT05GSUdf SUNQTFVTX1BIWT1tCiMgQ09ORklHX0lOVEVMX1hXQVlfUEhZIGlzIG5vdCBzZXQKQ09ORklHX0xT SV9FVDEwMTFDX1BIWT1tCkNPTkZJR19MWFRfUEhZPW0KQ09ORklHX01BUlZFTExfUEhZPW0KIyBD T05GSUdfTUFSVkVMTF8xMEdfUEhZIGlzIG5vdCBzZXQKQ09ORklHX01JQ1JFTF9QSFk9bQojIENP TkZJR19NSUNST0NISVBfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlDUk9DSElQX1QxX1BIWSBp cyBub3Qgc2V0CiMgQ09ORklHX01JQ1JPU0VNSV9QSFkgaXMgbm90IHNldApDT05GSUdfTkFUSU9O QUxfUEhZPW0KIyBDT05GSUdfTlhQX1RKQTExWFhfUEhZIGlzIG5vdCBzZXQKQ09ORklHX1FTRU1J X1BIWT1tCkNPTkZJR19SRUFMVEVLX1BIWT15CiMgQ09ORklHX1JFTkVTQVNfUEhZIGlzIG5vdCBz ZXQKIyBDT05GSUdfUk9DS0NISVBfUEhZIGlzIG5vdCBzZXQKQ09ORklHX1NNU0NfUEhZPW0KQ09O RklHX1NURTEwWFA9bQojIENPTkZJR19URVJBTkVUSUNTX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19W SVRFU1NFX1BIWT1tCiMgQ09ORklHX1hJTElOWF9HTUlJMlJHTUlJIGlzIG5vdCBzZXQKIyBDT05G SUdfTUlDUkVMX0tTODk5NU1BIGlzIG5vdCBzZXQKIyBDT05GSUdfUExJUCBpcyBub3Qgc2V0CkNP TkZJR19QUFA9bQpDT05GSUdfUFBQX0JTRENPTVA9bQpDT05GSUdfUFBQX0RFRkxBVEU9bQpDT05G SUdfUFBQX0ZJTFRFUj15CkNPTkZJR19QUFBfTVBQRT1tCkNPTkZJR19QUFBfTVVMVElMSU5LPXkK Q09ORklHX1BQUE9BVE09bQpDT05GSUdfUFBQT0U9bQpDT05GSUdfUFBUUD1tCkNPTkZJR19QUFBP TDJUUD1tCkNPTkZJR19QUFBfQVNZTkM9bQpDT05GSUdfUFBQX1NZTkNfVFRZPW0KQ09ORklHX1NM SVA9bQpDT05GSUdfU0xIQz1tCkNPTkZJR19TTElQX0NPTVBSRVNTRUQ9eQpDT05GSUdfU0xJUF9T TUFSVD15CiMgQ09ORklHX1NMSVBfTU9ERV9TTElQNiBpcyBub3Qgc2V0CkNPTkZJR19VU0JfTkVU X0RSSVZFUlM9eQpDT05GSUdfVVNCX0NBVEM9eQpDT05GSUdfVVNCX0tBV0VUSD15CkNPTkZJR19V U0JfUEVHQVNVUz15CkNPTkZJR19VU0JfUlRMODE1MD15CkNPTkZJR19VU0JfUlRMODE1Mj1tCiMg Q09ORklHX1VTQl9MQU43OFhYIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9VU0JORVQ9eQpDT05GSUdf VVNCX05FVF9BWDg4MTdYPXkKQ09ORklHX1VTQl9ORVRfQVg4ODE3OV8xNzhBPW0KQ09ORklHX1VT Ql9ORVRfQ0RDRVRIRVI9eQpDT05GSUdfVVNCX05FVF9DRENfRUVNPXkKQ09ORklHX1VTQl9ORVRf Q0RDX05DTT1tCkNPTkZJR19VU0JfTkVUX0hVQVdFSV9DRENfTkNNPW0KQ09ORklHX1VTQl9ORVRf Q0RDX01CSU09bQpDT05GSUdfVVNCX05FVF9ETTk2MDE9eQojIENPTkZJR19VU0JfTkVUX1NSOTcw MCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9ORVRfU1I5ODAwIGlzIG5vdCBzZXQKQ09ORklHX1VT Ql9ORVRfU01TQzc1WFg9eQpDT05GSUdfVVNCX05FVF9TTVNDOTVYWD15CkNPTkZJR19VU0JfTkVU X0dMNjIwQT15CkNPTkZJR19VU0JfTkVUX05FVDEwODA9eQpDT05GSUdfVVNCX05FVF9QTFVTQj15 CkNPTkZJR19VU0JfTkVUX01DUzc4MzA9eQpDT05GSUdfVVNCX05FVF9STkRJU19IT1NUPXkKQ09O RklHX1VTQl9ORVRfQ0RDX1NVQlNFVF9FTkFCTEU9eQpDT05GSUdfVVNCX05FVF9DRENfU1VCU0VU PXkKQ09ORklHX1VTQl9BTElfTTU2MzI9eQpDT05GSUdfVVNCX0FOMjcyMD15CkNPTkZJR19VU0Jf QkVMS0lOPXkKQ09ORklHX1VTQl9BUk1MSU5VWD15CkNPTkZJR19VU0JfRVBTT04yODg4PXkKQ09O RklHX1VTQl9LQzIxOTA9eQpDT05GSUdfVVNCX05FVF9aQVVSVVM9eQpDT05GSUdfVVNCX05FVF9D WDgyMzEwX0VUSD1tCkNPTkZJR19VU0JfTkVUX0tBTE1JQT1tCkNPTkZJR19VU0JfTkVUX1FNSV9X V0FOPW0KQ09ORklHX1VTQl9IU089bQpDT05GSUdfVVNCX05FVF9JTlQ1MVgxPXkKQ09ORklHX1VT Ql9JUEhFVEg9eQpDT05GSUdfVVNCX1NJRVJSQV9ORVQ9eQpDT05GSUdfVVNCX1ZMNjAwPW0KIyBD T05GSUdfVVNCX05FVF9DSDkyMDAgaXMgbm90IHNldAojIENPTkZJR19VU0JfTkVUX0FRQzExMSBp cyBub3Qgc2V0CkNPTkZJR19XTEFOPXkKQ09ORklHX1dMQU5fVkVORE9SX0FETVRFSz15CiMgQ09O RklHX0FETTgyMTEgaXMgbm90IHNldApDT05GSUdfQVRIX0NPTU1PTj1tCkNPTkZJR19XTEFOX1ZF TkRPUl9BVEg9eQojIENPTkZJR19BVEhfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19BVEg1SyBp cyBub3Qgc2V0CiMgQ09ORklHX0FUSDVLX1BDSSBpcyBub3Qgc2V0CkNPTkZJR19BVEg5S19IVz1t CkNPTkZJR19BVEg5S19DT01NT049bQpDT05GSUdfQVRIOUtfQlRDT0VYX1NVUFBPUlQ9eQojIENP TkZJR19BVEg5SyBpcyBub3Qgc2V0CkNPTkZJR19BVEg5S19IVEM9bQojIENPTkZJR19BVEg5S19I VENfREVCVUdGUyBpcyBub3Qgc2V0CiMgQ09ORklHX0NBUkw5MTcwIGlzIG5vdCBzZXQKIyBDT05G SUdfQVRINktMIGlzIG5vdCBzZXQKIyBDT05GSUdfQVI1NTIzIGlzIG5vdCBzZXQKIyBDT05GSUdf V0lMNjIxMCBpcyBub3Qgc2V0CiMgQ09ORklHX0FUSDEwSyBpcyBub3Qgc2V0CiMgQ09ORklHX1dD TjM2WFggaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfQVRNRUw9eQojIENPTkZJR19BVE1F TCBpcyBub3Qgc2V0CiMgQ09ORklHX0FUNzZDNTBYX1VTQiBpcyBub3Qgc2V0CkNPTkZJR19XTEFO X1ZFTkRPUl9CUk9BRENPTT15CiMgQ09ORklHX0I0MyBpcyBub3Qgc2V0CiMgQ09ORklHX0I0M0xF R0FDWSBpcyBub3Qgc2V0CiMgQ09ORklHX0JSQ01TTUFDIGlzIG5vdCBzZXQKIyBDT05GSUdfQlJD TUZNQUMgaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfQ0lTQ089eQojIENPTkZJR19BSVJP IGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX0lOVEVMPXkKIyBDT05GSUdfSVBXMjEwMCBp cyBub3Qgc2V0CiMgQ09ORklHX0lQVzIyMDAgaXMgbm90IHNldApDT05GSUdfSVdMRUdBQ1k9bQpD T05GSUdfSVdMNDk2NT1tCkNPTkZJR19JV0wzOTQ1PW0KCiMKIyBpd2wzOTQ1IC8gaXdsNDk2NSBE ZWJ1Z2dpbmcgT3B0aW9ucwojCkNPTkZJR19JV0xFR0FDWV9ERUJVRz15CkNPTkZJR19JV0xFR0FD WV9ERUJVR0ZTPXkKIyBlbmQgb2YgaXdsMzk0NSAvIGl3bDQ5NjUgRGVidWdnaW5nIE9wdGlvbnMK CkNPTkZJR19JV0xXSUZJPW0KQ09ORklHX0lXTFdJRklfTEVEUz15CkNPTkZJR19JV0xEVk09bQpD T05GSUdfSVdMTVZNPW0KQ09ORklHX0lXTFdJRklfT1BNT0RFX01PRFVMQVI9eQojIENPTkZJR19J V0xXSUZJX0JDQVNUX0ZJTFRFUklORyBpcyBub3Qgc2V0CgojCiMgRGVidWdnaW5nIE9wdGlvbnMK IwojIENPTkZJR19JV0xXSUZJX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0lXTFdJRklfREVCVUdG Uz15CiMgQ09ORklHX0lXTFdJRklfREVWSUNFX1RSQUNJTkcgaXMgbm90IHNldAojIGVuZCBvZiBE ZWJ1Z2dpbmcgT3B0aW9ucwoKQ09ORklHX1dMQU5fVkVORE9SX0lOVEVSU0lMPXkKIyBDT05GSUdf SE9TVEFQIGlzIG5vdCBzZXQKIyBDT05GSUdfSEVSTUVTIGlzIG5vdCBzZXQKIyBDT05GSUdfUDU0 X0NPTU1PTiBpcyBub3Qgc2V0CiMgQ09ORklHX1BSSVNNNTQgaXMgbm90IHNldApDT05GSUdfV0xB Tl9WRU5ET1JfTUFSVkVMTD15CiMgQ09ORklHX0xJQkVSVEFTIGlzIG5vdCBzZXQKIyBDT05GSUdf TElCRVJUQVNfVEhJTkZJUk0gaXMgbm90IHNldAojIENPTkZJR19NV0lGSUVYIGlzIG5vdCBzZXQK IyBDT05GSUdfTVdMOEsgaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfTUVESUFURUs9eQoj IENPTkZJR19NVDc2MDFVIGlzIG5vdCBzZXQKIyBDT05GSUdfTVQ3NngwVSBpcyBub3Qgc2V0CiMg Q09ORklHX01UNzZ4MEUgaXMgbm90IHNldAojIENPTkZJR19NVDc2eDJFIGlzIG5vdCBzZXQKIyBD T05GSUdfTVQ3NngyVSBpcyBub3Qgc2V0CiMgQ09ORklHX01UNzYwM0UgaXMgbm90IHNldAojIENP TkZJR19NVDc2MTVFIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1JBTElOSz15CiMgQ09O RklHX1JUMlgwMCBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9SRUFMVEVLPXkKIyBDT05G SUdfUlRMODE4MCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUTDgxODcgaXMgbm90IHNldAojIENPTkZJ R19SVExfQ0FSRFMgaXMgbm90IHNldAojIENPTkZJR19SVEw4WFhYVSBpcyBub3Qgc2V0CiMgQ09O RklHX1JUVzg4IGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1JTST15CiMgQ09ORklHX1JT SV85MVggaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfU1Q9eQojIENPTkZJR19DVzEyMDAg aXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfVEk9eQojIENPTkZJR19XTDEyNTEgaXMgbm90 IHNldAojIENPTkZJR19XTDEyWFggaXMgbm90IHNldAojIENPTkZJR19XTDE4WFggaXMgbm90IHNl dAojIENPTkZJR19XTENPUkUgaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfWllEQVM9eQoj IENPTkZJR19VU0JfWkQxMjAxIGlzIG5vdCBzZXQKIyBDT05GSUdfWkQxMjExUlcgaXMgbm90IHNl dApDT05GSUdfV0xBTl9WRU5ET1JfUVVBTlRFTk5BPXkKIyBDT05GSUdfUVRORk1BQ19QQ0lFIGlz IG5vdCBzZXQKQ09ORklHX01BQzgwMjExX0hXU0lNPW0KIyBDT05GSUdfVVNCX05FVF9STkRJU19X TEFOIGlzIG5vdCBzZXQKIyBDT05GSUdfVklSVF9XSUZJIGlzIG5vdCBzZXQKCiMKIyBFbmFibGUg V2lNQVggKE5ldHdvcmtpbmcgb3B0aW9ucykgdG8gc2VlIHRoZSBXaU1BWCBkcml2ZXJzCiMKQ09O RklHX1dBTj15CiMgQ09ORklHX0xBTk1FRElBIGlzIG5vdCBzZXQKQ09ORklHX0hETEM9bQpDT05G SUdfSERMQ19SQVc9bQojIENPTkZJR19IRExDX1JBV19FVEggaXMgbm90IHNldApDT05GSUdfSERM Q19DSVNDTz1tCkNPTkZJR19IRExDX0ZSPW0KQ09ORklHX0hETENfUFBQPW0KCiMKIyBYLjI1L0xB UEIgc3VwcG9ydCBpcyBkaXNhYmxlZAojCiMgQ09ORklHX1BDSTIwMFNZTiBpcyBub3Qgc2V0CiMg Q09ORklHX1dBTlhMIGlzIG5vdCBzZXQKIyBDT05GSUdfUEMzMDBUT08gaXMgbm90IHNldAojIENP TkZJR19GQVJTWU5DIGlzIG5vdCBzZXQKQ09ORklHX0RMQ0k9bQpDT05GSUdfRExDSV9NQVg9OAoj IENPTkZJR19TQk5JIGlzIG5vdCBzZXQKQ09ORklHX0lFRUU4MDIxNTRfRFJJVkVSUz1tCkNPTkZJ R19JRUVFODAyMTU0X0ZBS0VMQj1tCiMgQ09ORklHX0lFRUU4MDIxNTRfQVQ4NlJGMjMwIGlzIG5v dCBzZXQKIyBDT05GSUdfSUVFRTgwMjE1NF9NUkYyNEo0MCBpcyBub3Qgc2V0CiMgQ09ORklHX0lF RUU4MDIxNTRfQ0MyNTIwIGlzIG5vdCBzZXQKIyBDT05GSUdfSUVFRTgwMjE1NF9BVFVTQiBpcyBu b3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfQURGNzI0MiBpcyBub3Qgc2V0CiMgQ09ORklHX0lF RUU4MDIxNTRfQ0E4MjEwIGlzIG5vdCBzZXQKIyBDT05GSUdfSUVFRTgwMjE1NF9NQ1IyMEEgaXMg bm90IHNldAojIENPTkZJR19JRUVFODAyMTU0X0hXU0lNIGlzIG5vdCBzZXQKQ09ORklHX1hFTl9O RVRERVZfRlJPTlRFTkQ9bQpDT05GSUdfVk1YTkVUMz1tCkNPTkZJR19GVUpJVFNVX0VTPW0KQ09O RklHX0hZUEVSVl9ORVQ9bQpDT05GSUdfTkVUREVWU0lNPW0KQ09ORklHX05FVF9GQUlMT1ZFUj1t CkNPTkZJR19JU0ROPXkKQ09ORklHX0lTRE5fQ0FQST15CkNPTkZJR19DQVBJX1RSQUNFPXkKQ09O RklHX0lTRE5fQ0FQSV9NSURETEVXQVJFPXkKQ09ORklHX01JU0ROPW0KQ09ORklHX01JU0ROX0RT UD1tCkNPTkZJR19NSVNETl9MMU9JUD1tCgojCiMgbUlTRE4gaGFyZHdhcmUgZHJpdmVycwojCkNP TkZJR19NSVNETl9IRkNQQ0k9bQpDT05GSUdfTUlTRE5fSEZDTVVMVEk9bQpDT05GSUdfTUlTRE5f SEZDVVNCPW0KQ09ORklHX01JU0ROX0FWTUZSSVRaPW0KQ09ORklHX01JU0ROX1NQRUVERkFYPW0K Q09ORklHX01JU0ROX0lORklORU9OPW0KQ09ORklHX01JU0ROX1c2NjkyPW0KQ09ORklHX01JU0RO X05FVEpFVD1tCkNPTkZJR19NSVNETl9IRExDPW0KQ09ORklHX01JU0ROX0lQQUM9bQpDT05GSUdf TUlTRE5fSVNBUj1tCkNPTkZJR19OVk09eQojIENPTkZJR19OVk1fUEJMSyBpcyBub3Qgc2V0Cgoj CiMgSW5wdXQgZGV2aWNlIHN1cHBvcnQKIwpDT05GSUdfSU5QVVQ9eQpDT05GSUdfSU5QVVRfTEVE Uz15CkNPTkZJR19JTlBVVF9GRl9NRU1MRVNTPXkKQ09ORklHX0lOUFVUX1BPTExERVY9bQpDT05G SUdfSU5QVVRfU1BBUlNFS01BUD1tCiMgQ09ORklHX0lOUFVUX01BVFJJWEtNQVAgaXMgbm90IHNl dAoKIwojIFVzZXJsYW5kIGludGVyZmFjZXMKIwpDT05GSUdfSU5QVVRfTU9VU0VERVY9eQojIENP TkZJR19JTlBVVF9NT1VTRURFVl9QU0FVWCBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9NT1VTRURF Vl9TQ1JFRU5fWD0xMDI0CkNPTkZJR19JTlBVVF9NT1VTRURFVl9TQ1JFRU5fWT03NjgKQ09ORklH X0lOUFVUX0pPWURFVj1tCkNPTkZJR19JTlBVVF9FVkRFVj15CiMgQ09ORklHX0lOUFVUX0VWQlVH IGlzIG5vdCBzZXQKCiMKIyBJbnB1dCBEZXZpY2UgRHJpdmVycwojCkNPTkZJR19JTlBVVF9LRVlC T0FSRD15CiMgQ09ORklHX0tFWUJPQVJEX0FEQyBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJE X0FEUDU1ODggaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9BRFA1NTg5IGlzIG5vdCBzZXQK IyBDT05GSUdfS0VZQk9BUkRfQVBQTEVTUEkgaXMgbm90IHNldApDT05GSUdfS0VZQk9BUkRfQVRL QkQ9eQojIENPTkZJR19LRVlCT0FSRF9RVDEwNTAgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FS RF9RVDEwNzAgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9RVDIxNjAgaXMgbm90IHNldAoj IENPTkZJR19LRVlCT0FSRF9ETElOS19ESVI2ODUgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FS RF9MS0tCRCBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX0dQSU8gaXMgbm90IHNldAojIENP TkZJR19LRVlCT0FSRF9HUElPX1BPTExFRCBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX1RD QTY0MTYgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9UQ0E4NDE4IGlzIG5vdCBzZXQKIyBD T05GSUdfS0VZQk9BUkRfTUFUUklYIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfTE04MzIz IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfTE04MzMzIGlzIG5vdCBzZXQKIyBDT05GSUdf S0VZQk9BUkRfTUFYNzM1OSBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX01DUyBpcyBub3Qg c2V0CiMgQ09ORklHX0tFWUJPQVJEX01QUjEyMSBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJE X05FV1RPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX09QRU5DT1JFUyBpcyBub3Qgc2V0 CiMgQ09ORklHX0tFWUJPQVJEX1NBTVNVTkcgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9T VE9XQVdBWSBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX1NVTktCRCBpcyBub3Qgc2V0CiMg Q09ORklHX0tFWUJPQVJEX1RNMl9UT1VDSEtFWSBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJE X1hUS0JEIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX01PVVNFPXkKQ09ORklHX01PVVNFX1BTMj15 CkNPTkZJR19NT1VTRV9QUzJfQUxQUz15CkNPTkZJR19NT1VTRV9QUzJfQllEPXkKQ09ORklHX01P VVNFX1BTMl9MT0dJUFMyUFA9eQpDT05GSUdfTU9VU0VfUFMyX1NZTkFQVElDUz15CkNPTkZJR19N T1VTRV9QUzJfU1lOQVBUSUNTX1NNQlVTPXkKQ09ORklHX01PVVNFX1BTMl9DWVBSRVNTPXkKQ09O RklHX01PVVNFX1BTMl9MSUZFQk9PSz15CkNPTkZJR19NT1VTRV9QUzJfVFJBQ0tQT0lOVD15CkNP TkZJR19NT1VTRV9QUzJfRUxBTlRFQ0g9eQpDT05GSUdfTU9VU0VfUFMyX0VMQU5URUNIX1NNQlVT PXkKQ09ORklHX01PVVNFX1BTMl9TRU5URUxJQz15CiMgQ09ORklHX01PVVNFX1BTMl9UT1VDSEtJ VCBpcyBub3Qgc2V0CkNPTkZJR19NT1VTRV9QUzJfRk9DQUxURUNIPXkKQ09ORklHX01PVVNFX1BT Ml9WTU1PVVNFPXkKQ09ORklHX01PVVNFX1BTMl9TTUJVUz15CkNPTkZJR19NT1VTRV9TRVJJQUw9 bQpDT05GSUdfTU9VU0VfQVBQTEVUT1VDSD1tCkNPTkZJR19NT1VTRV9CQ001OTc0PW0KQ09ORklH X01PVVNFX0NZQVBBPW0KIyBDT05GSUdfTU9VU0VfRUxBTl9JMkMgaXMgbm90IHNldApDT05GSUdf TU9VU0VfVlNYWFhBQT1tCiMgQ09ORklHX01PVVNFX0dQSU8gaXMgbm90IHNldApDT05GSUdfTU9V U0VfU1lOQVBUSUNTX0kyQz1tCkNPTkZJR19NT1VTRV9TWU5BUFRJQ1NfVVNCPW0KIyBDT05GSUdf SU5QVVRfSk9ZU1RJQ0sgaXMgbm90IHNldApDT05GSUdfSU5QVVRfVEFCTEVUPXkKQ09ORklHX1RB QkxFVF9VU0JfQUNFQ0FEPW0KQ09ORklHX1RBQkxFVF9VU0JfQUlQVEVLPW0KQ09ORklHX1RBQkxF VF9VU0JfR1RDTz1tCiMgQ09ORklHX1RBQkxFVF9VU0JfSEFOV0FORyBpcyBub3Qgc2V0CkNPTkZJ R19UQUJMRVRfVVNCX0tCVEFCPW0KIyBDT05GSUdfVEFCTEVUX1VTQl9QRUdBU1VTIGlzIG5vdCBz ZXQKIyBDT05GSUdfVEFCTEVUX1NFUklBTF9XQUNPTTQgaXMgbm90IHNldApDT05GSUdfSU5QVVRf VE9VQ0hTQ1JFRU49eQpDT05GSUdfVE9VQ0hTQ1JFRU5fUFJPUEVSVElFUz15CiMgQ09ORklHX1RP VUNIU0NSRUVOX0FEUzc4NDYgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9BRDc4Nzcg aXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9BRDc4NzkgaXMgbm90IHNldAojIENPTkZJ R19UT1VDSFNDUkVFTl9BREMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9BVE1FTF9N WFQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9BVU9fUElYQ0lSIGlzIG5vdCBzZXQK IyBDT05GSUdfVE9VQ0hTQ1JFRU5fQlUyMTAxMyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NS RUVOX0JVMjEwMjkgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9DSElQT05FX0lDTjg1 MDUgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9DWThDVE1HMTEwIGlzIG5vdCBzZXQK IyBDT05GSUdfVE9VQ0hTQ1JFRU5fQ1lUVFNQX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19UT1VD SFNDUkVFTl9DWVRUU1A0X0NPUkUgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9EWU5B UFJPIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fSEFNUFNISVJFIGlzIG5vdCBzZXQK IyBDT05GSUdfVE9VQ0hTQ1JFRU5fRUVUSSBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO X0VHQUxBWF9TRVJJQUwgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9FWEMzMDAwIGlz IG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRlVKSVRTVSBpcyBub3Qgc2V0CiMgQ09ORklH X1RPVUNIU0NSRUVOX0dPT0RJWCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0hJREVF UCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0lMSTIxMFggaXMgbm90IHNldAojIENP TkZJR19UT1VDSFNDUkVFTl9TNlNZNzYxIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5f R1VOWkUgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9FS1RGMjEyNyBpcyBub3Qgc2V0 CiMgQ09ORklHX1RPVUNIU0NSRUVOX0VMQU4gaXMgbm90IHNldApDT05GSUdfVE9VQ0hTQ1JFRU5f RUxPPW0KQ09ORklHX1RPVUNIU0NSRUVOX1dBQ09NX1c4MDAxPW0KQ09ORklHX1RPVUNIU0NSRUVO X1dBQ09NX0kyQz1tCiMgQ09ORklHX1RPVUNIU0NSRUVOX01BWDExODAxIGlzIG5vdCBzZXQKIyBD T05GSUdfVE9VQ0hTQ1JFRU5fTUNTNTAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO X01NUzExNCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX01FTEZBU19NSVA0IGlzIG5v dCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fTVRPVUNIIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9V Q0hTQ1JFRU5fSU5FWElPIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fTUs3MTIgaXMg bm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9QRU5NT1VOVCBpcyBub3Qgc2V0CiMgQ09ORklH X1RPVUNIU0NSRUVOX0VEVF9GVDVYMDYgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9U T1VDSFJJR0hUIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVE9VQ0hXSU4gaXMgbm90 IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9QSVhDSVIgaXMgbm90IHNldAojIENPTkZJR19UT1VD SFNDUkVFTl9XRFQ4N1hYX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1dNOTdY WCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1VTQl9DT01QT1NJVEUgaXMgbm90IHNl dAojIENPTkZJR19UT1VDSFNDUkVFTl9UT1VDSElUMjEzIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9V Q0hTQ1JFRU5fVFNDX1NFUklPIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVFNDMjAw NCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1RTQzIwMDUgaXMgbm90IHNldAojIENP TkZJR19UT1VDSFNDUkVFTl9UU0MyMDA3IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5f Uk1fVFMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9TSUxFQUQgaXMgbm90IHNldAoj IENPTkZJR19UT1VDSFNDUkVFTl9TSVNfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JF RU5fU1QxMjMyIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU1RNRlRTIGlzIG5vdCBz ZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU1VSNDAgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFND UkVFTl9TVVJGQUNFM19TUEkgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9TWDg2NTQg aXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9UUFM2NTA3WCBpcyBub3Qgc2V0CiMgQ09O RklHX1RPVUNIU0NSRUVOX1pFVDYyMjMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9a Rk9SQ0UgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9ST0hNX0JVMjEwMjMgaXMgbm90 IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9JUVM1WFggaXMgbm90IHNldApDT05GSUdfSU5QVVRf TUlTQz15CiMgQ09ORklHX0lOUFVUX0FENzE0WCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0JN QTE1MCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0UzWDBfQlVUVE9OIGlzIG5vdCBzZXQKIyBD T05GSUdfSU5QVVRfTVNNX1ZJQlJBVE9SIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX1BDU1BLUj1t CiMgQ09ORklHX0lOUFVUX01NQTg0NTAgaXMgbm90IHNldApDT05GSUdfSU5QVVRfQVBBTkVMPW0K Q09ORklHX0lOUFVUX0dQMkE9bQojIENPTkZJR19JTlBVVF9HUElPX0JFRVBFUiBpcyBub3Qgc2V0 CiMgQ09ORklHX0lOUFVUX0dQSU9fREVDT0RFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0dQ SU9fVklCUkEgaXMgbm90IHNldApDT05GSUdfSU5QVVRfQVRMQVNfQlROUz1tCkNPTkZJR19JTlBV VF9BVElfUkVNT1RFMj1tCkNPTkZJR19JTlBVVF9LRVlTUEFOX1JFTU9URT1tCiMgQ09ORklHX0lO UFVUX0tYVEo5IGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX1BPV0VSTUFURT1tCkNPTkZJR19JTlBV VF9ZRUFMSU5LPW0KQ09ORklHX0lOUFVUX0NNMTA5PW0KQ09ORklHX0lOUFVUX1VJTlBVVD1tCiMg Q09ORklHX0lOUFVUX1BDRjg1NzQgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9QV01fQkVFUEVS IGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfUFdNX1ZJQlJBIGlzIG5vdCBzZXQKQ09ORklHX0lO UFVUX0dQSU9fUk9UQVJZX0VOQ09ERVI9bQojIENPTkZJR19JTlBVVF9BRFhMMzRYIGlzIG5vdCBz ZXQKIyBDT05GSUdfSU5QVVRfSU1TX1BDVSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0NNQTMw MDAgaXMgbm90IHNldApDT05GSUdfSU5QVVRfWEVOX0tCRERFVl9GUk9OVEVORD1tCiMgQ09ORklH X0lOUFVUX0lERUFQQURfU0xJREVCQVIgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9EUlYyNjBY X0hBUFRJQ1MgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9EUlYyNjY1X0hBUFRJQ1MgaXMgbm90 IHNldAojIENPTkZJR19JTlBVVF9EUlYyNjY3X0hBUFRJQ1MgaXMgbm90IHNldApDT05GSUdfUk1J NF9DT1JFPW0KIyBDT05GSUdfUk1JNF9JMkMgaXMgbm90IHNldAojIENPTkZJR19STUk0X1NQSSBp cyBub3Qgc2V0CkNPTkZJR19STUk0X1NNQj1tCkNPTkZJR19STUk0X0YwMz15CkNPTkZJR19STUk0 X0YwM19TRVJJTz1tCkNPTkZJR19STUk0XzJEX1NFTlNPUj15CkNPTkZJR19STUk0X0YxMT15CkNP TkZJR19STUk0X0YxMj15CkNPTkZJR19STUk0X0YzMD15CiMgQ09ORklHX1JNSTRfRjM0IGlzIG5v dCBzZXQKIyBDT05GSUdfUk1JNF9GNTQgaXMgbm90IHNldAojIENPTkZJR19STUk0X0Y1NSBpcyBu b3Qgc2V0CgojCiMgSGFyZHdhcmUgSS9PIHBvcnRzCiMKQ09ORklHX1NFUklPPXkKQ09ORklHX0FS Q0hfTUlHSFRfSEFWRV9QQ19TRVJJTz15CkNPTkZJR19TRVJJT19JODA0Mj15CkNPTkZJR19TRVJJ T19TRVJQT1JUPXkKIyBDT05GSUdfU0VSSU9fQ1Q4MkM3MTAgaXMgbm90IHNldAojIENPTkZJR19T RVJJT19QQVJLQkQgaXMgbm90IHNldAojIENPTkZJR19TRVJJT19QQ0lQUzIgaXMgbm90IHNldApD T05GSUdfU0VSSU9fTElCUFMyPXkKQ09ORklHX1NFUklPX1JBVz1tCkNPTkZJR19TRVJJT19BTFRF UkFfUFMyPW0KIyBDT05GSUdfU0VSSU9fUFMyTVVMVCBpcyBub3Qgc2V0CkNPTkZJR19TRVJJT19B UkNfUFMyPW0KQ09ORklHX0hZUEVSVl9LRVlCT0FSRD1tCiMgQ09ORklHX1NFUklPX0dQSU9fUFMy IGlzIG5vdCBzZXQKIyBDT05GSUdfVVNFUklPIGlzIG5vdCBzZXQKIyBDT05GSUdfR0FNRVBPUlQg aXMgbm90IHNldAojIGVuZCBvZiBIYXJkd2FyZSBJL08gcG9ydHMKIyBlbmQgb2YgSW5wdXQgZGV2 aWNlIHN1cHBvcnQKCiMKIyBDaGFyYWN0ZXIgZGV2aWNlcwojCkNPTkZJR19UVFk9eQpDT05GSUdf VlQ9eQpDT05GSUdfQ09OU09MRV9UUkFOU0xBVElPTlM9eQpDT05GSUdfVlRfQ09OU09MRT15CkNP TkZJR19WVF9DT05TT0xFX1NMRUVQPXkKQ09ORklHX0hXX0NPTlNPTEU9eQpDT05GSUdfVlRfSFdf Q09OU09MRV9CSU5ESU5HPXkKQ09ORklHX1VOSVg5OF9QVFlTPXkKIyBDT05GSUdfTEVHQUNZX1BU WVMgaXMgbm90IHNldApDT05GSUdfTERJU0NfQVVUT0xPQUQ9eQoKIwojIFNlcmlhbCBkcml2ZXJz CiMKQ09ORklHX1NFUklBTF9FQVJMWUNPTj15CkNPTkZJR19TRVJJQUxfODI1MD15CiMgQ09ORklH X1NFUklBTF84MjUwX0RFUFJFQ0FURURfT1BUSU9OUyBpcyBub3Qgc2V0CkNPTkZJR19TRVJJQUxf ODI1MF9QTlA9eQojIENPTkZJR19TRVJJQUxfODI1MF8xNjU1MEFfVkFSSUFOVFMgaXMgbm90IHNl dAojIENPTkZJR19TRVJJQUxfODI1MF9GSU5URUsgaXMgbm90IHNldApDT05GSUdfU0VSSUFMXzgy NTBfQ09OU09MRT15CkNPTkZJR19TRVJJQUxfODI1MF9ETUE9eQpDT05GSUdfU0VSSUFMXzgyNTBf UENJPXkKQ09ORklHX1NFUklBTF84MjUwX0VYQVI9eQpDT05GSUdfU0VSSUFMXzgyNTBfTlJfVUFS VFM9MzIKQ09ORklHX1NFUklBTF84MjUwX1JVTlRJTUVfVUFSVFM9NApDT05GSUdfU0VSSUFMXzgy NTBfRVhURU5ERUQ9eQpDT05GSUdfU0VSSUFMXzgyNTBfTUFOWV9QT1JUUz15CkNPTkZJR19TRVJJ QUxfODI1MF9TSEFSRV9JUlE9eQojIENPTkZJR19TRVJJQUxfODI1MF9ERVRFQ1RfSVJRIGlzIG5v dCBzZXQKQ09ORklHX1NFUklBTF84MjUwX1JTQT15CkNPTkZJR19TRVJJQUxfODI1MF9EV0xJQj15 CkNPTkZJR19TRVJJQUxfODI1MF9EVz15CiMgQ09ORklHX1NFUklBTF84MjUwX1JUMjg4WCBpcyBu b3Qgc2V0CkNPTkZJR19TRVJJQUxfODI1MF9MUFNTPXkKQ09ORklHX1NFUklBTF84MjUwX01JRD15 CgojCiMgTm9uLTgyNTAgc2VyaWFsIHBvcnQgc3VwcG9ydAojCiMgQ09ORklHX1NFUklBTF9NQVgz MTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX01BWDMxMFggaXMgbm90IHNldAojIENPTkZJ R19TRVJJQUxfVUFSVExJVEUgaXMgbm90IHNldApDT05GSUdfU0VSSUFMX0NPUkU9eQpDT05GSUdf U0VSSUFMX0NPUkVfQ09OU09MRT15CkNPTkZJR19TRVJJQUxfSlNNPW0KIyBDT05GSUdfU0VSSUFM X1NDQ05YUCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklBTF9TQzE2SVM3WFggaXMgbm90IHNldAoj IENPTkZJR19TRVJJQUxfQUxURVJBX0pUQUdVQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFM X0FMVEVSQV9VQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX0lGWDZYNjAgaXMgbm90IHNl dApDT05GSUdfU0VSSUFMX0FSQz1tCkNPTkZJR19TRVJJQUxfQVJDX05SX1BPUlRTPTEKIyBDT05G SUdfU0VSSUFMX1JQMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklBTF9GU0xfTFBVQVJUIGlzIG5v dCBzZXQKIyBDT05GSUdfU0VSSUFMX0ZTTF9MSU5GTEVYVUFSVCBpcyBub3Qgc2V0CiMgQ09ORklH X1NFUklBTF9TUFJEIGlzIG5vdCBzZXQKIyBlbmQgb2YgU2VyaWFsIGRyaXZlcnMKCkNPTkZJR19T RVJJQUxfTUNUUkxfR1BJTz15CkNPTkZJR19TRVJJQUxfTk9OU1RBTkRBUkQ9eQojIENPTkZJR19S T0NLRVRQT1JUIGlzIG5vdCBzZXQKQ09ORklHX0NZQ0xBREVTPW0KIyBDT05GSUdfQ1laX0lOVFIg aXMgbm90IHNldAojIENPTkZJR19NT1hBX0lOVEVMTElPIGlzIG5vdCBzZXQKIyBDT05GSUdfTU9Y QV9TTUFSVElPIGlzIG5vdCBzZXQKQ09ORklHX1NZTkNMSU5LPW0KQ09ORklHX1NZTkNMSU5LTVA9 bQpDT05GSUdfU1lOQ0xJTktfR1Q9bQojIENPTkZJR19JU0kgaXMgbm90IHNldApDT05GSUdfTl9I RExDPW0KQ09ORklHX05fR1NNPW0KQ09ORklHX05PWk9NST1tCiMgQ09ORklHX05VTExfVFRZIGlz IG5vdCBzZXQKIyBDT05GSUdfVFJBQ0VfU0lOSyBpcyBub3Qgc2V0CkNPTkZJR19IVkNfRFJJVkVS PXkKQ09ORklHX0hWQ19JUlE9eQpDT05GSUdfSFZDX1hFTj15CkNPTkZJR19IVkNfWEVOX0ZST05U RU5EPXkKIyBDT05GSUdfU0VSSUFMX0RFVl9CVVMgaXMgbm90IHNldApDT05GSUdfUFJJTlRFUj1t CiMgQ09ORklHX0xQX0NPTlNPTEUgaXMgbm90IHNldApDT05GSUdfUFBERVY9bQpDT05GSUdfVklS VElPX0NPTlNPTEU9eQpDT05GSUdfSVBNSV9IQU5ETEVSPW0KQ09ORklHX0lQTUlfRE1JX0RFQ09E RT15CkNPTkZJR19JUE1JX1BMQVRfREFUQT15CiMgQ09ORklHX0lQTUlfUEFOSUNfRVZFTlQgaXMg bm90IHNldApDT05GSUdfSVBNSV9ERVZJQ0VfSU5URVJGQUNFPW0KQ09ORklHX0lQTUlfU0k9bQpD T05GSUdfSVBNSV9TU0lGPW0KQ09ORklHX0lQTUlfV0FUQ0hET0c9bQpDT05GSUdfSVBNSV9QT1dF Uk9GRj1tCkNPTkZJR19IV19SQU5ET009eQpDT05GSUdfSFdfUkFORE9NX1RJTUVSSU9NRU09bQpD T05GSUdfSFdfUkFORE9NX0lOVEVMPW0KQ09ORklHX0hXX1JBTkRPTV9BTUQ9bQpDT05GSUdfSFdf UkFORE9NX1ZJQT1tCkNPTkZJR19IV19SQU5ET01fVklSVElPPXkKIyBDT05GSUdfQVBQTElDT00g aXMgbm90IHNldAojIENPTkZJR19NV0FWRSBpcyBub3Qgc2V0CkNPTkZJR19ERVZNRU09eQojIENP TkZJR19ERVZLTUVNIGlzIG5vdCBzZXQKQ09ORklHX05WUkFNPXkKQ09ORklHX1JBV19EUklWRVI9 eQpDT05GSUdfTUFYX1JBV19ERVZTPTgxOTIKQ09ORklHX0RFVlBPUlQ9eQpDT05GSUdfSFBFVD15 CkNPTkZJR19IUEVUX01NQVA9eQojIENPTkZJR19IUEVUX01NQVBfREVGQVVMVCBpcyBub3Qgc2V0 CkNPTkZJR19IQU5HQ0hFQ0tfVElNRVI9bQpDT05GSUdfVVZfTU1USU1FUj1tCkNPTkZJR19UQ0df VFBNPXkKQ09ORklHX0hXX1JBTkRPTV9UUE09eQpDT05GSUdfVENHX1RJU19DT1JFPXkKQ09ORklH X1RDR19USVM9eQojIENPTkZJR19UQ0dfVElTX1NQSSBpcyBub3Qgc2V0CkNPTkZJR19UQ0dfVElT X0kyQ19BVE1FTD1tCkNPTkZJR19UQ0dfVElTX0kyQ19JTkZJTkVPTj1tCkNPTkZJR19UQ0dfVElT X0kyQ19OVVZPVE9OPW0KQ09ORklHX1RDR19OU0M9bQpDT05GSUdfVENHX0FUTUVMPW0KQ09ORklH X1RDR19JTkZJTkVPTj1tCiMgQ09ORklHX1RDR19YRU4gaXMgbm90IHNldApDT05GSUdfVENHX0NS Qj15CiMgQ09ORklHX1RDR19WVFBNX1BST1hZIGlzIG5vdCBzZXQKQ09ORklHX1RDR19USVNfU1Qz M1pQMjQ9bQpDT05GSUdfVENHX1RJU19TVDMzWlAyNF9JMkM9bQojIENPTkZJR19UQ0dfVElTX1NU MzNaUDI0X1NQSSBpcyBub3Qgc2V0CkNPTkZJR19URUxDTE9DSz1tCiMgQ09ORklHX1hJTExZQlVT IGlzIG5vdCBzZXQKIyBlbmQgb2YgQ2hhcmFjdGVyIGRldmljZXMKCiMgQ09ORklHX1JBTkRPTV9U UlVTVF9DUFUgaXMgbm90IHNldAojIENPTkZJR19SQU5ET01fVFJVU1RfQk9PVExPQURFUiBpcyBu b3Qgc2V0CgojCiMgSTJDIHN1cHBvcnQKIwpDT05GSUdfSTJDPXkKQ09ORklHX0FDUElfSTJDX09Q UkVHSU9OPXkKQ09ORklHX0kyQ19CT0FSRElORk89eQpDT05GSUdfSTJDX0NPTVBBVD15CkNPTkZJ R19JMkNfQ0hBUkRFVj1tCkNPTkZJR19JMkNfTVVYPW0KCiMKIyBNdWx0aXBsZXhlciBJMkMgQ2hp cCBzdXBwb3J0CiMKIyBDT05GSUdfSTJDX01VWF9HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJD X01VWF9MVEM0MzA2IGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX01VWF9QQ0E5NTQxIGlzIG5vdCBz ZXQKIyBDT05GSUdfSTJDX01VWF9QQ0E5NTR4IGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX01VWF9S RUcgaXMgbm90IHNldAojIENPTkZJR19JMkNfTVVYX01MWENQTEQgaXMgbm90IHNldAojIGVuZCBv ZiBNdWx0aXBsZXhlciBJMkMgQ2hpcCBzdXBwb3J0CgpDT05GSUdfSTJDX0hFTFBFUl9BVVRPPXkK Q09ORklHX0kyQ19TTUJVUz15CkNPTkZJR19JMkNfQUxHT0JJVD15CkNPTkZJR19JMkNfQUxHT1BD QT1tCgojCiMgSTJDIEhhcmR3YXJlIEJ1cyBzdXBwb3J0CiMKCiMKIyBQQyBTTUJ1cyBob3N0IGNv bnRyb2xsZXIgZHJpdmVycwojCiMgQ09ORklHX0kyQ19BTEkxNTM1IGlzIG5vdCBzZXQKIyBDT05G SUdfSTJDX0FMSTE1NjMgaXMgbm90IHNldAojIENPTkZJR19JMkNfQUxJMTVYMyBpcyBub3Qgc2V0 CkNPTkZJR19JMkNfQU1ENzU2PW0KQ09ORklHX0kyQ19BTUQ3NTZfUzQ4ODI9bQpDT05GSUdfSTJD X0FNRDgxMTE9bQojIENPTkZJR19JMkNfQU1EX01QMiBpcyBub3Qgc2V0CkNPTkZJR19JMkNfSTgw MT15CkNPTkZJR19JMkNfSVNDSD1tCkNPTkZJR19JMkNfSVNNVD1tCkNPTkZJR19JMkNfUElJWDQ9 bQpDT05GSUdfSTJDX05GT1JDRTI9bQpDT05GSUdfSTJDX05GT1JDRTJfUzQ5ODU9bQojIENPTkZJ R19JMkNfTlZJRElBX0dQVSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19TSVM1NTk1IGlzIG5vdCBz ZXQKIyBDT05GSUdfSTJDX1NJUzYzMCBpcyBub3Qgc2V0CkNPTkZJR19JMkNfU0lTOTZYPW0KQ09O RklHX0kyQ19WSUE9bQpDT05GSUdfSTJDX1ZJQVBSTz1tCgojCiMgQUNQSSBkcml2ZXJzCiMKQ09O RklHX0kyQ19TQ01JPW0KCiMKIyBJMkMgc3lzdGVtIGJ1cyBkcml2ZXJzIChtb3N0bHkgZW1iZWRk ZWQgLyBzeXN0ZW0tb24tY2hpcCkKIwojIENPTkZJR19JMkNfQ0JVU19HUElPIGlzIG5vdCBzZXQK Q09ORklHX0kyQ19ERVNJR05XQVJFX0NPUkU9bQpDT05GSUdfSTJDX0RFU0lHTldBUkVfUExBVEZP Uk09bQojIENPTkZJR19JMkNfREVTSUdOV0FSRV9TTEFWRSBpcyBub3Qgc2V0CiMgQ09ORklHX0ky Q19ERVNJR05XQVJFX1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19ERVNJR05XQVJFX0JBWVRS QUlMIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0VNRVYyIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJD X0dQSU8gaXMgbm90IHNldAojIENPTkZJR19JMkNfT0NPUkVTIGlzIG5vdCBzZXQKQ09ORklHX0ky Q19QQ0FfUExBVEZPUk09bQpDT05GSUdfSTJDX1NJTVRFQz1tCiMgQ09ORklHX0kyQ19YSUxJTlgg aXMgbm90IHNldAoKIwojIEV4dGVybmFsIEkyQy9TTUJ1cyBhZGFwdGVyIGRyaXZlcnMKIwpDT05G SUdfSTJDX0RJT0xBTl9VMkM9bQpDT05GSUdfSTJDX1BBUlBPUlQ9bQojIENPTkZJR19JMkNfUk9C T1RGVVpaX09TSUYgaXMgbm90IHNldAojIENPTkZJR19JMkNfVEFPU19FVk0gaXMgbm90IHNldApD T05GSUdfSTJDX1RJTllfVVNCPW0KQ09ORklHX0kyQ19WSVBFUkJPQVJEPW0KCiMKIyBPdGhlciBJ MkMvU01CdXMgYnVzIGRyaXZlcnMKIwojIENPTkZJR19JMkNfTUxYQ1BMRCBpcyBub3Qgc2V0CiMg ZW5kIG9mIEkyQyBIYXJkd2FyZSBCdXMgc3VwcG9ydAoKQ09ORklHX0kyQ19TVFVCPW0KIyBDT05G SUdfSTJDX1NMQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0RFQlVHX0NPUkUgaXMgbm90IHNl dAojIENPTkZJR19JMkNfREVCVUdfQUxHTyBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19ERUJVR19C VVMgaXMgbm90IHNldAojIGVuZCBvZiBJMkMgc3VwcG9ydAoKIyBDT05GSUdfSTNDIGlzIG5vdCBz ZXQKQ09ORklHX1NQST15CiMgQ09ORklHX1NQSV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19TUElf TUFTVEVSPXkKIyBDT05GSUdfU1BJX01FTSBpcyBub3Qgc2V0CgojCiMgU1BJIE1hc3RlciBDb250 cm9sbGVyIERyaXZlcnMKIwojIENPTkZJR19TUElfQUxURVJBIGlzIG5vdCBzZXQKIyBDT05GSUdf U1BJX0FYSV9TUElfRU5HSU5FIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX0JJVEJBTkcgaXMgbm90 IHNldAojIENPTkZJR19TUElfQlVUVEVSRkxZIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX0NBREVO Q0UgaXMgbm90IHNldAojIENPTkZJR19TUElfREVTSUdOV0FSRSBpcyBub3Qgc2V0CiMgQ09ORklH X1NQSV9OWFBfRkxFWFNQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9HUElPIGlzIG5vdCBzZXQK IyBDT05GSUdfU1BJX0xNNzBfTExQIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX09DX1RJTlkgaXMg bm90IHNldApDT05GSUdfU1BJX1BYQTJYWD1tCkNPTkZJR19TUElfUFhBMlhYX1BDST1tCiMgQ09O RklHX1NQSV9ST0NLQ0hJUCBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9TQzE4SVM2MDIgaXMgbm90 IHNldAojIENPTkZJR19TUElfU0lGSVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX01YSUMgaXMg bm90IHNldAojIENPTkZJR19TUElfWENPTU0gaXMgbm90IHNldAojIENPTkZJR19TUElfWElMSU5Y IGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX1pZTlFNUF9HUVNQSSBpcyBub3Qgc2V0CgojCiMgU1BJ IE11bHRpcGxleGVyIHN1cHBvcnQKIwojIENPTkZJR19TUElfTVVYIGlzIG5vdCBzZXQKCiMKIyBT UEkgUHJvdG9jb2wgTWFzdGVycwojCiMgQ09ORklHX1NQSV9TUElERVYgaXMgbm90IHNldAojIENP TkZJR19TUElfTE9PUEJBQ0tfVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9UTEU2MlgwIGlz IG5vdCBzZXQKIyBDT05GSUdfU1BJX1NMQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BNSSBpcyBu b3Qgc2V0CiMgQ09ORklHX0hTSSBpcyBub3Qgc2V0CkNPTkZJR19QUFM9eQojIENPTkZJR19QUFNf REVCVUcgaXMgbm90IHNldAoKIwojIFBQUyBjbGllbnRzIHN1cHBvcnQKIwojIENPTkZJR19QUFNf Q0xJRU5UX0tUSU1FUiBpcyBub3Qgc2V0CkNPTkZJR19QUFNfQ0xJRU5UX0xESVNDPW0KQ09ORklH X1BQU19DTElFTlRfUEFSUE9SVD1tCkNPTkZJR19QUFNfQ0xJRU5UX0dQSU89bQoKIwojIFBQUyBn ZW5lcmF0b3JzIHN1cHBvcnQKIwoKIwojIFBUUCBjbG9jayBzdXBwb3J0CiMKQ09ORklHX1BUUF8x NTg4X0NMT0NLPXkKQ09ORklHX0RQODM2NDBfUEhZPW0KIyBDT05GSUdfUFRQXzE1ODhfQ0xPQ0tf SU5FUyBpcyBub3Qgc2V0CkNPTkZJR19QVFBfMTU4OF9DTE9DS19LVk09bQojIENPTkZJR19QVFBf MTU4OF9DTE9DS19JRFQ4MlAzMyBpcyBub3Qgc2V0CiMgQ09ORklHX1BUUF8xNTg4X0NMT0NLX0lE VENNIGlzIG5vdCBzZXQKIyBDT05GSUdfUFRQXzE1ODhfQ0xPQ0tfVk1XIGlzIG5vdCBzZXQKIyBl bmQgb2YgUFRQIGNsb2NrIHN1cHBvcnQKCkNPTkZJR19QSU5DVFJMPXkKQ09ORklHX1BJTk1VWD15 CkNPTkZJR19QSU5DT05GPXkKQ09ORklHX0dFTkVSSUNfUElOQ09ORj15CiMgQ09ORklHX0RFQlVH X1BJTkNUUkwgaXMgbm90IHNldApDT05GSUdfUElOQ1RSTF9BTUQ9bQojIENPTkZJR19QSU5DVFJM X01DUDIzUzA4IGlzIG5vdCBzZXQKIyBDT05GSUdfUElOQ1RSTF9TWDE1MFggaXMgbm90IHNldApD T05GSUdfUElOQ1RSTF9CQVlUUkFJTD15CiMgQ09ORklHX1BJTkNUUkxfQ0hFUlJZVklFVyBpcyBu b3Qgc2V0CiMgQ09ORklHX1BJTkNUUkxfTFlOWFBPSU5UIGlzIG5vdCBzZXQKQ09ORklHX1BJTkNU UkxfSU5URUw9bQojIENPTkZJR19QSU5DVFJMX0JST1hUT04gaXMgbm90IHNldApDT05GSUdfUElO Q1RSTF9DQU5OT05MQUtFPW0KIyBDT05GSUdfUElOQ1RSTF9DRURBUkZPUksgaXMgbm90IHNldApD T05GSUdfUElOQ1RSTF9ERU5WRVJUT049bQpDT05GSUdfUElOQ1RSTF9HRU1JTklMQUtFPW0KIyBD T05GSUdfUElOQ1RSTF9JQ0VMQUtFIGlzIG5vdCBzZXQKQ09ORklHX1BJTkNUUkxfTEVXSVNCVVJH PW0KQ09ORklHX1BJTkNUUkxfU1VOUklTRVBPSU5UPW0KIyBDT05GSUdfUElOQ1RSTF9USUdFUkxB S0UgaXMgbm90IHNldApDT05GSUdfR1BJT0xJQj15CkNPTkZJR19HUElPTElCX0ZBU1RQQVRIX0xJ TUlUPTUxMgpDT05GSUdfR1BJT19BQ1BJPXkKQ09ORklHX0dQSU9MSUJfSVJRQ0hJUD15CiMgQ09O RklHX0RFQlVHX0dQSU8gaXMgbm90IHNldApDT05GSUdfR1BJT19TWVNGUz15CkNPTkZJR19HUElP X0dFTkVSSUM9bQoKIwojIE1lbW9yeSBtYXBwZWQgR1BJTyBkcml2ZXJzCiMKQ09ORklHX0dQSU9f QU1EUFQ9bQojIENPTkZJR19HUElPX0RXQVBCIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19FWEFS IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19HRU5FUklDX1BMQVRGT1JNIGlzIG5vdCBzZXQKQ09O RklHX0dQSU9fSUNIPW0KIyBDT05GSUdfR1BJT19NQjg2UzdYIGlzIG5vdCBzZXQKIyBDT05GSUdf R1BJT19WWDg1NSBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fWElMSU5YIGlzIG5vdCBzZXQKIyBD T05GSUdfR1BJT19BTURfRkNIIGlzIG5vdCBzZXQKIyBlbmQgb2YgTWVtb3J5IG1hcHBlZCBHUElP IGRyaXZlcnMKCiMKIyBQb3J0LW1hcHBlZCBJL08gR1BJTyBkcml2ZXJzCiMKIyBDT05GSUdfR1BJ T19GNzE4OFggaXMgbm90IHNldAojIENPTkZJR19HUElPX0lUODcgaXMgbm90IHNldAojIENPTkZJ R19HUElPX1NDSCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fU0NIMzExWCBpcyBub3Qgc2V0CiMg Q09ORklHX0dQSU9fV0lOQk9ORCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fV1MxNkM0OCBpcyBu b3Qgc2V0CiMgZW5kIG9mIFBvcnQtbWFwcGVkIEkvTyBHUElPIGRyaXZlcnMKCiMKIyBJMkMgR1BJ TyBleHBhbmRlcnMKIwojIENPTkZJR19HUElPX0FEUDU1ODggaXMgbm90IHNldAojIENPTkZJR19H UElPX01BWDczMDAgaXMgbm90IHNldAojIENPTkZJR19HUElPX01BWDczMlggaXMgbm90IHNldAoj IENPTkZJR19HUElPX1BDQTk1M1ggaXMgbm90IHNldAojIENPTkZJR19HUElPX1BDRjg1N1ggaXMg bm90IHNldAojIENPTkZJR19HUElPX1RQSUMyODEwIGlzIG5vdCBzZXQKIyBlbmQgb2YgSTJDIEdQ SU8gZXhwYW5kZXJzCgojCiMgTUZEIEdQSU8gZXhwYW5kZXJzCiMKIyBlbmQgb2YgTUZEIEdQSU8g ZXhwYW5kZXJzCgojCiMgUENJIEdQSU8gZXhwYW5kZXJzCiMKIyBDT05GSUdfR1BJT19BTUQ4MTEx IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19NTF9JT0ggaXMgbm90IHNldAojIENPTkZJR19HUElP X1BDSV9JRElPXzE2IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19QQ0lFX0lESU9fMjQgaXMgbm90 IHNldAojIENPTkZJR19HUElPX1JEQzMyMVggaXMgbm90IHNldAojIGVuZCBvZiBQQ0kgR1BJTyBl eHBhbmRlcnMKCiMKIyBTUEkgR1BJTyBleHBhbmRlcnMKIwojIENPTkZJR19HUElPX01BWDMxOTFY IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19NQVg3MzAxIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJ T19NQzMzODgwIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19QSVNPU1IgaXMgbm90IHNldAojIENP TkZJR19HUElPX1hSQTE0MDMgaXMgbm90IHNldAojIGVuZCBvZiBTUEkgR1BJTyBleHBhbmRlcnMK CiMKIyBVU0IgR1BJTyBleHBhbmRlcnMKIwpDT05GSUdfR1BJT19WSVBFUkJPQVJEPW0KIyBlbmQg b2YgVVNCIEdQSU8gZXhwYW5kZXJzCgojIENPTkZJR19HUElPX01PQ0tVUCBpcyBub3Qgc2V0CiMg Q09ORklHX1cxIGlzIG5vdCBzZXQKIyBDT05GSUdfUE9XRVJfQVZTIGlzIG5vdCBzZXQKQ09ORklH X1BPV0VSX1JFU0VUPXkKIyBDT05GSUdfUE9XRVJfUkVTRVRfUkVTVEFSVCBpcyBub3Qgc2V0CkNP TkZJR19QT1dFUl9TVVBQTFk9eQojIENPTkZJR19QT1dFUl9TVVBQTFlfREVCVUcgaXMgbm90IHNl dApDT05GSUdfUE9XRVJfU1VQUExZX0hXTU9OPXkKIyBDT05GSUdfUERBX1BPV0VSIGlzIG5vdCBz ZXQKIyBDT05GSUdfR0VORVJJQ19BRENfQkFUVEVSWSBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1Rf UE9XRVIgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX0FEUDUwNjEgaXMgbm90IHNldAojIENP TkZJR19CQVRURVJZX0RTMjc4MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllfRFMyNzgxIGlz IG5vdCBzZXQKIyBDT05GSUdfQkFUVEVSWV9EUzI3ODIgaXMgbm90IHNldAojIENPTkZJR19CQVRU RVJZX1NCUyBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfU0JTIGlzIG5vdCBzZXQKIyBDT05G SUdfTUFOQUdFUl9TQlMgaXMgbm90IHNldAojIENPTkZJR19CQVRURVJZX0JRMjdYWFggaXMgbm90 IHNldAojIENPTkZJR19CQVRURVJZX01BWDE3MDQwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFUVEVS WV9NQVgxNzA0MiBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfTUFYODkwMyBpcyBub3Qgc2V0 CiMgQ09ORklHX0NIQVJHRVJfTFA4NzI3IGlzIG5vdCBzZXQKIyBDT05GSUdfQ0hBUkdFUl9HUElP IGlzIG5vdCBzZXQKIyBDT05GSUdfQ0hBUkdFUl9MVDM2NTEgaXMgbm90IHNldAojIENPTkZJR19D SEFSR0VSX0JRMjQxNVggaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX0JRMjQyNTcgaXMgbm90 IHNldAojIENPTkZJR19DSEFSR0VSX0JRMjQ3MzUgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VS X0JRMjU4OTAgaXMgbm90IHNldApDT05GSUdfQ0hBUkdFUl9TTUIzNDc9bQojIENPTkZJR19CQVRU RVJZX0dBVUdFX0xUQzI5NDEgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX1JUOTQ1NSBpcyBu b3Qgc2V0CkNPTkZJR19IV01PTj15CkNPTkZJR19IV01PTl9WSUQ9bQojIENPTkZJR19IV01PTl9E RUJVR19DSElQIGlzIG5vdCBzZXQKCiMKIyBOYXRpdmUgZHJpdmVycwojCkNPTkZJR19TRU5TT1JT X0FCSVRVR1VSVT1tCkNPTkZJR19TRU5TT1JTX0FCSVRVR1VSVTM9bQojIENPTkZJR19TRU5TT1JT X0FENzMxNCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0FENzQxND1tCkNPTkZJR19TRU5TT1JT X0FENzQxOD1tCkNPTkZJR19TRU5TT1JTX0FETTEwMjE9bQpDT05GSUdfU0VOU09SU19BRE0xMDI1 PW0KQ09ORklHX1NFTlNPUlNfQURNMTAyNj1tCkNPTkZJR19TRU5TT1JTX0FETTEwMjk9bQpDT05G SUdfU0VOU09SU19BRE0xMDMxPW0KIyBDT05GSUdfU0VOU09SU19BRE0xMTc3IGlzIG5vdCBzZXQK Q09ORklHX1NFTlNPUlNfQURNOTI0MD1tCkNPTkZJR19TRU5TT1JTX0FEVDdYMTA9bQojIENPTkZJ R19TRU5TT1JTX0FEVDczMTAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19BRFQ3NDEwPW0KQ09O RklHX1NFTlNPUlNfQURUNzQxMT1tCkNPTkZJR19TRU5TT1JTX0FEVDc0NjI9bQpDT05GSUdfU0VO U09SU19BRFQ3NDcwPW0KQ09ORklHX1NFTlNPUlNfQURUNzQ3NT1tCiMgQ09ORklHX1NFTlNPUlNf QVMzNzAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19BU0M3NjIxPW0KIyBDT05GSUdfU0VOU09S U19BWElfRkFOX0NPTlRST0wgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19LOFRFTVA9bQpDT05G SUdfU0VOU09SU19LMTBURU1QPW0KQ09ORklHX1NFTlNPUlNfRkFNMTVIX1BPV0VSPW0KQ09ORklH X1NFTlNPUlNfQVBQTEVTTUM9bQpDT05GSUdfU0VOU09SU19BU0IxMDA9bQojIENPTkZJR19TRU5T T1JTX0FTUEVFRCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0FUWFAxPW0KIyBDT05GSUdfU0VO U09SU19EUklWRVRFTVAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19EUzYyMD1tCkNPTkZJR19T RU5TT1JTX0RTMTYyMT1tCkNPTkZJR19TRU5TT1JTX0RFTExfU01NPW0KQ09ORklHX1NFTlNPUlNf STVLX0FNQj1tCkNPTkZJR19TRU5TT1JTX0Y3MTgwNUY9bQpDT05GSUdfU0VOU09SU19GNzE4ODJG Rz1tCkNPTkZJR19TRU5TT1JTX0Y3NTM3NVM9bQpDT05GSUdfU0VOU09SU19GU0NITUQ9bQojIENP TkZJR19TRU5TT1JTX0ZUU1RFVVRBVEVTIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfR0w1MThT TT1tCkNPTkZJR19TRU5TT1JTX0dMNTIwU009bQpDT05GSUdfU0VOU09SU19HNzYwQT1tCiMgQ09O RklHX1NFTlNPUlNfRzc2MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSElINjEzMCBpcyBu b3Qgc2V0CkNPTkZJR19TRU5TT1JTX0lCTUFFTT1tCkNPTkZJR19TRU5TT1JTX0lCTVBFWD1tCiMg Q09ORklHX1NFTlNPUlNfSUlPX0hXTU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19JNTUw MCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0NPUkVURU1QPW0KQ09ORklHX1NFTlNPUlNfSVQ4 Nz1tCkNPTkZJR19TRU5TT1JTX0pDNDI9bQojIENPTkZJR19TRU5TT1JTX1BPV1IxMjIwIGlzIG5v dCBzZXQKQ09ORklHX1NFTlNPUlNfTElORUFHRT1tCiMgQ09ORklHX1NFTlNPUlNfTFRDMjk0NSBp cyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfTFRDMjk0N19JMkMgaXMgbm90IHNldAojIENPTkZJ R19TRU5TT1JTX0xUQzI5NDdfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MVEMyOTkw IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTFRDNDE1MT1tCkNPTkZJR19TRU5TT1JTX0xUQzQy MTU9bQojIENPTkZJR19TRU5TT1JTX0xUQzQyMjIgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19M VEM0MjQ1PW0KIyBDT05GSUdfU0VOU09SU19MVEM0MjYwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNP UlNfTFRDNDI2MT1tCiMgQ09ORklHX1NFTlNPUlNfTUFYMTExMSBpcyBub3Qgc2V0CkNPTkZJR19T RU5TT1JTX01BWDE2MDY1PW0KQ09ORklHX1NFTlNPUlNfTUFYMTYxOT1tCkNPTkZJR19TRU5TT1JT X01BWDE2Njg9bQpDT05GSUdfU0VOU09SU19NQVgxOTc9bQojIENPTkZJR19TRU5TT1JTX01BWDMx NzIyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19NQVgzMTczMCBpcyBub3Qgc2V0CiMgQ09O RklHX1NFTlNPUlNfTUFYNjYyMSBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDY2Mzk9bQpD T05GSUdfU0VOU09SU19NQVg2NjQyPW0KQ09ORklHX1NFTlNPUlNfTUFYNjY1MD1tCkNPTkZJR19T RU5TT1JTX01BWDY2OTc9bQojIENPTkZJR19TRU5TT1JTX01BWDMxNzkwIGlzIG5vdCBzZXQKQ09O RklHX1NFTlNPUlNfTUNQMzAyMT1tCiMgQ09ORklHX1NFTlNPUlNfVEM2NTQgaXMgbm90IHNldAoj IENPTkZJR19TRU5TT1JTX0FEQ1hYIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTE02Mz1tCiMg Q09ORklHX1NFTlNPUlNfTE03MCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0xNNzM9bQpDT05G SUdfU0VOU09SU19MTTc1PW0KQ09ORklHX1NFTlNPUlNfTE03Nz1tCkNPTkZJR19TRU5TT1JTX0xN Nzg9bQpDT05GSUdfU0VOU09SU19MTTgwPW0KQ09ORklHX1NFTlNPUlNfTE04Mz1tCkNPTkZJR19T RU5TT1JTX0xNODU9bQpDT05GSUdfU0VOU09SU19MTTg3PW0KQ09ORklHX1NFTlNPUlNfTE05MD1t CkNPTkZJR19TRU5TT1JTX0xNOTI9bQpDT05GSUdfU0VOU09SU19MTTkzPW0KQ09ORklHX1NFTlNP UlNfTE05NTIzND1tCkNPTkZJR19TRU5TT1JTX0xNOTUyNDE9bQpDT05GSUdfU0VOU09SU19MTTk1 MjQ1PW0KQ09ORklHX1NFTlNPUlNfUEM4NzM2MD1tCkNPTkZJR19TRU5TT1JTX1BDODc0Mjc9bQpD T05GSUdfU0VOU09SU19OVENfVEhFUk1JU1RPUj1tCiMgQ09ORklHX1NFTlNPUlNfTkNUNjY4MyBp cyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX05DVDY3NzU9bQojIENPTkZJR19TRU5TT1JTX05DVDc4 MDIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX05DVDc5MDQgaXMgbm90IHNldAojIENPTkZJ R19TRU5TT1JTX05QQ003WFggaXMgbm90IHNldApDT05GSUdfU0VOU09SU19QQ0Y4NTkxPW0KQ09O RklHX1BNQlVTPW0KQ09ORklHX1NFTlNPUlNfUE1CVVM9bQpDT05GSUdfU0VOU09SU19BRE0xMjc1 PW0KIyBDT05GSUdfU0VOU09SU19CRUxfUEZFIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19J Qk1fQ0ZGUFMgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0lOU1BVUl9JUFNQUyBpcyBub3Qg c2V0CiMgQ09ORklHX1NFTlNPUlNfSVIzNTIyMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNf SVIzODA2NCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSVJQUzU0MDEgaXMgbm90IHNldAoj IENPTkZJR19TRU5TT1JTX0lTTDY4MTM3IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTE0yNTA2 Nj1tCkNPTkZJR19TRU5TT1JTX0xUQzI5Nzg9bQojIENPTkZJR19TRU5TT1JTX0xUQzM4MTUgaXMg bm90IHNldApDT05GSUdfU0VOU09SU19NQVgxNjA2ND1tCiMgQ09ORklHX1NFTlNPUlNfTUFYMjA3 MzAgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX01BWDIwNzUxIGlzIG5vdCBzZXQKIyBDT05G SUdfU0VOU09SU19NQVgzMTc4NSBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDM0NDQwPW0K Q09ORklHX1NFTlNPUlNfTUFYODY4OD1tCiMgQ09ORklHX1NFTlNPUlNfUFhFMTYxMCBpcyBub3Qg c2V0CiMgQ09ORklHX1NFTlNPUlNfVFBTNDA0MjIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JT X1RQUzUzNjc5IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfVUNEOTAwMD1tCkNPTkZJR19TRU5T T1JTX1VDRDkyMDA9bQojIENPTkZJR19TRU5TT1JTX1hEUEUxMjIgaXMgbm90IHNldApDT05GSUdf U0VOU09SU19aTDYxMDA9bQpDT05GSUdfU0VOU09SU19TSFQxNT1tCkNPTkZJR19TRU5TT1JTX1NI VDIxPW0KIyBDT05GSUdfU0VOU09SU19TSFQzeCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNf U0hUQzEgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19TSVM1NTk1PW0KQ09ORklHX1NFTlNPUlNf RE1FMTczNz1tCkNPTkZJR19TRU5TT1JTX0VNQzE0MDM9bQojIENPTkZJR19TRU5TT1JTX0VNQzIx MDMgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19FTUM2VzIwMT1tCkNPTkZJR19TRU5TT1JTX1NN U0M0N00xPW0KQ09ORklHX1NFTlNPUlNfU01TQzQ3TTE5Mj1tCkNPTkZJR19TRU5TT1JTX1NNU0M0 N0IzOTc9bQpDT05GSUdfU0VOU09SU19TQ0g1NlhYX0NPTU1PTj1tCkNPTkZJR19TRU5TT1JTX1ND SDU2Mjc9bQpDT05GSUdfU0VOU09SU19TQ0g1NjM2PW0KIyBDT05GSUdfU0VOU09SU19TVFRTNzUx IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19TTU02NjUgaXMgbm90IHNldAojIENPTkZJR19T RU5TT1JTX0FEQzEyOEQ4MTggaXMgbm90IHNldApDT05GSUdfU0VOU09SU19BRFM3ODI4PW0KIyBD T05GSUdfU0VOU09SU19BRFM3ODcxIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQU1DNjgyMT1t CkNPTkZJR19TRU5TT1JTX0lOQTIwOT1tCkNPTkZJR19TRU5TT1JTX0lOQTJYWD1tCiMgQ09ORklH X1NFTlNPUlNfSU5BMzIyMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVEM3NCBpcyBub3Qg c2V0CkNPTkZJR19TRU5TT1JTX1RITUM1MD1tCkNPTkZJR19TRU5TT1JTX1RNUDEwMj1tCiMgQ09O RklHX1NFTlNPUlNfVE1QMTAzIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19UTVAxMDggaXMg bm90IHNldApDT05GSUdfU0VOU09SU19UTVA0MDE9bQpDT05GSUdfU0VOU09SU19UTVA0MjE9bQoj IENPTkZJR19TRU5TT1JTX1RNUDUxMyBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX1ZJQV9DUFVU RU1QPW0KQ09ORklHX1NFTlNPUlNfVklBNjg2QT1tCkNPTkZJR19TRU5TT1JTX1ZUMTIxMT1tCkNP TkZJR19TRU5TT1JTX1ZUODIzMT1tCiMgQ09ORklHX1NFTlNPUlNfVzgzNzczRyBpcyBub3Qgc2V0 CkNPTkZJR19TRU5TT1JTX1c4Mzc4MUQ9bQpDT05GSUdfU0VOU09SU19XODM3OTFEPW0KQ09ORklH X1NFTlNPUlNfVzgzNzkyRD1tCkNPTkZJR19TRU5TT1JTX1c4Mzc5Mz1tCkNPTkZJR19TRU5TT1JT X1c4Mzc5NT1tCiMgQ09ORklHX1NFTlNPUlNfVzgzNzk1X0ZBTkNUUkwgaXMgbm90IHNldApDT05G SUdfU0VOU09SU19XODNMNzg1VFM9bQpDT05GSUdfU0VOU09SU19XODNMNzg2Tkc9bQpDT05GSUdf U0VOU09SU19XODM2MjdIRj1tCkNPTkZJR19TRU5TT1JTX1c4MzYyN0VIRj1tCiMgQ09ORklHX1NF TlNPUlNfWEdFTkUgaXMgbm90IHNldAoKIwojIEFDUEkgZHJpdmVycwojCkNPTkZJR19TRU5TT1JT X0FDUElfUE9XRVI9bQpDT05GSUdfU0VOU09SU19BVEswMTEwPW0KQ09ORklHX1RIRVJNQUw9eQoj IENPTkZJR19USEVSTUFMX1NUQVRJU1RJQ1MgaXMgbm90IHNldApDT05GSUdfVEhFUk1BTF9FTUVS R0VOQ1lfUE9XRVJPRkZfREVMQVlfTVM9MApDT05GSUdfVEhFUk1BTF9IV01PTj15CkNPTkZJR19U SEVSTUFMX1dSSVRBQkxFX1RSSVBTPXkKQ09ORklHX1RIRVJNQUxfREVGQVVMVF9HT1ZfU1RFUF9X SVNFPXkKIyBDT05GSUdfVEhFUk1BTF9ERUZBVUxUX0dPVl9GQUlSX1NIQVJFIGlzIG5vdCBzZXQK IyBDT05GSUdfVEhFUk1BTF9ERUZBVUxUX0dPVl9VU0VSX1NQQUNFIGlzIG5vdCBzZXQKQ09ORklH X1RIRVJNQUxfR09WX0ZBSVJfU0hBUkU9eQpDT05GSUdfVEhFUk1BTF9HT1ZfU1RFUF9XSVNFPXkK Q09ORklHX1RIRVJNQUxfR09WX0JBTkdfQkFORz15CkNPTkZJR19USEVSTUFMX0dPVl9VU0VSX1NQ QUNFPXkKIyBDT05GSUdfQ0xPQ0tfVEhFUk1BTCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFVkZSRVFf VEhFUk1BTCBpcyBub3Qgc2V0CiMgQ09ORklHX1RIRVJNQUxfRU1VTEFUSU9OIGlzIG5vdCBzZXQK CiMKIyBJbnRlbCB0aGVybWFsIGRyaXZlcnMKIwpDT05GSUdfSU5URUxfUE9XRVJDTEFNUD1tCkNP TkZJR19YODZfUEtHX1RFTVBfVEhFUk1BTD1tCkNPTkZJR19JTlRFTF9TT0NfRFRTX0lPU0ZfQ09S RT1tCiMgQ09ORklHX0lOVEVMX1NPQ19EVFNfVEhFUk1BTCBpcyBub3Qgc2V0CgojCiMgQUNQSSBJ TlQzNDBYIHRoZXJtYWwgZHJpdmVycwojCkNPTkZJR19JTlQzNDBYX1RIRVJNQUw9bQpDT05GSUdf QUNQSV9USEVSTUFMX1JFTD1tCiMgQ09ORklHX0lOVDM0MDZfVEhFUk1BTCBpcyBub3Qgc2V0CkNP TkZJR19QUk9DX1RIRVJNQUxfTU1JT19SQVBMPXkKIyBlbmQgb2YgQUNQSSBJTlQzNDBYIHRoZXJt YWwgZHJpdmVycwoKIyBDT05GSUdfSU5URUxfUENIX1RIRVJNQUwgaXMgbm90IHNldAojIGVuZCBv ZiBJbnRlbCB0aGVybWFsIGRyaXZlcnMKCiMgQ09ORklHX0dFTkVSSUNfQURDX1RIRVJNQUwgaXMg bm90IHNldApDT05GSUdfV0FUQ0hET0c9eQpDT05GSUdfV0FUQ0hET0dfQ09SRT15CiMgQ09ORklH X1dBVENIRE9HX05PV0FZT1VUIGlzIG5vdCBzZXQKQ09ORklHX1dBVENIRE9HX0hBTkRMRV9CT09U X0VOQUJMRUQ9eQpDT05GSUdfV0FUQ0hET0dfT1BFTl9USU1FT1VUPTAKQ09ORklHX1dBVENIRE9H X1NZU0ZTPXkKCiMKIyBXYXRjaGRvZyBQcmV0aW1lb3V0IEdvdmVybm9ycwojCiMgQ09ORklHX1dB VENIRE9HX1BSRVRJTUVPVVRfR09WIGlzIG5vdCBzZXQKCiMKIyBXYXRjaGRvZyBEZXZpY2UgRHJp dmVycwojCkNPTkZJR19TT0ZUX1dBVENIRE9HPW0KQ09ORklHX1dEQVRfV0RUPW0KIyBDT05GSUdf WElMSU5YX1dBVENIRE9HIGlzIG5vdCBzZXQKIyBDT05GSUdfWklJUkFWRV9XQVRDSERPRyBpcyBu b3Qgc2V0CiMgQ09ORklHX0NBREVOQ0VfV0FUQ0hET0cgaXMgbm90IHNldAojIENPTkZJR19EV19X QVRDSERPRyBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDYzWFhfV0FUQ0hET0cgaXMgbm90IHNldAoj IENPTkZJR19BQ1FVSVJFX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX0FEVkFOVEVDSF9XRFQgaXMg bm90IHNldApDT05GSUdfQUxJTTE1MzVfV0RUPW0KQ09ORklHX0FMSU03MTAxX1dEVD1tCiMgQ09O RklHX0VCQ19DMzg0X1dEVCBpcyBub3Qgc2V0CkNPTkZJR19GNzE4MDhFX1dEVD1tCkNPTkZJR19T UDUxMDBfVENPPW0KQ09ORklHX1NCQ19GSVRQQzJfV0FUQ0hET0c9bQojIENPTkZJR19FVVJPVEVD SF9XRFQgaXMgbm90IHNldApDT05GSUdfSUI3MDBfV0RUPW0KQ09ORklHX0lCTUFTUj1tCiMgQ09O RklHX1dBRkVSX1dEVCBpcyBub3Qgc2V0CkNPTkZJR19JNjMwMEVTQl9XRFQ9eQpDT05GSUdfSUU2 WFhfV0RUPW0KQ09ORklHX0lUQ09fV0RUPXkKQ09ORklHX0lUQ09fVkVORE9SX1NVUFBPUlQ9eQpD T05GSUdfSVQ4NzEyRl9XRFQ9bQpDT05GSUdfSVQ4N19XRFQ9bQpDT05GSUdfSFBfV0FUQ0hET0c9 bQpDT05GSUdfSFBXRFRfTk1JX0RFQ09ESU5HPXkKIyBDT05GSUdfU0MxMjAwX1dEVCBpcyBub3Qg c2V0CiMgQ09ORklHX1BDODc0MTNfV0RUIGlzIG5vdCBzZXQKQ09ORklHX05WX1RDTz1tCiMgQ09O RklHXzYwWFhfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVNV9XRFQgaXMgbm90IHNldApDT05G SUdfU01TQ19TQ0gzMTFYX1dEVD1tCiMgQ09ORklHX1NNU0MzN0I3ODdfV0RUIGlzIG5vdCBzZXQK IyBDT05GSUdfVFFNWDg2X1dEVCBpcyBub3Qgc2V0CkNPTkZJR19WSUFfV0RUPW0KQ09ORklHX1c4 MzYyN0hGX1dEVD1tCkNPTkZJR19XODM4NzdGX1dEVD1tCkNPTkZJR19XODM5NzdGX1dEVD1tCkNP TkZJR19NQUNIWl9XRFQ9bQojIENPTkZJR19TQkNfRVBYX0MzX1dBVENIRE9HIGlzIG5vdCBzZXQK Q09ORklHX0lOVEVMX01FSV9XRFQ9bQojIENPTkZJR19OSTkwM1hfV0RUIGlzIG5vdCBzZXQKIyBD T05GSUdfTklDNzAxOF9XRFQgaXMgbm90IHNldAojIENPTkZJR19NRU5fQTIxX1dEVCBpcyBub3Qg c2V0CkNPTkZJR19YRU5fV0RUPW0KCiMKIyBQQ0ktYmFzZWQgV2F0Y2hkb2cgQ2FyZHMKIwpDT05G SUdfUENJUENXQVRDSERPRz1tCkNPTkZJR19XRFRQQ0k9bQoKIwojIFVTQi1iYXNlZCBXYXRjaGRv ZyBDYXJkcwojCkNPTkZJR19VU0JQQ1dBVENIRE9HPW0KQ09ORklHX1NTQl9QT1NTSUJMRT15CkNP TkZJR19TU0I9bQpDT05GSUdfU1NCX1NQUk9NPXkKQ09ORklHX1NTQl9QQ0lIT1NUX1BPU1NJQkxF PXkKQ09ORklHX1NTQl9QQ0lIT1NUPXkKQ09ORklHX1NTQl9TRElPSE9TVF9QT1NTSUJMRT15CkNP TkZJR19TU0JfU0RJT0hPU1Q9eQpDT05GSUdfU1NCX0RSSVZFUl9QQ0lDT1JFX1BPU1NJQkxFPXkK Q09ORklHX1NTQl9EUklWRVJfUENJQ09SRT15CkNPTkZJR19TU0JfRFJJVkVSX0dQSU89eQpDT05G SUdfQkNNQV9QT1NTSUJMRT15CkNPTkZJR19CQ01BPW0KQ09ORklHX0JDTUFfSE9TVF9QQ0lfUE9T U0lCTEU9eQpDT05GSUdfQkNNQV9IT1NUX1BDST15CiMgQ09ORklHX0JDTUFfSE9TVF9TT0MgaXMg bm90IHNldApDT05GSUdfQkNNQV9EUklWRVJfUENJPXkKQ09ORklHX0JDTUFfRFJJVkVSX0dNQUNf Q01OPXkKQ09ORklHX0JDTUFfRFJJVkVSX0dQSU89eQojIENPTkZJR19CQ01BX0RFQlVHIGlzIG5v dCBzZXQKCiMKIyBNdWx0aWZ1bmN0aW9uIGRldmljZSBkcml2ZXJzCiMKQ09ORklHX01GRF9DT1JF PXkKIyBDT05GSUdfTUZEX0FTMzcxMSBpcyBub3Qgc2V0CiMgQ09ORklHX1BNSUNfQURQNTUyMCBp cyBub3Qgc2V0CiMgQ09ORklHX01GRF9BQVQyODcwX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19N RkRfQkNNNTkwWFggaXMgbm90IHNldAojIENPTkZJR19NRkRfQkQ5NTcxTVdWIGlzIG5vdCBzZXQK IyBDT05GSUdfTUZEX0FYUDIwWF9JMkMgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFERVJBIGlz IG5vdCBzZXQKIyBDT05GSUdfUE1JQ19EQTkwM1ggaXMgbm90IHNldAojIENPTkZJR19NRkRfREE5 MDUyX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9EQTkwNTJfSTJDIGlzIG5vdCBzZXQKIyBD T05GSUdfTUZEX0RBOTA1NSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9EQTkwNjIgaXMgbm90IHNl dAojIENPTkZJR19NRkRfREE5MDYzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RBOTE1MCBpcyBu b3Qgc2V0CiMgQ09ORklHX01GRF9ETE4yIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01DMTNYWFhf U1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01DMTNYWFhfSTJDIGlzIG5vdCBzZXQKIyBDT05G SUdfSFRDX1BBU0lDMyBpcyBub3Qgc2V0CiMgQ09ORklHX0hUQ19JMkNQTEQgaXMgbm90IHNldAoj IENPTkZJR19NRkRfSU5URUxfUVVBUktfSTJDX0dQSU8gaXMgbm90IHNldApDT05GSUdfTFBDX0lD SD15CkNPTkZJR19MUENfU0NIPW0KIyBDT05GSUdfSU5URUxfU09DX1BNSUNfQ0hURENfVEkgaXMg bm90IHNldApDT05GSUdfTUZEX0lOVEVMX0xQU1M9eQpDT05GSUdfTUZEX0lOVEVMX0xQU1NfQUNQ ST15CkNPTkZJR19NRkRfSU5URUxfTFBTU19QQ0k9eQojIENPTkZJR19NRkRfSVFTNjJYIGlzIG5v dCBzZXQKIyBDT05GSUdfTUZEX0pBTlpfQ01PRElPIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0tF TVBMRCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF84OFBNODAwIGlzIG5vdCBzZXQKIyBDT05GSUdf TUZEXzg4UE04MDUgaXMgbm90IHNldAojIENPTkZJR19NRkRfODhQTTg2MFggaXMgbm90IHNldAoj IENPTkZJR19NRkRfTUFYMTQ1NzcgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFYNzc2OTMgaXMg bm90IHNldAojIENPTkZJR19NRkRfTUFYNzc4NDMgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFY ODkwNyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg4OTI1IGlzIG5vdCBzZXQKIyBDT05GSUdf TUZEX01BWDg5OTcgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFYODk5OCBpcyBub3Qgc2V0CiMg Q09ORklHX01GRF9NVDYzOTcgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUVORjIxQk1DIGlzIG5v dCBzZXQKIyBDT05GSUdfRVpYX1BDQVAgaXMgbm90IHNldApDT05GSUdfTUZEX1ZJUEVSQk9BUkQ9 bQojIENPTkZJR19NRkRfUkVUVSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9QQ0Y1MDYzMyBpcyBu b3Qgc2V0CiMgQ09ORklHX1VDQjE0MDBfQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9SREMz MjFYIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1JUNTAzMyBpcyBub3Qgc2V0CiMgQ09ORklHX01G RF9SQzVUNTgzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1NFQ19DT1JFIGlzIG5vdCBzZXQKIyBD T05GSUdfTUZEX1NJNDc2WF9DT1JFIGlzIG5vdCBzZXQKQ09ORklHX01GRF9TTTUwMT1tCkNPTkZJ R19NRkRfU001MDFfR1BJTz15CiMgQ09ORklHX01GRF9TS1k4MTQ1MiBpcyBub3Qgc2V0CiMgQ09O RklHX01GRF9TTVNDIGlzIG5vdCBzZXQKIyBDT05GSUdfQUJYNTAwX0NPUkUgaXMgbm90IHNldAoj IENPTkZJR19NRkRfU1lTQ09OIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RJX0FNMzM1WF9UU0NB REMgaXMgbm90IHNldAojIENPTkZJR19NRkRfTFAzOTQzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE X0xQODc4OCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9USV9MTVUgaXMgbm90IHNldAojIENPTkZJ R19NRkRfUEFMTUFTIGlzIG5vdCBzZXQKIyBDT05GSUdfVFBTNjEwNVggaXMgbm90IHNldAojIENP TkZJR19UUFM2NTAxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1RQUzY1MDdYIGlzIG5vdCBzZXQKIyBD T05GSUdfTUZEX1RQUzY1MDg2IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RQUzY1MDkwIGlzIG5v dCBzZXQKIyBDT05GSUdfTUZEX1RJX0xQODczWCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9UUFM2 NTg2WCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9UUFM2NTkxMCBpcyBub3Qgc2V0CiMgQ09ORklH X01GRF9UUFM2NTkxMl9JMkMgaXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTNjU5MTJfU1BJIGlz IG5vdCBzZXQKIyBDT05GSUdfTUZEX1RQUzgwMDMxIGlzIG5vdCBzZXQKIyBDT05GSUdfVFdMNDAz MF9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfVFdMNjA0MF9DT1JFIGlzIG5vdCBzZXQKIyBDT05G SUdfTUZEX1dMMTI3M19DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0xNMzUzMyBpcyBub3Qg c2V0CiMgQ09ORklHX01GRF9UUU1YODYgaXMgbm90IHNldApDT05GSUdfTUZEX1ZYODU1PW0KIyBD T05GSUdfTUZEX0FSSVpPTkFfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0FSSVpPTkFfU1BJ IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1dNODQwMCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9X TTgzMVhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1dNODMxWF9TUEkgaXMgbm90IHNldAoj IENPTkZJR19NRkRfV004MzUwX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9XTTg5OTQgaXMg bm90IHNldAojIGVuZCBvZiBNdWx0aWZ1bmN0aW9uIGRldmljZSBkcml2ZXJzCgojIENPTkZJR19S RUdVTEFUT1IgaXMgbm90IHNldApDT05GSUdfUkNfQ09SRT1tCkNPTkZJR19SQ19NQVA9bQojIENP TkZJR19MSVJDIGlzIG5vdCBzZXQKQ09ORklHX1JDX0RFQ09ERVJTPXkKQ09ORklHX0lSX05FQ19E RUNPREVSPW0KQ09ORklHX0lSX1JDNV9ERUNPREVSPW0KQ09ORklHX0lSX1JDNl9ERUNPREVSPW0K Q09ORklHX0lSX0pWQ19ERUNPREVSPW0KQ09ORklHX0lSX1NPTllfREVDT0RFUj1tCkNPTkZJR19J Ul9TQU5ZT19ERUNPREVSPW0KIyBDT05GSUdfSVJfU0hBUlBfREVDT0RFUiBpcyBub3Qgc2V0CkNP TkZJR19JUl9NQ0VfS0JEX0RFQ09ERVI9bQojIENPTkZJR19JUl9YTVBfREVDT0RFUiBpcyBub3Qg c2V0CiMgQ09ORklHX0lSX0lNT05fREVDT0RFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0lSX1JDTU1f REVDT0RFUiBpcyBub3Qgc2V0CkNPTkZJR19SQ19ERVZJQ0VTPXkKQ09ORklHX1JDX0FUSV9SRU1P VEU9bQpDT05GSUdfSVJfRU5FPW0KQ09ORklHX0lSX0lNT049bQojIENPTkZJR19JUl9JTU9OX1JB VyBpcyBub3Qgc2V0CkNPTkZJR19JUl9NQ0VVU0I9bQpDT05GSUdfSVJfSVRFX0NJUj1tCkNPTkZJ R19JUl9GSU5URUs9bQpDT05GSUdfSVJfTlVWT1RPTj1tCkNPTkZJR19JUl9SRURSQVQzPW0KQ09O RklHX0lSX1NUUkVBTVpBUD1tCkNPTkZJR19JUl9XSU5CT05EX0NJUj1tCiMgQ09ORklHX0lSX0lH T1JQTFVHVVNCIGlzIG5vdCBzZXQKQ09ORklHX0lSX0lHVUFOQT1tCkNPTkZJR19JUl9UVFVTQklS PW0KIyBDT05GSUdfUkNfTE9PUEJBQ0sgaXMgbm90IHNldAojIENPTkZJR19JUl9TRVJJQUwgaXMg bm90IHNldAojIENPTkZJR19JUl9TSVIgaXMgbm90IHNldAojIENPTkZJR19SQ19YQk9YX0RWRCBp cyBub3Qgc2V0CkNPTkZJR19NRURJQV9TVVBQT1JUPW0KCiMKIyBNdWx0aW1lZGlhIGNvcmUgc3Vw cG9ydAojCkNPTkZJR19NRURJQV9DQU1FUkFfU1VQUE9SVD15CkNPTkZJR19NRURJQV9BTkFMT0df VFZfU1VQUE9SVD15CkNPTkZJR19NRURJQV9ESUdJVEFMX1RWX1NVUFBPUlQ9eQpDT05GSUdfTUVE SUFfUkFESU9fU1VQUE9SVD15CiMgQ09ORklHX01FRElBX1NEUl9TVVBQT1JUIGlzIG5vdCBzZXQK IyBDT05GSUdfTUVESUFfQ0VDX1NVUFBPUlQgaXMgbm90IHNldApDT05GSUdfTUVESUFfQ09OVFJP TExFUj15CkNPTkZJR19NRURJQV9DT05UUk9MTEVSX0RWQj15CkNPTkZJR19WSURFT19ERVY9bQoj IENPTkZJR19WSURFT19WNEwyX1NVQkRFVl9BUEkgaXMgbm90IHNldApDT05GSUdfVklERU9fVjRM Mj1tCkNPTkZJR19WSURFT19WNEwyX0kyQz15CiMgQ09ORklHX1ZJREVPX0FEVl9ERUJVRyBpcyBu b3Qgc2V0CiMgQ09ORklHX1ZJREVPX0ZJWEVEX01JTk9SX1JBTkdFUyBpcyBub3Qgc2V0CkNPTkZJ R19WSURFT19UVU5FUj1tCkNPTkZJR19WSURFT0JVRl9HRU49bQpDT05GSUdfVklERU9CVUZfRE1B X1NHPW0KQ09ORklHX1ZJREVPQlVGX1ZNQUxMT0M9bQpDT05GSUdfRFZCX0NPUkU9bQojIENPTkZJ R19EVkJfTU1BUCBpcyBub3Qgc2V0CkNPTkZJR19EVkJfTkVUPXkKQ09ORklHX1RUUENJX0VFUFJP TT1tCkNPTkZJR19EVkJfTUFYX0FEQVBURVJTPTgKQ09ORklHX0RWQl9EWU5BTUlDX01JTk9SUz15 CiMgQ09ORklHX0RWQl9ERU1VWF9TRUNUSU9OX0xPU1NfTE9HIGlzIG5vdCBzZXQKIyBDT05GSUdf RFZCX1VMRV9ERUJVRyBpcyBub3Qgc2V0CgojCiMgTWVkaWEgZHJpdmVycwojCkNPTkZJR19NRURJ QV9VU0JfU1VQUE9SVD15CgojCiMgV2ViY2FtIGRldmljZXMKIwpDT05GSUdfVVNCX1ZJREVPX0NM QVNTPW0KQ09ORklHX1VTQl9WSURFT19DTEFTU19JTlBVVF9FVkRFVj15CkNPTkZJR19VU0JfR1NQ Q0E9bQpDT05GSUdfVVNCX001NjAyPW0KQ09ORklHX1VTQl9TVFYwNlhYPW0KQ09ORklHX1VTQl9H TDg2MD1tCkNPTkZJR19VU0JfR1NQQ0FfQkVOUT1tCkNPTkZJR19VU0JfR1NQQ0FfQ09ORVg9bQpD T05GSUdfVVNCX0dTUENBX0NQSUExPW0KIyBDT05GSUdfVVNCX0dTUENBX0RUQ1MwMzMgaXMgbm90 IHNldApDT05GSUdfVVNCX0dTUENBX0VUT01TPW0KQ09ORklHX1VTQl9HU1BDQV9GSU5FUElYPW0K Q09ORklHX1VTQl9HU1BDQV9KRUlMSU5KPW0KQ09ORklHX1VTQl9HU1BDQV9KTDIwMDVCQ0Q9bQoj IENPTkZJR19VU0JfR1NQQ0FfS0lORUNUIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9HU1BDQV9LT05J Q0E9bQpDT05GSUdfVVNCX0dTUENBX01BUlM9bQpDT05GSUdfVVNCX0dTUENBX01SOTczMTBBPW0K Q09ORklHX1VTQl9HU1BDQV9OVzgwWD1tCkNPTkZJR19VU0JfR1NQQ0FfT1Y1MTk9bQpDT05GSUdf VVNCX0dTUENBX09WNTM0PW0KQ09ORklHX1VTQl9HU1BDQV9PVjUzNF85PW0KQ09ORklHX1VTQl9H U1BDQV9QQUMyMDc9bQpDT05GSUdfVVNCX0dTUENBX1BBQzczMDI9bQpDT05GSUdfVVNCX0dTUENB X1BBQzczMTE9bQpDT05GSUdfVVNCX0dTUENBX1NFNDAxPW0KQ09ORklHX1VTQl9HU1BDQV9TTjlD MjAyOD1tCkNPTkZJR19VU0JfR1NQQ0FfU045QzIwWD1tCkNPTkZJR19VU0JfR1NQQ0FfU09OSVhC PW0KQ09ORklHX1VTQl9HU1BDQV9TT05JWEo9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1MDA9bQpD T05GSUdfVVNCX0dTUENBX1NQQ0E1MDE9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1MDU9bQpDT05G SUdfVVNCX0dTUENBX1NQQ0E1MDY9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1MDg9bQpDT05GSUdf VVNCX0dTUENBX1NQQ0E1NjE9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0ExNTI4PW0KQ09ORklHX1VT Ql9HU1BDQV9TUTkwNT1tCkNPTkZJR19VU0JfR1NQQ0FfU1E5MDVDPW0KQ09ORklHX1VTQl9HU1BD QV9TUTkzMFg9bQpDT05GSUdfVVNCX0dTUENBX1NUSzAxND1tCiMgQ09ORklHX1VTQl9HU1BDQV9T VEsxMTM1IGlzIG5vdCBzZXQKQ09ORklHX1VTQl9HU1BDQV9TVFYwNjgwPW0KQ09ORklHX1VTQl9H U1BDQV9TVU5QTFVTPW0KQ09ORklHX1VTQl9HU1BDQV9UNjEzPW0KQ09ORklHX1VTQl9HU1BDQV9U T1BSTz1tCiMgQ09ORklHX1VTQl9HU1BDQV9UT1VQVEVLIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9H U1BDQV9UVjg1MzI9bQpDT05GSUdfVVNCX0dTUENBX1ZDMDMyWD1tCkNPTkZJR19VU0JfR1NQQ0Ff VklDQU09bQpDT05GSUdfVVNCX0dTUENBX1hJUkxJTktfQ0lUPW0KQ09ORklHX1VTQl9HU1BDQV9a QzNYWD1tCkNPTkZJR19VU0JfUFdDPW0KIyBDT05GSUdfVVNCX1BXQ19ERUJVRyBpcyBub3Qgc2V0 CkNPTkZJR19VU0JfUFdDX0lOUFVUX0VWREVWPXkKIyBDT05GSUdfVklERU9fQ1BJQTIgaXMgbm90 IHNldApDT05GSUdfVVNCX1pSMzY0WFg9bQpDT05GSUdfVVNCX1NUS1dFQkNBTT1tCkNPTkZJR19V U0JfUzIyNTU9bQojIENPTkZJR19WSURFT19VU0JUViBpcyBub3Qgc2V0CgojCiMgQW5hbG9nIFRW IFVTQiBkZXZpY2VzCiMKQ09ORklHX1ZJREVPX1BWUlVTQjI9bQpDT05GSUdfVklERU9fUFZSVVNC Ml9TWVNGUz15CkNPTkZJR19WSURFT19QVlJVU0IyX0RWQj15CiMgQ09ORklHX1ZJREVPX1BWUlVT QjJfREVCVUdJRkMgaXMgbm90IHNldApDT05GSUdfVklERU9fSERQVlI9bQojIENPTkZJR19WSURF T19TVEsxMTYwX0NPTU1PTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0dPNzAwNyBpcyBub3Qg c2V0CgojCiMgQW5hbG9nL2RpZ2l0YWwgVFYgVVNCIGRldmljZXMKIwpDT05GSUdfVklERU9fQVUw ODI4PW0KQ09ORklHX1ZJREVPX0FVMDgyOF9WNEwyPXkKIyBDT05GSUdfVklERU9fQVUwODI4X1JD IGlzIG5vdCBzZXQKQ09ORklHX1ZJREVPX0NYMjMxWFg9bQpDT05GSUdfVklERU9fQ1gyMzFYWF9S Qz15CkNPTkZJR19WSURFT19DWDIzMVhYX0FMU0E9bQpDT05GSUdfVklERU9fQ1gyMzFYWF9EVkI9 bQpDT05GSUdfVklERU9fVE02MDAwPW0KQ09ORklHX1ZJREVPX1RNNjAwMF9BTFNBPW0KQ09ORklH X1ZJREVPX1RNNjAwMF9EVkI9bQoKIwojIERpZ2l0YWwgVFYgVVNCIGRldmljZXMKIwpDT05GSUdf RFZCX1VTQj1tCiMgQ09ORklHX0RWQl9VU0JfREVCVUcgaXMgbm90IHNldApDT05GSUdfRFZCX1VT Ql9ESUIzMDAwTUM9bQpDT05GSUdfRFZCX1VTQl9BODAwPW0KQ09ORklHX0RWQl9VU0JfRElCVVNC X01CPW0KIyBDT05GSUdfRFZCX1VTQl9ESUJVU0JfTUJfRkFVTFRZIGlzIG5vdCBzZXQKQ09ORklH X0RWQl9VU0JfRElCVVNCX01DPW0KQ09ORklHX0RWQl9VU0JfRElCMDcwMD1tCkNPTkZJR19EVkJf VVNCX1VNVF8wMTA9bQpDT05GSUdfRFZCX1VTQl9DWFVTQj1tCiMgQ09ORklHX0RWQl9VU0JfQ1hV U0JfQU5BTE9HIGlzIG5vdCBzZXQKQ09ORklHX0RWQl9VU0JfTTkyMFg9bQpDT05GSUdfRFZCX1VT Ql9ESUdJVFY9bQpDT05GSUdfRFZCX1VTQl9WUDcwNDU9bQpDT05GSUdfRFZCX1VTQl9WUDcwMlg9 bQpDT05GSUdfRFZCX1VTQl9HUDhQU0s9bQpDT05GSUdfRFZCX1VTQl9OT1ZBX1RfVVNCMj1tCkNP TkZJR19EVkJfVVNCX1RUVVNCMj1tCkNPTkZJR19EVkJfVVNCX0RUVDIwMFU9bQpDT05GSUdfRFZC X1VTQl9PUEVSQTE9bQpDT05GSUdfRFZCX1VTQl9BRjkwMDU9bQpDT05GSUdfRFZCX1VTQl9BRjkw MDVfUkVNT1RFPW0KQ09ORklHX0RWQl9VU0JfUENUVjQ1MkU9bQpDT05GSUdfRFZCX1VTQl9EVzIx MDI9bQpDT05GSUdfRFZCX1VTQl9DSU5FUkdZX1QyPW0KQ09ORklHX0RWQl9VU0JfRFRWNTEwMD1t CkNPTkZJR19EVkJfVVNCX0FaNjAyNz1tCkNPTkZJR19EVkJfVVNCX1RFQ0hOSVNBVF9VU0IyPW0K Q09ORklHX0RWQl9VU0JfVjI9bQpDT05GSUdfRFZCX1VTQl9BRjkwMTU9bQpDT05GSUdfRFZCX1VT Ql9BRjkwMzU9bQpDT05GSUdfRFZCX1VTQl9BTllTRUU9bQpDT05GSUdfRFZCX1VTQl9BVTY2MTA9 bQpDT05GSUdfRFZCX1VTQl9BWjYwMDc9bQpDT05GSUdfRFZCX1VTQl9DRTYyMzA9bQpDT05GSUdf RFZCX1VTQl9FQzE2OD1tCkNPTkZJR19EVkJfVVNCX0dMODYxPW0KQ09ORklHX0RWQl9VU0JfTE1F MjUxMD1tCkNPTkZJR19EVkJfVVNCX01YTDExMVNGPW0KQ09ORklHX0RWQl9VU0JfUlRMMjhYWFU9 bQojIENPTkZJR19EVkJfVVNCX0RWQlNLWSBpcyBub3Qgc2V0CiMgQ09ORklHX0RWQl9VU0JfWkQx MzAxIGlzIG5vdCBzZXQKQ09ORklHX0RWQl9UVFVTQl9CVURHRVQ9bQpDT05GSUdfRFZCX1RUVVNC X0RFQz1tCkNPTkZJR19TTVNfVVNCX0RSVj1tCkNPTkZJR19EVkJfQjJDMl9GTEVYQ09QX1VTQj1t CiMgQ09ORklHX0RWQl9CMkMyX0ZMRVhDT1BfVVNCX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdf RFZCX0FTMTAyIGlzIG5vdCBzZXQKCiMKIyBXZWJjYW0sIFRWIChhbmFsb2cvZGlnaXRhbCkgVVNC IGRldmljZXMKIwpDT05GSUdfVklERU9fRU0yOFhYPW0KIyBDT05GSUdfVklERU9fRU0yOFhYX1Y0 TDIgaXMgbm90IHNldApDT05GSUdfVklERU9fRU0yOFhYX0FMU0E9bQpDT05GSUdfVklERU9fRU0y OFhYX0RWQj1tCkNPTkZJR19WSURFT19FTTI4WFhfUkM9bQpDT05GSUdfTUVESUFfUENJX1NVUFBP UlQ9eQoKIwojIE1lZGlhIGNhcHR1cmUgc3VwcG9ydAojCiMgQ09ORklHX1ZJREVPX01FWUUgaXMg bm90IHNldAojIENPTkZJR19WSURFT19TT0xPNlgxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVP X1RXNTg2NCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RXNjggaXMgbm90IHNldAojIENPTkZJ R19WSURFT19UVzY4NlggaXMgbm90IHNldAoKIwojIE1lZGlhIGNhcHR1cmUvYW5hbG9nIFRWIHN1 cHBvcnQKIwpDT05GSUdfVklERU9fSVZUVj1tCiMgQ09ORklHX1ZJREVPX0lWVFZfREVQUkVDQVRF RF9JT0NUTFMgaXMgbm90IHNldAojIENPTkZJR19WSURFT19JVlRWX0FMU0EgaXMgbm90IHNldApD T05GSUdfVklERU9fRkJfSVZUVj1tCiMgQ09ORklHX1ZJREVPX0ZCX0lWVFZfRk9SQ0VfUEFUIGlz IG5vdCBzZXQKIyBDT05GSUdfVklERU9fSEVYSVVNX0dFTUlOSSBpcyBub3Qgc2V0CiMgQ09ORklH X1ZJREVPX0hFWElVTV9PUklPTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX01YQiBpcyBub3Qg c2V0CiMgQ09ORklHX1ZJREVPX0RUMzE1NSBpcyBub3Qgc2V0CgojCiMgTWVkaWEgY2FwdHVyZS9h bmFsb2cvaHlicmlkIFRWIHN1cHBvcnQKIwpDT05GSUdfVklERU9fQ1gxOD1tCkNPTkZJR19WSURF T19DWDE4X0FMU0E9bQpDT05GSUdfVklERU9fQ1gyMzg4NT1tCkNPTkZJR19NRURJQV9BTFRFUkFf Q0k9bQojIENPTkZJR19WSURFT19DWDI1ODIxIGlzIG5vdCBzZXQKQ09ORklHX1ZJREVPX0NYODg9 bQpDT05GSUdfVklERU9fQ1g4OF9BTFNBPW0KQ09ORklHX1ZJREVPX0NYODhfQkxBQ0tCSVJEPW0K Q09ORklHX1ZJREVPX0NYODhfRFZCPW0KQ09ORklHX1ZJREVPX0NYODhfRU5BQkxFX1ZQMzA1ND15 CkNPTkZJR19WSURFT19DWDg4X1ZQMzA1ND1tCkNPTkZJR19WSURFT19DWDg4X01QRUc9bQpDT05G SUdfVklERU9fQlQ4NDg9bQpDT05GSUdfRFZCX0JUOFhYPW0KQ09ORklHX1ZJREVPX1NBQTcxMzQ9 bQpDT05GSUdfVklERU9fU0FBNzEzNF9BTFNBPW0KQ09ORklHX1ZJREVPX1NBQTcxMzRfUkM9eQpD T05GSUdfVklERU9fU0FBNzEzNF9EVkI9bQpDT05GSUdfVklERU9fU0FBNzE2ND1tCgojCiMgTWVk aWEgZGlnaXRhbCBUViBQQ0kgQWRhcHRlcnMKIwpDT05GSUdfRFZCX0FWNzExMF9JUj15CkNPTkZJ R19EVkJfQVY3MTEwPW0KQ09ORklHX0RWQl9BVjcxMTBfT1NEPXkKQ09ORklHX0RWQl9CVURHRVRf Q09SRT1tCkNPTkZJR19EVkJfQlVER0VUPW0KQ09ORklHX0RWQl9CVURHRVRfQ0k9bQpDT05GSUdf RFZCX0JVREdFVF9BVj1tCkNPTkZJR19EVkJfQlVER0VUX1BBVENIPW0KQ09ORklHX0RWQl9CMkMy X0ZMRVhDT1BfUENJPW0KIyBDT05GSUdfRFZCX0IyQzJfRkxFWENPUF9QQ0lfREVCVUcgaXMgbm90 IHNldApDT05GSUdfRFZCX1BMVVRPMj1tCkNPTkZJR19EVkJfRE0xMTA1PW0KQ09ORklHX0RWQl9Q VDE9bQojIENPTkZJR19EVkJfUFQzIGlzIG5vdCBzZXQKQ09ORklHX01BTlRJU19DT1JFPW0KQ09O RklHX0RWQl9NQU5USVM9bQpDT05GSUdfRFZCX0hPUFBFUj1tCkNPTkZJR19EVkJfTkdFTkU9bQpD T05GSUdfRFZCX0REQlJJREdFPW0KIyBDT05GSUdfRFZCX0REQlJJREdFX01TSUVOQUJMRSBpcyBu b3Qgc2V0CiMgQ09ORklHX0RWQl9TTUlQQ0lFIGlzIG5vdCBzZXQKIyBDT05GSUdfRFZCX05FVFVQ X1VOSURWQiBpcyBub3Qgc2V0CiMgQ09ORklHX1Y0TF9QTEFURk9STV9EUklWRVJTIGlzIG5vdCBz ZXQKIyBDT05GSUdfVjRMX01FTTJNRU1fRFJJVkVSUyBpcyBub3Qgc2V0CiMgQ09ORklHX1Y0TF9U RVNUX0RSSVZFUlMgaXMgbm90IHNldAojIENPTkZJR19EVkJfUExBVEZPUk1fRFJJVkVSUyBpcyBu b3Qgc2V0CgojCiMgU3VwcG9ydGVkIE1NQy9TRElPIGFkYXB0ZXJzCiMKQ09ORklHX1NNU19TRElP X0RSVj1tCkNPTkZJR19SQURJT19BREFQVEVSUz15CkNPTkZJR19SQURJT19URUE1NzVYPW0KIyBD T05GSUdfUkFESU9fU0k0NzBYIGlzIG5vdCBzZXQKIyBDT05GSUdfUkFESU9fU0k0NzEzIGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX01SODAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0RTQlIgaXMg bm90IHNldAojIENPTkZJR19SQURJT19NQVhJUkFESU8gaXMgbm90IHNldAojIENPTkZJR19SQURJ T19TSEFSSyBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX1NIQVJLMiBpcyBub3Qgc2V0CiMgQ09O RklHX1VTQl9LRUVORSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9SQVJFTU9OTyBpcyBub3Qgc2V0 CiMgQ09ORklHX1VTQl9NQTkwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX1RFQTU3NjQgaXMg bm90IHNldAojIENPTkZJR19SQURJT19TQUE3NzA2SCBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElP X1RFRjY4NjIgaXMgbm90IHNldAojIENPTkZJR19SQURJT19XTDEyNzMgaXMgbm90IHNldAoKIwoj IFRleGFzIEluc3RydW1lbnRzIFdMMTI4eCBGTSBkcml2ZXIgKFNUIGJhc2VkKQojCiMgZW5kIG9m IFRleGFzIEluc3RydW1lbnRzIFdMMTI4eCBGTSBkcml2ZXIgKFNUIGJhc2VkKQoKIwojIFN1cHBv cnRlZCBGaXJlV2lyZSAoSUVFRSAxMzk0KSBBZGFwdGVycwojCkNPTkZJR19EVkJfRklSRURUVj1t CkNPTkZJR19EVkJfRklSRURUVl9JTlBVVD15CkNPTkZJR19NRURJQV9DT01NT05fT1BUSU9OUz15 CgojCiMgY29tbW9uIGRyaXZlciBvcHRpb25zCiMKQ09ORklHX1ZJREVPX0NYMjM0MVg9bQpDT05G SUdfVklERU9fVFZFRVBST009bQpDT05GSUdfQ1lQUkVTU19GSVJNV0FSRT1tCkNPTkZJR19WSURF T0JVRjJfQ09SRT1tCkNPTkZJR19WSURFT0JVRjJfVjRMMj1tCkNPTkZJR19WSURFT0JVRjJfTUVN T1BTPW0KQ09ORklHX1ZJREVPQlVGMl9WTUFMTE9DPW0KQ09ORklHX1ZJREVPQlVGMl9ETUFfU0c9 bQpDT05GSUdfVklERU9CVUYyX0RWQj1tCkNPTkZJR19EVkJfQjJDMl9GTEVYQ09QPW0KQ09ORklH X1ZJREVPX1NBQTcxNDY9bQpDT05GSUdfVklERU9fU0FBNzE0Nl9WVj1tCkNPTkZJR19TTVNfU0lB Tk9fTURUVj1tCkNPTkZJR19TTVNfU0lBTk9fUkM9eQojIENPTkZJR19TTVNfU0lBTk9fREVCVUdG UyBpcyBub3Qgc2V0CgojCiMgTWVkaWEgYW5jaWxsYXJ5IGRyaXZlcnMgKHR1bmVycywgc2Vuc29y cywgaTJjLCBzcGksIGZyb250ZW5kcykKIwpDT05GSUdfTUVESUFfU1VCRFJWX0FVVE9TRUxFQ1Q9 eQpDT05GSUdfTUVESUFfSElERV9BTkNJTExBUllfU1VCRFJWPXkKQ09ORklHX01FRElBX0FUVEFD SD15CkNPTkZJR19WSURFT19JUl9JMkM9bQoKIwojIEkyQyBkcml2ZXJzIGhpZGRlbiBieSAnQXV0 b3NlbGVjdCBhbmNpbGxhcnkgZHJpdmVycycKIwoKIwojIEF1ZGlvIGRlY29kZXJzLCBwcm9jZXNz b3JzIGFuZCBtaXhlcnMKIwpDT05GSUdfVklERU9fVFZBVURJTz1tCkNPTkZJR19WSURFT19UREE3 NDMyPW0KQ09ORklHX1ZJREVPX01TUDM0MDA9bQpDT05GSUdfVklERU9fQ1MzMzA4PW0KQ09ORklH X1ZJREVPX0NTNTM0NT1tCkNPTkZJR19WSURFT19DUzUzTDMyQT1tCkNPTkZJR19WSURFT19XTTg3 NzU9bQpDT05GSUdfVklERU9fV004NzM5PW0KQ09ORklHX1ZJREVPX1ZQMjdTTVBYPW0KCiMKIyBS RFMgZGVjb2RlcnMKIwpDT05GSUdfVklERU9fU0FBNjU4OD1tCgojCiMgVmlkZW8gZGVjb2RlcnMK IwpDT05GSUdfVklERU9fU0FBNzExWD1tCgojCiMgVmlkZW8gYW5kIGF1ZGlvIGRlY29kZXJzCiMK Q09ORklHX1ZJREVPX1NBQTcxN1g9bQpDT05GSUdfVklERU9fQ1gyNTg0MD1tCgojCiMgVmlkZW8g ZW5jb2RlcnMKIwpDT05GSUdfVklERU9fU0FBNzEyNz1tCgojCiMgQ2FtZXJhIHNlbnNvciBkZXZp Y2VzCiMKCiMKIyBMZW5zIGRyaXZlcnMKIwoKIwojIEZsYXNoIGRldmljZXMKIwoKIwojIFZpZGVv IGltcHJvdmVtZW50IGNoaXBzCiMKQ09ORklHX1ZJREVPX1VQRDY0MDMxQT1tCkNPTkZJR19WSURF T19VUEQ2NDA4Mz1tCgojCiMgQXVkaW8vVmlkZW8gY29tcHJlc3Npb24gY2hpcHMKIwpDT05GSUdf VklERU9fU0FBNjc1MkhTPW0KCiMKIyBTRFIgdHVuZXIgY2hpcHMKIwoKIwojIE1pc2NlbGxhbmVv dXMgaGVscGVyIGNoaXBzCiMKQ09ORklHX1ZJREVPX001Mjc5MD1tCgojCiMgU1BJIGRyaXZlcnMg aGlkZGVuIGJ5ICdBdXRvc2VsZWN0IGFuY2lsbGFyeSBkcml2ZXJzJwojCgojCiMgTWVkaWEgU1BJ IEFkYXB0ZXJzCiMKIyBDT05GSUdfQ1hEMjg4MF9TUElfRFJWIGlzIG5vdCBzZXQKIyBlbmQgb2Yg TWVkaWEgU1BJIEFkYXB0ZXJzCgpDT05GSUdfTUVESUFfVFVORVI9bQoKIwojIFR1bmVyIGRyaXZl cnMgaGlkZGVuIGJ5ICdBdXRvc2VsZWN0IGFuY2lsbGFyeSBkcml2ZXJzJwojCkNPTkZJR19NRURJ QV9UVU5FUl9TSU1QTEU9bQpDT05GSUdfTUVESUFfVFVORVJfVERBMTgyNTA9bQpDT05GSUdfTUVE SUFfVFVORVJfVERBODI5MD1tCkNPTkZJR19NRURJQV9UVU5FUl9UREE4MjdYPW0KQ09ORklHX01F RElBX1RVTkVSX1REQTE4MjcxPW0KQ09ORklHX01FRElBX1RVTkVSX1REQTk4ODc9bQpDT05GSUdf TUVESUFfVFVORVJfVEVBNTc2MT1tCkNPTkZJR19NRURJQV9UVU5FUl9URUE1NzY3PW0KQ09ORklH X01FRElBX1RVTkVSX01UMjBYWD1tCkNPTkZJR19NRURJQV9UVU5FUl9NVDIwNjA9bQpDT05GSUdf TUVESUFfVFVORVJfTVQyMDYzPW0KQ09ORklHX01FRElBX1RVTkVSX01UMjI2Nj1tCkNPTkZJR19N RURJQV9UVU5FUl9NVDIxMzE9bQpDT05GSUdfTUVESUFfVFVORVJfUVQxMDEwPW0KQ09ORklHX01F RElBX1RVTkVSX1hDMjAyOD1tCkNPTkZJR19NRURJQV9UVU5FUl9YQzUwMDA9bQpDT05GSUdfTUVE SUFfVFVORVJfWEM0MDAwPW0KQ09ORklHX01FRElBX1RVTkVSX01YTDUwMDVTPW0KQ09ORklHX01F RElBX1RVTkVSX01YTDUwMDdUPW0KQ09ORklHX01FRElBX1RVTkVSX01DNDRTODAzPW0KQ09ORklH X01FRElBX1RVTkVSX01BWDIxNjU9bQpDT05GSUdfTUVESUFfVFVORVJfVERBMTgyMTg9bQpDT05G SUdfTUVESUFfVFVORVJfRkMwMDExPW0KQ09ORklHX01FRElBX1RVTkVSX0ZDMDAxMj1tCkNPTkZJ R19NRURJQV9UVU5FUl9GQzAwMTM9bQpDT05GSUdfTUVESUFfVFVORVJfVERBMTgyMTI9bQpDT05G SUdfTUVESUFfVFVORVJfRTQwMDA9bQpDT05GSUdfTUVESUFfVFVORVJfRkMyNTgwPW0KQ09ORklH X01FRElBX1RVTkVSX004OFJTNjAwMFQ9bQpDT05GSUdfTUVESUFfVFVORVJfVFVBOTAwMT1tCkNP TkZJR19NRURJQV9UVU5FUl9TSTIxNTc9bQpDT05GSUdfTUVESUFfVFVORVJfSVQ5MTNYPW0KQ09O RklHX01FRElBX1RVTkVSX1I4MjBUPW0KQ09ORklHX01FRElBX1RVTkVSX1FNMUQxQzAwNDI9bQpD T05GSUdfTUVESUFfVFVORVJfUU0xRDFCMDAwND1tCgojCiMgRFZCIEZyb250ZW5kIGRyaXZlcnMg aGlkZGVuIGJ5ICdBdXRvc2VsZWN0IGFuY2lsbGFyeSBkcml2ZXJzJwojCgojCiMgTXVsdGlzdGFu ZGFyZCAoc2F0ZWxsaXRlKSBmcm9udGVuZHMKIwpDT05GSUdfRFZCX1NUQjA4OTk9bQpDT05GSUdf RFZCX1NUQjYxMDA9bQpDT05GSUdfRFZCX1NUVjA5MHg9bQpDT05GSUdfRFZCX1NUVjA5MTA9bQpD T05GSUdfRFZCX1NUVjYxMTB4PW0KQ09ORklHX0RWQl9TVFY2MTExPW0KQ09ORklHX0RWQl9NWEw1 WFg9bQpDT05GSUdfRFZCX004OERTMzEwMz1tCgojCiMgTXVsdGlzdGFuZGFyZCAoY2FibGUgKyB0 ZXJyZXN0cmlhbCkgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9EUlhLPW0KQ09ORklHX0RWQl9UREEx ODI3MUMyREQ9bQpDT05GSUdfRFZCX1NJMjE2NT1tCkNPTkZJR19EVkJfTU44ODQ3Mj1tCkNPTkZJ R19EVkJfTU44ODQ3Mz1tCgojCiMgRFZCLVMgKHNhdGVsbGl0ZSkgZnJvbnRlbmRzCiMKQ09ORklH X0RWQl9DWDI0MTEwPW0KQ09ORklHX0RWQl9DWDI0MTIzPW0KQ09ORklHX0RWQl9NVDMxMj1tCkNP TkZJR19EVkJfWkwxMDAzNj1tCkNPTkZJR19EVkJfWkwxMDAzOT1tCkNPTkZJR19EVkJfUzVIMTQy MD1tCkNPTkZJR19EVkJfU1RWMDI4OD1tCkNPTkZJR19EVkJfU1RCNjAwMD1tCkNPTkZJR19EVkJf U1RWMDI5OT1tCkNPTkZJR19EVkJfU1RWNjExMD1tCkNPTkZJR19EVkJfU1RWMDkwMD1tCkNPTkZJ R19EVkJfVERBODA4Mz1tCkNPTkZJR19EVkJfVERBMTAwODY9bQpDT05GSUdfRFZCX1REQTgyNjE9 bQpDT05GSUdfRFZCX1ZFUzFYOTM9bQpDT05GSUdfRFZCX1RVTkVSX0lURDEwMDA9bQpDT05GSUdf RFZCX1RVTkVSX0NYMjQxMTM9bQpDT05GSUdfRFZCX1REQTgyNlg9bQpDT05GSUdfRFZCX1RVQTYx MDA9bQpDT05GSUdfRFZCX0NYMjQxMTY9bQpDT05GSUdfRFZCX0NYMjQxMTc9bQpDT05GSUdfRFZC X0NYMjQxMjA9bQpDT05GSUdfRFZCX1NJMjFYWD1tCkNPTkZJR19EVkJfVFMyMDIwPW0KQ09ORklH X0RWQl9EUzMwMDA9bQpDT05GSUdfRFZCX01CODZBMTY9bQpDT05GSUdfRFZCX1REQTEwMDcxPW0K CiMKIyBEVkItVCAodGVycmVzdHJpYWwpIGZyb250ZW5kcwojCkNPTkZJR19EVkJfU1A4ODcwPW0K Q09ORklHX0RWQl9TUDg4N1g9bQpDT05GSUdfRFZCX0NYMjI3MDA9bQpDT05GSUdfRFZCX0NYMjI3 MDI9bQpDT05GSUdfRFZCX0RSWEQ9bQpDT05GSUdfRFZCX0w2NDc4MT1tCkNPTkZJR19EVkJfVERB MTAwNFg9bQpDT05GSUdfRFZCX05YVDYwMDA9bQpDT05GSUdfRFZCX01UMzUyPW0KQ09ORklHX0RW Ql9aTDEwMzUzPW0KQ09ORklHX0RWQl9ESUIzMDAwTUI9bQpDT05GSUdfRFZCX0RJQjMwMDBNQz1t CkNPTkZJR19EVkJfRElCNzAwME09bQpDT05GSUdfRFZCX0RJQjcwMDBQPW0KQ09ORklHX0RWQl9U REExMDA0OD1tCkNPTkZJR19EVkJfQUY5MDEzPW0KQ09ORklHX0RWQl9FQzEwMD1tCkNPTkZJR19E VkJfU1RWMDM2Nz1tCkNPTkZJR19EVkJfQ1hEMjgyMFI9bQpDT05GSUdfRFZCX0NYRDI4NDFFUj1t CkNPTkZJR19EVkJfUlRMMjgzMD1tCkNPTkZJR19EVkJfUlRMMjgzMj1tCkNPTkZJR19EVkJfU0ky MTY4PW0KQ09ORklHX0RWQl9HUDhQU0tfRkU9bQoKIwojIERWQi1DIChjYWJsZSkgZnJvbnRlbmRz CiMKQ09ORklHX0RWQl9WRVMxODIwPW0KQ09ORklHX0RWQl9UREExMDAyMT1tCkNPTkZJR19EVkJf VERBMTAwMjM9bQpDT05GSUdfRFZCX1NUVjAyOTc9bQoKIwojIEFUU0MgKE5vcnRoIEFtZXJpY2Fu L0tvcmVhbiBUZXJyZXN0cmlhbC9DYWJsZSBEVFYpIGZyb250ZW5kcwojCkNPTkZJR19EVkJfTlhU MjAwWD1tCkNPTkZJR19EVkJfT1I1MTIxMT1tCkNPTkZJR19EVkJfT1I1MTEzMj1tCkNPTkZJR19E VkJfQkNNMzUxMD1tCkNPTkZJR19EVkJfTEdEVDMzMFg9bQpDT05GSUdfRFZCX0xHRFQzMzA1PW0K Q09ORklHX0RWQl9MR0RUMzMwNkE9bQpDT05GSUdfRFZCX0xHMjE2MD1tCkNPTkZJR19EVkJfUzVI MTQwOT1tCkNPTkZJR19EVkJfQVU4NTIyPW0KQ09ORklHX0RWQl9BVTg1MjJfRFRWPW0KQ09ORklH X0RWQl9BVTg1MjJfVjRMPW0KQ09ORklHX0RWQl9TNUgxNDExPW0KCiMKIyBJU0RCLVQgKHRlcnJl c3RyaWFsKSBmcm9udGVuZHMKIwpDT05GSUdfRFZCX1M5MjE9bQpDT05GSUdfRFZCX0RJQjgwMDA9 bQpDT05GSUdfRFZCX01CODZBMjBTPW0KCiMKIyBJU0RCLVMgKHNhdGVsbGl0ZSkgJiBJU0RCLVQg KHRlcnJlc3RyaWFsKSBmcm9udGVuZHMKIwpDT05GSUdfRFZCX1RDOTA1MjI9bQoKIwojIERpZ2l0 YWwgdGVycmVzdHJpYWwgb25seSB0dW5lcnMvUExMCiMKQ09ORklHX0RWQl9QTEw9bQpDT05GSUdf RFZCX1RVTkVSX0RJQjAwNzA9bQpDT05GSUdfRFZCX1RVTkVSX0RJQjAwOTA9bQoKIwojIFNFQyBj b250cm9sIGRldmljZXMgZm9yIERWQi1TCiMKQ09ORklHX0RWQl9EUlgzOVhZSj1tCkNPTkZJR19E VkJfTE5CSDI1PW0KQ09ORklHX0RWQl9MTkJQMjE9bQpDT05GSUdfRFZCX0xOQlAyMj1tCkNPTkZJ R19EVkJfSVNMNjQwNT1tCkNPTkZJR19EVkJfSVNMNjQyMT1tCkNPTkZJR19EVkJfSVNMNjQyMz1t CkNPTkZJR19EVkJfQTgyOTM9bQpDT05GSUdfRFZCX0xHUzhHWFg9bQpDT05GSUdfRFZCX0FUQk04 ODMwPW0KQ09ORklHX0RWQl9UREE2NjV4PW0KQ09ORklHX0RWQl9JWDI1MDVWPW0KQ09ORklHX0RW Ql9NODhSUzIwMDA9bQpDT05GSUdfRFZCX0FGOTAzMz1tCgojCiMgQ29tbW9uIEludGVyZmFjZSAo RU41MDIyMSkgY29udHJvbGxlciBkcml2ZXJzCiMKQ09ORklHX0RWQl9DWEQyMDk5PW0KCiMKIyBU b29scyB0byBkZXZlbG9wIG5ldyBmcm9udGVuZHMKIwpDT05GSUdfRFZCX0RVTU1ZX0ZFPW0KCiMK IyBHcmFwaGljcyBzdXBwb3J0CiMKQ09ORklHX0FHUD15CkNPTkZJR19BR1BfQU1ENjQ9eQpDT05G SUdfQUdQX0lOVEVMPXkKQ09ORklHX0FHUF9TSVM9eQpDT05GSUdfQUdQX1ZJQT15CkNPTkZJR19J TlRFTF9HVFQ9eQpDT05GSUdfVkdBX0FSQj15CkNPTkZJR19WR0FfQVJCX01BWF9HUFVTPTY0CkNP TkZJR19WR0FfU1dJVENIRVJPTz15CkNPTkZJR19EUk09bQpDT05GSUdfRFJNX01JUElfRFNJPXkK Q09ORklHX0RSTV9EUF9BVVhfQ0hBUkRFVj15CiMgQ09ORklHX0RSTV9ERUJVR19TRUxGVEVTVCBp cyBub3Qgc2V0CkNPTkZJR19EUk1fS01TX0hFTFBFUj1tCkNPTkZJR19EUk1fS01TX0ZCX0hFTFBF Uj15CkNPTkZJR19EUk1fRkJERVZfRU1VTEFUSU9OPXkKQ09ORklHX0RSTV9GQkRFVl9PVkVSQUxM T0M9MTAwCkNPTkZJR19EUk1fTE9BRF9FRElEX0ZJUk1XQVJFPXkKIyBDT05GSUdfRFJNX0RQX0NF QyBpcyBub3Qgc2V0CkNPTkZJR19EUk1fVFRNPW0KQ09ORklHX0RSTV9UVE1fRE1BX1BBR0VfUE9P TD15CkNPTkZJR19EUk1fVlJBTV9IRUxQRVI9bQpDT05GSUdfRFJNX1RUTV9IRUxQRVI9bQpDT05G SUdfRFJNX0dFTV9TSE1FTV9IRUxQRVI9eQoKIwojIEkyQyBlbmNvZGVyIG9yIGhlbHBlciBjaGlw cwojCkNPTkZJR19EUk1fSTJDX0NINzAwNj1tCkNPTkZJR19EUk1fSTJDX1NJTDE2ND1tCiMgQ09O RklHX0RSTV9JMkNfTlhQX1REQTk5OFggaXMgbm90IHNldAojIENPTkZJR19EUk1fSTJDX05YUF9U REE5OTUwIGlzIG5vdCBzZXQKIyBlbmQgb2YgSTJDIGVuY29kZXIgb3IgaGVscGVyIGNoaXBzCgoj CiMgQVJNIGRldmljZXMKIwojIGVuZCBvZiBBUk0gZGV2aWNlcwoKIyBDT05GSUdfRFJNX1JBREVP TiBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9BTURHUFUgaXMgbm90IHNldAojIENPTkZJR19EUk1f Tk9VVkVBVSBpcyBub3Qgc2V0CkNPTkZJR19EUk1fSTkxNT1tCkNPTkZJR19EUk1fSTkxNV9GT1JD RV9QUk9CRT0iIgpDT05GSUdfRFJNX0k5MTVfQ0FQVFVSRV9FUlJPUj15CkNPTkZJR19EUk1fSTkx NV9DT01QUkVTU19FUlJPUj15CkNPTkZJR19EUk1fSTkxNV9VU0VSUFRSPXkKQ09ORklHX0RSTV9J OTE1X0dWVD15CkNPTkZJR19EUk1fSTkxNV9HVlRfS1ZNR1Q9bQpDT05GSUdfRFJNX0k5MTVfVVNF UkZBVUxUX0FVVE9TVVNQRU5EPTI1MApDT05GSUdfRFJNX0k5MTVfSEVBUlRCRUFUX0lOVEVSVkFM PTI1MDAKQ09ORklHX0RSTV9JOTE1X1BSRUVNUFRfVElNRU9VVD02NDAKQ09ORklHX0RSTV9JOTE1 X01BWF9SRVFVRVNUX0JVU1lXQUlUPTgwMDAKQ09ORklHX0RSTV9JOTE1X1NUT1BfVElNRU9VVD0x MDAKQ09ORklHX0RSTV9JOTE1X1RJTUVTTElDRV9EVVJBVElPTj0xCkNPTkZJR19EUk1fVkdFTT1t CiMgQ09ORklHX0RSTV9WS01TIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9WTVdHRlg9bQpDT05GSUdf RFJNX1ZNV0dGWF9GQkNPTj15CkNPTkZJR19EUk1fR01BNTAwPW0KQ09ORklHX0RSTV9HTUE2MDA9 eQpDT05GSUdfRFJNX0dNQTM2MDA9eQpDT05GSUdfRFJNX1VETD1tCkNPTkZJR19EUk1fQVNUPW0K Q09ORklHX0RSTV9NR0FHMjAwPW0KQ09ORklHX0RSTV9DSVJSVVNfUUVNVT1tCkNPTkZJR19EUk1f UVhMPW0KQ09ORklHX0RSTV9CT0NIUz1tCkNPTkZJR19EUk1fVklSVElPX0dQVT1tCkNPTkZJR19E Uk1fUEFORUw9eQoKIwojIERpc3BsYXkgUGFuZWxzCiMKIyBDT05GSUdfRFJNX1BBTkVMX1JBU1BC RVJSWVBJX1RPVUNIU0NSRUVOIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGlzcGxheSBQYW5lbHMKCkNP TkZJR19EUk1fQlJJREdFPXkKQ09ORklHX0RSTV9QQU5FTF9CUklER0U9eQoKIwojIERpc3BsYXkg SW50ZXJmYWNlIEJyaWRnZXMKIwojIENPTkZJR19EUk1fQU5BTE9HSVhfQU5YNzhYWCBpcyBub3Qg c2V0CiMgZW5kIG9mIERpc3BsYXkgSW50ZXJmYWNlIEJyaWRnZXMKCiMgQ09ORklHX0RSTV9FVE5B VklWIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0dNMTJVMzIwIGlzIG5vdCBzZXQKIyBDT05GSUdf VElOWURSTV9IWDgzNTdEIGlzIG5vdCBzZXQKIyBDT05GSUdfVElOWURSTV9JTEk5MjI1IGlzIG5v dCBzZXQKIyBDT05GSUdfVElOWURSTV9JTEk5MzQxIGlzIG5vdCBzZXQKIyBDT05GSUdfVElOWURS TV9JTEk5NDg2IGlzIG5vdCBzZXQKIyBDT05GSUdfVElOWURSTV9NSTAyODNRVCBpcyBub3Qgc2V0 CiMgQ09ORklHX1RJTllEUk1fUkVQQVBFUiBpcyBub3Qgc2V0CiMgQ09ORklHX1RJTllEUk1fU1Q3 NTg2IGlzIG5vdCBzZXQKIyBDT05GSUdfVElOWURSTV9TVDc3MzVSIGlzIG5vdCBzZXQKIyBDT05G SUdfRFJNX1hFTiBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9WQk9YVklERU8gaXMgbm90IHNldAoj IENPTkZJR19EUk1fTEVHQUNZIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9QQU5FTF9PUklFTlRBVElP Tl9RVUlSS1M9eQoKIwojIEZyYW1lIGJ1ZmZlciBEZXZpY2VzCiMKQ09ORklHX0ZCX0NNRExJTkU9 eQpDT05GSUdfRkJfTk9USUZZPXkKQ09ORklHX0ZCPXkKIyBDT05GSUdfRklSTVdBUkVfRURJRCBp cyBub3Qgc2V0CkNPTkZJR19GQl9CT09UX1ZFU0FfU1VQUE9SVD15CkNPTkZJR19GQl9DRkJfRklM TFJFQ1Q9eQpDT05GSUdfRkJfQ0ZCX0NPUFlBUkVBPXkKQ09ORklHX0ZCX0NGQl9JTUFHRUJMSVQ9 eQpDT05GSUdfRkJfU1lTX0ZJTExSRUNUPW0KQ09ORklHX0ZCX1NZU19DT1BZQVJFQT1tCkNPTkZJ R19GQl9TWVNfSU1BR0VCTElUPW0KIyBDT05GSUdfRkJfRk9SRUlHTl9FTkRJQU4gaXMgbm90IHNl dApDT05GSUdfRkJfU1lTX0ZPUFM9bQpDT05GSUdfRkJfREVGRVJSRURfSU89eQojIENPTkZJR19G Ql9NT0RFX0hFTFBFUlMgaXMgbm90IHNldApDT05GSUdfRkJfVElMRUJMSVRUSU5HPXkKCiMKIyBG cmFtZSBidWZmZXIgaGFyZHdhcmUgZHJpdmVycwojCiMgQ09ORklHX0ZCX0NJUlJVUyBpcyBub3Qg c2V0CiMgQ09ORklHX0ZCX1BNMiBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0NZQkVSMjAwMCBpcyBu b3Qgc2V0CiMgQ09ORklHX0ZCX0FSQyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0FTSUxJQU5UIGlz IG5vdCBzZXQKIyBDT05GSUdfRkJfSU1TVFQgaXMgbm90IHNldAojIENPTkZJR19GQl9WR0ExNiBp cyBub3Qgc2V0CiMgQ09ORklHX0ZCX1VWRVNBIGlzIG5vdCBzZXQKQ09ORklHX0ZCX1ZFU0E9eQpD T05GSUdfRkJfRUZJPXkKIyBDT05GSUdfRkJfTjQxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0hH QSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX09QRU5DT1JFUyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZC X1MxRDEzWFhYIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTlZJRElBIGlzIG5vdCBzZXQKIyBDT05G SUdfRkJfUklWQSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0k3NDAgaXMgbm90IHNldAojIENPTkZJ R19GQl9MRTgwNTc4IGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTUFUUk9YIGlzIG5vdCBzZXQKIyBD T05GSUdfRkJfUkFERU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfQVRZMTI4IGlzIG5vdCBzZXQK IyBDT05GSUdfRkJfQVRZIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfUzMgaXMgbm90IHNldAojIENP TkZJR19GQl9TQVZBR0UgaXMgbm90IHNldAojIENPTkZJR19GQl9TSVMgaXMgbm90IHNldAojIENP TkZJR19GQl9WSUEgaXMgbm90IHNldAojIENPTkZJR19GQl9ORU9NQUdJQyBpcyBub3Qgc2V0CiMg Q09ORklHX0ZCX0tZUk8gaXMgbm90IHNldAojIENPTkZJR19GQl8zREZYIGlzIG5vdCBzZXQKIyBD T05GSUdfRkJfVk9PRE9PMSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZUODYyMyBpcyBub3Qgc2V0 CiMgQ09ORklHX0ZCX1RSSURFTlQgaXMgbm90IHNldAojIENPTkZJR19GQl9BUksgaXMgbm90IHNl dAojIENPTkZJR19GQl9QTTMgaXMgbm90IHNldAojIENPTkZJR19GQl9DQVJNSU5FIGlzIG5vdCBz ZXQKIyBDT05GSUdfRkJfU001MDEgaXMgbm90IHNldAojIENPTkZJR19GQl9TTVNDVUZYIGlzIG5v dCBzZXQKIyBDT05GSUdfRkJfVURMIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfSUJNX0dYVDQ1MDAg aXMgbm90IHNldAojIENPTkZJR19GQl9WSVJUVUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfWEVOX0ZC REVWX0ZST05URU5EIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTUVUUk9OT01FIGlzIG5vdCBzZXQK IyBDT05GSUdfRkJfTUI4NjJYWCBpcyBub3Qgc2V0CkNPTkZJR19GQl9IWVBFUlY9bQojIENPTkZJ R19GQl9TSU1QTEUgaXMgbm90IHNldAojIENPTkZJR19GQl9TTTcxMiBpcyBub3Qgc2V0CiMgZW5k IG9mIEZyYW1lIGJ1ZmZlciBEZXZpY2VzCgojCiMgQmFja2xpZ2h0ICYgTENEIGRldmljZSBzdXBw b3J0CiMKQ09ORklHX0xDRF9DTEFTU19ERVZJQ0U9bQojIENPTkZJR19MQ0RfTDRGMDAyNDJUMDMg aXMgbm90IHNldAojIENPTkZJR19MQ0RfTE1TMjgzR0YwNSBpcyBub3Qgc2V0CiMgQ09ORklHX0xD RF9MVFYzNTBRViBpcyBub3Qgc2V0CiMgQ09ORklHX0xDRF9JTEk5MjJYIGlzIG5vdCBzZXQKIyBD T05GSUdfTENEX0lMSTkzMjAgaXMgbm90IHNldAojIENPTkZJR19MQ0RfVERPMjRNIGlzIG5vdCBz ZXQKIyBDT05GSUdfTENEX1ZHRzI0MzJBNCBpcyBub3Qgc2V0CkNPTkZJR19MQ0RfUExBVEZPUk09 bQojIENPTkZJR19MQ0RfQU1TMzY5RkcwNiBpcyBub3Qgc2V0CiMgQ09ORklHX0xDRF9MTVM1MDFL RjAzIGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX0hYODM1NyBpcyBub3Qgc2V0CiMgQ09ORklHX0xD RF9PVE0zMjI1QSBpcyBub3Qgc2V0CkNPTkZJR19CQUNLTElHSFRfQ0xBU1NfREVWSUNFPXkKIyBD T05GSUdfQkFDS0xJR0hUX0dFTkVSSUMgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfUFdN IGlzIG5vdCBzZXQKQ09ORklHX0JBQ0tMSUdIVF9BUFBMRT1tCiMgQ09ORklHX0JBQ0tMSUdIVF9R Q09NX1dMRUQgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfU0FIQVJBIGlzIG5vdCBzZXQK IyBDT05GSUdfQkFDS0xJR0hUX0FEUDg4NjAgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRf QURQODg3MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9MTTM2MzBBIGlzIG5vdCBzZXQK IyBDT05GSUdfQkFDS0xJR0hUX0xNMzYzOSBpcyBub3Qgc2V0CkNPTkZJR19CQUNLTElHSFRfTFA4 NTVYPW0KIyBDT05GSUdfQkFDS0xJR0hUX0dQSU8gaXMgbm90IHNldAojIENPTkZJR19CQUNLTElH SFRfTFY1MjA3TFAgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfQkQ2MTA3IGlzIG5vdCBz ZXQKIyBDT05GSUdfQkFDS0xJR0hUX0FSQ1hDTk4gaXMgbm90IHNldAojIGVuZCBvZiBCYWNrbGln aHQgJiBMQ0QgZGV2aWNlIHN1cHBvcnQKCkNPTkZJR19IRE1JPXkKCiMKIyBDb25zb2xlIGRpc3Bs YXkgZHJpdmVyIHN1cHBvcnQKIwpDT05GSUdfVkdBX0NPTlNPTEU9eQpDT05GSUdfVkdBQ09OX1NP RlRfU0NST0xMQkFDSz15CkNPTkZJR19WR0FDT05fU09GVF9TQ1JPTExCQUNLX1NJWkU9NjQKIyBD T05GSUdfVkdBQ09OX1NPRlRfU0NST0xMQkFDS19QRVJTSVNURU5UX0VOQUJMRV9CWV9ERUZBVUxU IGlzIG5vdCBzZXQKQ09ORklHX0RVTU1ZX0NPTlNPTEU9eQpDT05GSUdfRFVNTVlfQ09OU09MRV9D T0xVTU5TPTgwCkNPTkZJR19EVU1NWV9DT05TT0xFX1JPV1M9MjUKQ09ORklHX0ZSQU1FQlVGRkVS X0NPTlNPTEU9eQpDT05GSUdfRlJBTUVCVUZGRVJfQ09OU09MRV9ERVRFQ1RfUFJJTUFSWT15CkNP TkZJR19GUkFNRUJVRkZFUl9DT05TT0xFX1JPVEFUSU9OPXkKIyBDT05GSUdfRlJBTUVCVUZGRVJf Q09OU09MRV9ERUZFUlJFRF9UQUtFT1ZFUiBpcyBub3Qgc2V0CiMgZW5kIG9mIENvbnNvbGUgZGlz cGxheSBkcml2ZXIgc3VwcG9ydAoKQ09ORklHX0xPR089eQojIENPTkZJR19MT0dPX0xJTlVYX01P Tk8gaXMgbm90IHNldAojIENPTkZJR19MT0dPX0xJTlVYX1ZHQTE2IGlzIG5vdCBzZXQKQ09ORklH X0xPR09fTElOVVhfQ0xVVDIyND15CiMgZW5kIG9mIEdyYXBoaWNzIHN1cHBvcnQKCkNPTkZJR19T T1VORD1tCkNPTkZJR19TT1VORF9PU1NfQ09SRT15CkNPTkZJR19TT1VORF9PU1NfQ09SRV9QUkVD TEFJTT15CkNPTkZJR19TTkQ9bQpDT05GSUdfU05EX1RJTUVSPW0KQ09ORklHX1NORF9QQ009bQpD T05GSUdfU05EX1BDTV9FTEQ9eQpDT05GSUdfU05EX0hXREVQPW0KQ09ORklHX1NORF9TRVFfREVW SUNFPW0KQ09ORklHX1NORF9SQVdNSURJPW0KQ09ORklHX1NORF9DT01QUkVTU19PRkZMT0FEPW0K Q09ORklHX1NORF9KQUNLPXkKQ09ORklHX1NORF9KQUNLX0lOUFVUX0RFVj15CkNPTkZJR19TTkRf T1NTRU1VTD15CiMgQ09ORklHX1NORF9NSVhFUl9PU1MgaXMgbm90IHNldAojIENPTkZJR19TTkRf UENNX09TUyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfUENNX1RJTUVSPXkKQ09ORklHX1NORF9IUlRJ TUVSPW0KQ09ORklHX1NORF9EWU5BTUlDX01JTk9SUz15CkNPTkZJR19TTkRfTUFYX0NBUkRTPTMy CiMgQ09ORklHX1NORF9TVVBQT1JUX09MRF9BUEkgaXMgbm90IHNldApDT05GSUdfU05EX1BST0Nf RlM9eQpDT05GSUdfU05EX1ZFUkJPU0VfUFJPQ0ZTPXkKIyBDT05GSUdfU05EX1ZFUkJPU0VfUFJJ TlRLIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NORF9W TUFTVEVSPXkKQ09ORklHX1NORF9ETUFfU0dCVUY9eQpDT05GSUdfU05EX1NFUVVFTkNFUj1tCkNP TkZJR19TTkRfU0VRX0RVTU1ZPW0KQ09ORklHX1NORF9TRVFVRU5DRVJfT1NTPW0KQ09ORklHX1NO RF9TRVFfSFJUSU1FUl9ERUZBVUxUPXkKQ09ORklHX1NORF9TRVFfTUlESV9FVkVOVD1tCkNPTkZJ R19TTkRfU0VRX01JREk9bQpDT05GSUdfU05EX1NFUV9NSURJX0VNVUw9bQpDT05GSUdfU05EX1NF UV9WSVJNSURJPW0KQ09ORklHX1NORF9NUFU0MDFfVUFSVD1tCkNPTkZJR19TTkRfT1BMM19MSUI9 bQpDT05GSUdfU05EX09QTDNfTElCX1NFUT1tCkNPTkZJR19TTkRfVlhfTElCPW0KQ09ORklHX1NO RF9BQzk3X0NPREVDPW0KQ09ORklHX1NORF9EUklWRVJTPXkKQ09ORklHX1NORF9QQ1NQPW0KQ09O RklHX1NORF9EVU1NWT1tCkNPTkZJR19TTkRfQUxPT1A9bQpDT05GSUdfU05EX1ZJUk1JREk9bQpD T05GSUdfU05EX01UUEFWPW0KIyBDT05GSUdfU05EX01UUzY0IGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX1NFUklBTF9VMTY1NTAgaXMgbm90IHNldApDT05GSUdfU05EX01QVTQwMT1tCiMgQ09ORklH X1NORF9QT1JUTUFOMlg0IGlzIG5vdCBzZXQKQ09ORklHX1NORF9BQzk3X1BPV0VSX1NBVkU9eQpD T05GSUdfU05EX0FDOTdfUE9XRVJfU0FWRV9ERUZBVUxUPTUKQ09ORklHX1NORF9QQ0k9eQpDT05G SUdfU05EX0FEMTg4OT1tCiMgQ09ORklHX1NORF9BTFMzMDAgaXMgbm90IHNldAojIENPTkZJR19T TkRfQUxTNDAwMCBpcyBub3Qgc2V0CkNPTkZJR19TTkRfQUxJNTQ1MT1tCkNPTkZJR19TTkRfQVNJ SFBJPW0KQ09ORklHX1NORF9BVElJWFA9bQpDT05GSUdfU05EX0FUSUlYUF9NT0RFTT1tCkNPTkZJ R19TTkRfQVU4ODEwPW0KQ09ORklHX1NORF9BVTg4MjA9bQpDT05GSUdfU05EX0FVODgzMD1tCiMg Q09ORklHX1NORF9BVzIgaXMgbm90IHNldAojIENPTkZJR19TTkRfQVpUMzMyOCBpcyBub3Qgc2V0 CkNPTkZJR19TTkRfQlQ4N1g9bQojIENPTkZJR19TTkRfQlQ4N1hfT1ZFUkNMT0NLIGlzIG5vdCBz ZXQKQ09ORklHX1NORF9DQTAxMDY9bQpDT05GSUdfU05EX0NNSVBDST1tCkNPTkZJR19TTkRfT1hZ R0VOX0xJQj1tCkNPTkZJR19TTkRfT1hZR0VOPW0KIyBDT05GSUdfU05EX0NTNDI4MSBpcyBub3Qg c2V0CkNPTkZJR19TTkRfQ1M0NlhYPW0KQ09ORklHX1NORF9DUzQ2WFhfTkVXX0RTUD15CkNPTkZJ R19TTkRfQ1RYRkk9bQpDT05GSUdfU05EX0RBUkxBMjA9bQpDT05GSUdfU05EX0dJTkEyMD1tCkNP TkZJR19TTkRfTEFZTEEyMD1tCkNPTkZJR19TTkRfREFSTEEyND1tCkNPTkZJR19TTkRfR0lOQTI0 PW0KQ09ORklHX1NORF9MQVlMQTI0PW0KQ09ORklHX1NORF9NT05BPW0KQ09ORklHX1NORF9NSUE9 bQpDT05GSUdfU05EX0VDSE8zRz1tCkNPTkZJR19TTkRfSU5ESUdPPW0KQ09ORklHX1NORF9JTkRJ R09JTz1tCkNPTkZJR19TTkRfSU5ESUdPREo9bQpDT05GSUdfU05EX0lORElHT0lPWD1tCkNPTkZJ R19TTkRfSU5ESUdPREpYPW0KQ09ORklHX1NORF9FTVUxMEsxPW0KQ09ORklHX1NORF9FTVUxMEsx X1NFUT1tCkNPTkZJR19TTkRfRU1VMTBLMVg9bQpDT05GSUdfU05EX0VOUzEzNzA9bQpDT05GSUdf U05EX0VOUzEzNzE9bQojIENPTkZJR19TTkRfRVMxOTM4IGlzIG5vdCBzZXQKQ09ORklHX1NORF9F UzE5Njg9bQpDT05GSUdfU05EX0VTMTk2OF9JTlBVVD15CkNPTkZJR19TTkRfRVMxOTY4X1JBRElP PXkKIyBDT05GSUdfU05EX0ZNODAxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9IRFNQPW0KQ09ORklH X1NORF9IRFNQTT1tCkNPTkZJR19TTkRfSUNFMTcxMj1tCkNPTkZJR19TTkRfSUNFMTcyND1tCkNP TkZJR19TTkRfSU5URUw4WDA9bQpDT05GSUdfU05EX0lOVEVMOFgwTT1tCkNPTkZJR19TTkRfS09S RzEyMTI9bQpDT05GSUdfU05EX0xPTEE9bQpDT05GSUdfU05EX0xYNjQ2NEVTPW0KQ09ORklHX1NO RF9NQUVTVFJPMz1tCkNPTkZJR19TTkRfTUFFU1RSTzNfSU5QVVQ9eQpDT05GSUdfU05EX01JWEFS VD1tCiMgQ09ORklHX1NORF9OTTI1NiBpcyBub3Qgc2V0CkNPTkZJR19TTkRfUENYSFI9bQojIENP TkZJR19TTkRfUklQVElERSBpcyBub3Qgc2V0CkNPTkZJR19TTkRfUk1FMzI9bQpDT05GSUdfU05E X1JNRTk2PW0KQ09ORklHX1NORF9STUU5NjUyPW0KIyBDT05GSUdfU05EX1NPTklDVklCRVMgaXMg bm90IHNldApDT05GSUdfU05EX1RSSURFTlQ9bQpDT05GSUdfU05EX1ZJQTgyWFg9bQpDT05GSUdf U05EX1ZJQTgyWFhfTU9ERU09bQpDT05GSUdfU05EX1ZJUlRVT1NPPW0KQ09ORklHX1NORF9WWDIy Mj1tCiMgQ09ORklHX1NORF9ZTUZQQ0kgaXMgbm90IHNldAoKIwojIEhELUF1ZGlvCiMKQ09ORklH X1NORF9IREE9bQpDT05GSUdfU05EX0hEQV9JTlRFTD1tCkNPTkZJR19TTkRfSERBX0hXREVQPXkK Q09ORklHX1NORF9IREFfUkVDT05GSUc9eQpDT05GSUdfU05EX0hEQV9JTlBVVF9CRUVQPXkKQ09O RklHX1NORF9IREFfSU5QVVRfQkVFUF9NT0RFPTAKQ09ORklHX1NORF9IREFfUEFUQ0hfTE9BREVS PXkKQ09ORklHX1NORF9IREFfQ09ERUNfUkVBTFRFSz1tCkNPTkZJR19TTkRfSERBX0NPREVDX0FO QUxPRz1tCkNPTkZJR19TTkRfSERBX0NPREVDX1NJR01BVEVMPW0KQ09ORklHX1NORF9IREFfQ09E RUNfVklBPW0KQ09ORklHX1NORF9IREFfQ09ERUNfSERNST1tCkNPTkZJR19TTkRfSERBX0NPREVD X0NJUlJVUz1tCkNPTkZJR19TTkRfSERBX0NPREVDX0NPTkVYQU5UPW0KQ09ORklHX1NORF9IREFf Q09ERUNfQ0EwMTEwPW0KQ09ORklHX1NORF9IREFfQ09ERUNfQ0EwMTMyPW0KQ09ORklHX1NORF9I REFfQ09ERUNfQ0EwMTMyX0RTUD15CkNPTkZJR19TTkRfSERBX0NPREVDX0NNRURJQT1tCkNPTkZJ R19TTkRfSERBX0NPREVDX1NJMzA1ND1tCkNPTkZJR19TTkRfSERBX0dFTkVSSUM9bQpDT05GSUdf U05EX0hEQV9QT1dFUl9TQVZFX0RFRkFVTFQ9MAojIGVuZCBvZiBIRC1BdWRpbwoKQ09ORklHX1NO RF9IREFfQ09SRT1tCkNPTkZJR19TTkRfSERBX0RTUF9MT0FERVI9eQpDT05GSUdfU05EX0hEQV9D T01QT05FTlQ9eQpDT05GSUdfU05EX0hEQV9JOTE1PXkKQ09ORklHX1NORF9IREFfRVhUX0NPUkU9 bQpDT05GSUdfU05EX0hEQV9QUkVBTExPQ19TSVpFPTUxMgpDT05GSUdfU05EX0lOVEVMX05ITFQ9 eQpDT05GSUdfU05EX0lOVEVMX0RTUF9DT05GSUc9bQojIENPTkZJR19TTkRfU1BJIGlzIG5vdCBz ZXQKQ09ORklHX1NORF9VU0I9eQpDT05GSUdfU05EX1VTQl9BVURJTz1tCkNPTkZJR19TTkRfVVNC X0FVRElPX1VTRV9NRURJQV9DT05UUk9MTEVSPXkKQ09ORklHX1NORF9VU0JfVUExMDE9bQpDT05G SUdfU05EX1VTQl9VU1gyWT1tCkNPTkZJR19TTkRfVVNCX0NBSUFRPW0KQ09ORklHX1NORF9VU0Jf Q0FJQVFfSU5QVVQ9eQpDT05GSUdfU05EX1VTQl9VUzEyMkw9bQpDT05GSUdfU05EX1VTQl82RklS RT1tCkNPTkZJR19TTkRfVVNCX0hJRkFDRT1tCkNPTkZJR19TTkRfQkNEMjAwMD1tCkNPTkZJR19T TkRfVVNCX0xJTkU2PW0KQ09ORklHX1NORF9VU0JfUE9EPW0KQ09ORklHX1NORF9VU0JfUE9ESEQ9 bQpDT05GSUdfU05EX1VTQl9UT05FUE9SVD1tCkNPTkZJR19TTkRfVVNCX1ZBUklBWD1tCkNPTkZJ R19TTkRfRklSRVdJUkU9eQpDT05GSUdfU05EX0ZJUkVXSVJFX0xJQj1tCiMgQ09ORklHX1NORF9E SUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX09YRlcgaXMgbm90IHNldApDT05GSUdfU05EX0lT SUdIVD1tCiMgQ09ORklHX1NORF9GSVJFV09SS1MgaXMgbm90IHNldAojIENPTkZJR19TTkRfQkVC T0IgaXMgbm90IHNldAojIENPTkZJR19TTkRfRklSRVdJUkVfRElHSTAwWCBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9GSVJFV0lSRV9UQVNDQU0gaXMgbm90IHNldAojIENPTkZJR19TTkRfRklSRVdJ UkVfTU9UVSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9GSVJFRkFDRSBpcyBub3Qgc2V0CkNPTkZJ R19TTkRfU09DPW0KQ09ORklHX1NORF9TT0NfQ09NUFJFU1M9eQpDT05GSUdfU05EX1NPQ19UT1BP TE9HWT15CkNPTkZJR19TTkRfU09DX0FDUEk9bQojIENPTkZJR19TTkRfU09DX0FNRF9BQ1AgaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX0FNRF9BQ1AzeCBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9BVE1FTF9TT0MgaXMgbm90IHNldAojIENPTkZJR19TTkRfQkNNNjNYWF9JMlNfV0hJU1RMRVIg aXMgbm90IHNldAojIENPTkZJR19TTkRfREVTSUdOV0FSRV9JMlMgaXMgbm90IHNldAoKIwojIFNv QyBBdWRpbyBmb3IgRnJlZXNjYWxlIENQVXMKIwoKIwojIENvbW1vbiBTb0MgQXVkaW8gb3B0aW9u cyBmb3IgRnJlZXNjYWxlIENQVXM6CiMKIyBDT05GSUdfU05EX1NPQ19GU0xfQVNSQyBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfRlNMX1NBSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf RlNMX0FVRE1JWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRlNMX1NTSSBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfRlNMX1NQRElGIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19G U0xfRVNBSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRlNMX01JQ0ZJTCBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfSU1YX0FVRE1VWCBpcyBub3Qgc2V0CiMgZW5kIG9mIFNvQyBBdWRp byBmb3IgRnJlZXNjYWxlIENQVXMKCiMgQ09ORklHX1NORF9JMlNfSEk2MjEwX0kyUyBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfSU1HIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSU5URUxf U1NUX1RPUExFVkVMPXkKQ09ORklHX1NORF9TU1RfSVBDPW0KQ09ORklHX1NORF9TU1RfSVBDX0FD UEk9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9TU1RfQUNQST1tCkNPTkZJR19TTkRfU09DX0lOVEVM X1NTVD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NTVF9GSVJNV0FSRT1tCkNPTkZJR19TTkRfU09D X0lOVEVMX0hBU1dFTEw9bQpDT05GSUdfU05EX1NTVF9BVE9NX0hJRkkyX1BMQVRGT1JNPW0KIyBD T05GSUdfU05EX1NTVF9BVE9NX0hJRkkyX1BMQVRGT1JNX1BDSSBpcyBub3Qgc2V0CkNPTkZJR19T TkRfU1NUX0FUT01fSElGSTJfUExBVEZPUk1fQUNQST1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NL WUxBS0U9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9TS0w9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9B UEw9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9LQkw9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9HTEs9 bQpDT05GSUdfU05EX1NPQ19JTlRFTF9DTkw9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9DRkw9bQoj IENPTkZJR19TTkRfU09DX0lOVEVMX0NNTF9IIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19J TlRFTF9DTUxfTFAgaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19JTlRFTF9TS1lMQUtFX0ZBTUlM WT1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NLWUxBS0VfU1NQX0NMSz1tCiMgQ09ORklHX1NORF9T T0NfSU5URUxfU0tZTEFLRV9IREFVRElPX0NPREVDIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0Nf SU5URUxfU0tZTEFLRV9DT01NT049bQpDT05GSUdfU05EX1NPQ19BQ1BJX0lOVEVMX01BVENIPW0K Q09ORklHX1NORF9TT0NfSU5URUxfTUFDSD15CiMgQ09ORklHX1NORF9TT0NfSU5URUxfVVNFUl9G UklFTkRMWV9MT05HX05BTUVTIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSU5URUxfSEFTV0VM TF9NQUNIPW0KIyBDT05GSUdfU05EX1NPQ19JTlRFTF9CRFdfUlQ1NjUwX01BQ0ggaXMgbm90IHNl dApDT05GSUdfU05EX1NPQ19JTlRFTF9CRFdfUlQ1Njc3X01BQ0g9bQpDT05GSUdfU05EX1NPQ19J TlRFTF9CUk9BRFdFTExfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JZVENSX1JUNTY0MF9N QUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfQllUQ1JfUlQ1NjUxX01BQ0g9bQpDT05GSUdfU05E X1NPQ19JTlRFTF9DSFRfQlNXX1JUNTY3Ml9NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfQ0hU X0JTV19SVDU2NDVfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0NIVF9CU1dfTUFYOTgwOTBf VElfTUFDSD1tCiMgQ09ORklHX1NORF9TT0NfSU5URUxfQ0hUX0JTV19OQVU4ODI0X01BQ0ggaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX0lOVEVMX0JZVF9DSFRfQ1gyMDcyWF9NQUNIIGlzIG5v dCBzZXQKQ09ORklHX1NORF9TT0NfSU5URUxfQllUX0NIVF9EQTcyMTNfTUFDSD1tCkNPTkZJR19T TkRfU09DX0lOVEVMX0JZVF9DSFRfRVM4MzE2X01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9C WVRfQ0hUX05PQ09ERUNfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NLTF9SVDI4Nl9NQUNI PW0KQ09ORklHX1NORF9TT0NfSU5URUxfU0tMX05BVTg4TDI1X1NTTTQ1NjdfTUFDSD1tCkNPTkZJ R19TTkRfU09DX0lOVEVMX1NLTF9OQVU4OEwyNV9NQVg5ODM1N0FfTUFDSD1tCkNPTkZJR19TTkRf U09DX0lOVEVMX0RBNzIxOV9NQVg5ODM1N0FfR0VORVJJQz1tCkNPTkZJR19TTkRfU09DX0lOVEVM X0JYVF9EQTcyMTlfTUFYOTgzNTdBX0NPTU1PTj1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JYVF9E QTcyMTlfTUFYOTgzNTdBX01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9CWFRfUlQyOThfTUFD SD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0tCTF9SVDU2NjNfTUFYOTg5MjdfTUFDSD1tCkNPTkZJ R19TTkRfU09DX0lOVEVMX0tCTF9SVDU2NjNfUlQ1NTE0X01BWDk4OTI3X01BQ0g9bQojIENPTkZJ R19TTkRfU09DX0lOVEVMX0tCTF9EQTcyMTlfTUFYOTgzNTdBX01BQ0ggaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX0lOVEVMX0tCTF9EQTcyMTlfTUFYOTg5MjdfTUFDSCBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9TT0NfSU5URUxfS0JMX1JUNTY2MF9NQUNIIGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX1NPQ19NVEtfQlRDVlNEIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19TT0ZfVE9QTEVW RUwgaXMgbm90IHNldAoKIwojIFNUTWljcm9lbGVjdHJvbmljcyBTVE0zMiBTT0MgYXVkaW8gc3Vw cG9ydAojCiMgZW5kIG9mIFNUTWljcm9lbGVjdHJvbmljcyBTVE0zMiBTT0MgYXVkaW8gc3VwcG9y dAoKIyBDT05GSUdfU05EX1NPQ19YSUxJTlhfSTJTIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19YSUxJTlhfQVVESU9fRk9STUFUVEVSIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19YSUxJ TlhfU1BESUYgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1hURlBHQV9JMlMgaXMgbm90IHNl dAojIENPTkZJR19aWF9URE0gaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19JMkNfQU5EX1NQST1t CgojCiMgQ09ERUMgZHJpdmVycwojCiMgQ09ORklHX1NORF9TT0NfQUM5N19DT0RFQyBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfQURBVTE3MDEgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X0FEQVUxNzYxX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQURBVTE3NjFfU1BJIGlz IG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BREFVNzAwMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfQURBVTcxMThfSFcgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FEQVU3MTE4X0ky QyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQUs0MTA0IGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX1NPQ19BSzQxMTggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FLNDQ1OCBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfQUs0NTU0IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19B SzQ2MTMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FLNDY0MiBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfQUs1Mzg2IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzU1NTggaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX0FMQzU2MjMgaXMgbm90IHNldAojIENPTkZJR19TTkRf U09DX0JEMjg2MjMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0JUX1NDTyBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1Mz NUwzMyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzNCBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfQ1MzNUwzNSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzNiBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0Mkw0MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfQ1M0Mkw1MV9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDJMNTIgaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDJMNTYgaXMgbm90IHNldAojIENPTkZJR19TTkRf U09DX0NTNDJMNzMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDI2NSBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfQ1M0MjcwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQy NzFfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQyNzFfU1BJIGlzIG5vdCBzZXQK IyBDT05GSUdfU05EX1NPQ19DUzQyWFg4X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf Q1M0MzEzMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0MzQxIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX1NPQ19DUzQzNDkgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNTNMMzAg aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NYMjA3MlggaXMgbm90IHNldApDT05GSUdfU05E X1NPQ19EQTcyMTM9bQpDT05GSUdfU05EX1NPQ19EQTcyMTk9bQpDT05GSUdfU05EX1NPQ19ETUlD PW0KIyBDT05GSUdfU05EX1NPQ19FUzcxMzQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0VT NzI0MSBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU09DX0VTODMxNj1tCiMgQ09ORklHX1NORF9TT0Nf RVM4MzI4X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRVM4MzI4X1NQSSBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfR1RNNjAxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSERB Q19IRE1JPW0KIyBDT05GSUdfU05EX1NPQ19JTk5PX1JLMzAzNiBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfTUFYOTgwODggaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19NQVg5ODA5MD1tCkNP TkZJR19TTkRfU09DX01BWDk4MzU3QT1tCiMgQ09ORklHX1NORF9TT0NfTUFYOTg1MDQgaXMgbm90 IHNldAojIENPTkZJR19TTkRfU09DX01BWDk4NjcgaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19N QVg5ODkyNz1tCiMgQ09ORklHX1NORF9TT0NfTUFYOTgzNzMgaXMgbm90IHNldAojIENPTkZJR19T TkRfU09DX01BWDk4NjAgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX01TTTg5MTZfV0NEX0RJ R0lUQUwgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTE2ODEgaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX1BDTTE3ODlfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19QQ00x NzlYX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNMTc5WF9TUEkgaXMgbm90IHNl dAojIENPTkZJR19TTkRfU09DX1BDTTE4NlhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19QQ00xODZYX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNMzA2MF9JMkMgaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTMwNjBfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX1NPQ19QQ00zMTY4QV9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTMxNjhB X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNNTEyeF9JMkMgaXMgbm90IHNldAoj IENPTkZJR19TTkRfU09DX1BDTTUxMnhfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19S SzMzMjggaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19STDYyMzE9bQpDT05GSUdfU05EX1NPQ19S TDYzNDdBPW0KQ09ORklHX1NORF9TT0NfUlQyODY9bQpDT05GSUdfU05EX1NPQ19SVDI5OD1tCkNP TkZJR19TTkRfU09DX1JUNTUxND1tCkNPTkZJR19TTkRfU09DX1JUNTUxNF9TUEk9bQojIENPTkZJ R19TTkRfU09DX1JUNTYxNiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUlQ1NjMxIGlzIG5v dCBzZXQKQ09ORklHX1NORF9TT0NfUlQ1NjQwPW0KQ09ORklHX1NORF9TT0NfUlQ1NjQ1PW0KQ09O RklHX1NORF9TT0NfUlQ1NjUxPW0KQ09ORklHX1NORF9TT0NfUlQ1NjYzPW0KQ09ORklHX1NORF9T T0NfUlQ1NjcwPW0KQ09ORklHX1NORF9TT0NfUlQ1Njc3PW0KQ09ORklHX1NORF9TT0NfUlQ1Njc3 X1NQST1tCiMgQ09ORklHX1NORF9TT0NfU0dUTDUwMDAgaXMgbm90IHNldAojIENPTkZJR19TTkRf U09DX1NJTVBMRV9BTVBMSUZJRVIgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1NJUkZfQVVE SU9fQ09ERUMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1NQRElGIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX1NPQ19TU00yMzA1IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19TU00yNjAy X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfU1NNMjYwMl9JMkMgaXMgbm90IHNldApD T05GSUdfU05EX1NPQ19TU000NTY3PW0KIyBDT05GSUdfU05EX1NPQ19TVEEzMlggaXMgbm90IHNl dAojIENPTkZJR19TTkRfU09DX1NUQTM1MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfU1RJ X1NBUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTMjU1MiBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfVEFTMjU2MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTMjc3MCBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTNTA4NiBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfVEFTNTcxWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTNTcyMCBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfVEFTNjQyNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf VERBNzQxOSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEZBOTg3OSBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9TT0NfVExWMzIwQUlDMjNfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19UTFYzMjBBSUMyM19TUEkgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RMVjMyMEFJQzMx WFggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RMVjMyMEFJQzMyWDRfSTJDIGlzIG5vdCBz ZXQKIyBDT05GSUdfU05EX1NPQ19UTFYzMjBBSUMzMlg0X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfVExWMzIwQUlDM1ggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RMVjMyMEFE Q1gxNDAgaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19UUzNBMjI3RT1tCiMgQ09ORklHX1NORF9T T0NfVFNDUzQyWFggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RTQ1M0NTQgaXMgbm90IHNl dAojIENPTkZJR19TTkRfU09DX1VEQTEzMzQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dN ODUxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004NTIzIGlzIG5vdCBzZXQKIyBDT05G SUdfU05EX1NPQ19XTTg1MjQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODU4MCBpcyBu b3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004NzExIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19XTTg3MjggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODczMSBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9TT0NfV004NzM3IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3NDEg aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODc1MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfV004NzUzIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3NzAgaXMgbm90IHNl dAojIENPTkZJR19TTkRfU09DX1dNODc3NiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004 NzgyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg4MDRfSTJDIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX1NPQ19XTTg4MDRfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5 MDMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODkwNCBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfV004OTYwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5NjIgaXMgbm90 IHNldAojIENPTkZJR19TTkRfU09DX1dNODk3NCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf V004OTc4IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5ODUgaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX1pYX0FVRDk2UDIyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19NQVg5 NzU5IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19NVDYzNTEgaXMgbm90IHNldAojIENPTkZJ R19TTkRfU09DX01UNjM1OCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfTVQ2NjYwIGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX1NPQ19OQVU4NTQwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19OQVU4ODEwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19OQVU4ODIyIGlzIG5vdCBzZXQK Q09ORklHX1NORF9TT0NfTkFVODgyND1tCkNPTkZJR19TTkRfU09DX05BVTg4MjU9bQojIENPTkZJ R19TTkRfU09DX1RQQTYxMzBBMiBpcyBub3Qgc2V0CiMgZW5kIG9mIENPREVDIGRyaXZlcnMKCiMg Q09ORklHX1NORF9TSU1QTEVfQ0FSRCBpcyBub3Qgc2V0CkNPTkZJR19TTkRfWDg2PXkKQ09ORklH X0hETUlfTFBFX0FVRElPPW0KQ09ORklHX1NORF9TWU5USF9FTVVYPW0KIyBDT05GSUdfU05EX1hF Tl9GUk9OVEVORCBpcyBub3Qgc2V0CkNPTkZJR19BQzk3X0JVUz1tCgojCiMgSElEIHN1cHBvcnQK IwpDT05GSUdfSElEPXkKQ09ORklHX0hJRF9CQVRURVJZX1NUUkVOR1RIPXkKQ09ORklHX0hJRFJB Vz15CkNPTkZJR19VSElEPW0KQ09ORklHX0hJRF9HRU5FUklDPXkKCiMKIyBTcGVjaWFsIEhJRCBk cml2ZXJzCiMKQ09ORklHX0hJRF9BNFRFQ0g9eQojIENPTkZJR19ISURfQUNDVVRPVUNIIGlzIG5v dCBzZXQKQ09ORklHX0hJRF9BQ1JVWD1tCiMgQ09ORklHX0hJRF9BQ1JVWF9GRiBpcyBub3Qgc2V0 CkNPTkZJR19ISURfQVBQTEU9eQpDT05GSUdfSElEX0FQUExFSVI9bQojIENPTkZJR19ISURfQVNV UyBpcyBub3Qgc2V0CkNPTkZJR19ISURfQVVSRUFMPW0KQ09ORklHX0hJRF9CRUxLSU49eQojIENP TkZJR19ISURfQkVUT1BfRkYgaXMgbm90IHNldAojIENPTkZJR19ISURfQklHQkVOX0ZGIGlzIG5v dCBzZXQKQ09ORklHX0hJRF9DSEVSUlk9eQpDT05GSUdfSElEX0NISUNPTlk9eQojIENPTkZJR19I SURfQ09SU0FJUiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9DT1VHQVIgaXMgbm90IHNldAojIENP TkZJR19ISURfTUFDQUxMWSBpcyBub3Qgc2V0CkNPTkZJR19ISURfUFJPRElLRVlTPW0KIyBDT05G SUdfSElEX0NNRURJQSBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9DUDIxMTIgaXMgbm90IHNldAoj IENPTkZJR19ISURfQ1JFQVRJVkVfU0IwNTQwIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9DWVBSRVNT PXkKQ09ORklHX0hJRF9EUkFHT05SSVNFPW0KIyBDT05GSUdfRFJBR09OUklTRV9GRiBpcyBub3Qg c2V0CiMgQ09ORklHX0hJRF9FTVNfRkYgaXMgbm90IHNldAojIENPTkZJR19ISURfRUxBTiBpcyBu b3Qgc2V0CkNPTkZJR19ISURfRUxFQ09NPW0KIyBDT05GSUdfSElEX0VMTyBpcyBub3Qgc2V0CkNP TkZJR19ISURfRVpLRVk9eQojIENPTkZJR19ISURfR0VNQklSRCBpcyBub3Qgc2V0CiMgQ09ORklH X0hJRF9HRlJNIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX0dMT1JJT1VTIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9IT0xURUs9bQojIENPTkZJR19IT0xURUtfRkYgaXMgbm90IHNldAojIENPTkZJR19I SURfR1Q2ODNSIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9LRVlUT1VDSD1tCkNPTkZJR19ISURfS1lF PW0KQ09ORklHX0hJRF9VQ0xPR0lDPW0KQ09ORklHX0hJRF9XQUxUT1A9bQojIENPTkZJR19ISURf VklFV1NPTklDIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9HWVJBVElPTj1tCkNPTkZJR19ISURfSUNB REU9bQpDT05GSUdfSElEX0lURT15CiMgQ09ORklHX0hJRF9KQUJSQSBpcyBub3Qgc2V0CkNPTkZJ R19ISURfVFdJTkhBTj1tCkNPTkZJR19ISURfS0VOU0lOR1RPTj15CkNPTkZJR19ISURfTENQT1dF Uj1tCkNPTkZJR19ISURfTEVEPW0KIyBDT05GSUdfSElEX0xFTk9WTyBpcyBub3Qgc2V0CkNPTkZJ R19ISURfTE9HSVRFQ0g9eQpDT05GSUdfSElEX0xPR0lURUNIX0RKPW0KQ09ORklHX0hJRF9MT0dJ VEVDSF9ISURQUD1tCiMgQ09ORklHX0xPR0lURUNIX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfTE9H SVJVTUJMRVBBRDJfRkYgaXMgbm90IHNldAojIENPTkZJR19MT0dJRzk0MF9GRiBpcyBub3Qgc2V0 CiMgQ09ORklHX0xPR0lXSEVFTFNfRkYgaXMgbm90IHNldApDT05GSUdfSElEX01BR0lDTU9VU0U9 eQojIENPTkZJR19ISURfTUFMVFJPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9NQVlGTEFTSCBp cyBub3Qgc2V0CkNPTkZJR19ISURfUkVEUkFHT049eQpDT05GSUdfSElEX01JQ1JPU09GVD15CkNP TkZJR19ISURfTU9OVEVSRVk9eQpDT05GSUdfSElEX01VTFRJVE9VQ0g9bQojIENPTkZJR19ISURf TlRJIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9OVFJJRz15CkNPTkZJR19ISURfT1JURUs9bQpDT05G SUdfSElEX1BBTlRIRVJMT1JEPW0KIyBDT05GSUdfUEFOVEhFUkxPUkRfRkYgaXMgbm90IHNldAoj IENPTkZJR19ISURfUEVOTU9VTlQgaXMgbm90IHNldApDT05GSUdfSElEX1BFVEFMWU5YPW0KQ09O RklHX0hJRF9QSUNPTENEPW0KQ09ORklHX0hJRF9QSUNPTENEX0ZCPXkKQ09ORklHX0hJRF9QSUNP TENEX0JBQ0tMSUdIVD15CkNPTkZJR19ISURfUElDT0xDRF9MQ0Q9eQpDT05GSUdfSElEX1BJQ09M Q0RfTEVEUz15CkNPTkZJR19ISURfUElDT0xDRF9DSVI9eQpDT05GSUdfSElEX1BMQU5UUk9OSUNT PXkKQ09ORklHX0hJRF9QUklNQVg9bQojIENPTkZJR19ISURfUkVUUk9ERSBpcyBub3Qgc2V0CkNP TkZJR19ISURfUk9DQ0FUPW0KQ09ORklHX0hJRF9TQUlURUs9bQpDT05GSUdfSElEX1NBTVNVTkc9 bQpDT05GSUdfSElEX1NPTlk9bQojIENPTkZJR19TT05ZX0ZGIGlzIG5vdCBzZXQKQ09ORklHX0hJ RF9TUEVFRExJTks9bQojIENPTkZJR19ISURfU1RFQU0gaXMgbm90IHNldApDT05GSUdfSElEX1NU RUVMU0VSSUVTPW0KQ09ORklHX0hJRF9TVU5QTFVTPW0KQ09ORklHX0hJRF9STUk9bQpDT05GSUdf SElEX0dSRUVOQVNJQT1tCiMgQ09ORklHX0dSRUVOQVNJQV9GRiBpcyBub3Qgc2V0CkNPTkZJR19I SURfSFlQRVJWX01PVVNFPW0KQ09ORklHX0hJRF9TTUFSVEpPWVBMVVM9bQojIENPTkZJR19TTUFS VEpPWVBMVVNfRkYgaXMgbm90IHNldApDT05GSUdfSElEX1RJVk89bQpDT05GSUdfSElEX1RPUFNF RUQ9bQpDT05GSUdfSElEX1RISU5HTT1tCkNPTkZJR19ISURfVEhSVVNUTUFTVEVSPW0KIyBDT05G SUdfVEhSVVNUTUFTVEVSX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1VEUkFXX1BTMyBpcyBu b3Qgc2V0CiMgQ09ORklHX0hJRF9VMkZaRVJPIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9XQUNPTT1t CkNPTkZJR19ISURfV0lJTU9URT1tCiMgQ09ORklHX0hJRF9YSU5NTyBpcyBub3Qgc2V0CkNPTkZJ R19ISURfWkVST1BMVVM9bQojIENPTkZJR19aRVJPUExVU19GRiBpcyBub3Qgc2V0CkNPTkZJR19I SURfWllEQUNST049bQpDT05GSUdfSElEX1NFTlNPUl9IVUI9bQpDT05GSUdfSElEX1NFTlNPUl9D VVNUT01fU0VOU09SPW0KQ09ORklHX0hJRF9BTFBTPW0KIyBDT05GSUdfSElEX01DUDIyMjEgaXMg bm90IHNldAojIGVuZCBvZiBTcGVjaWFsIEhJRCBkcml2ZXJzCgojCiMgVVNCIEhJRCBzdXBwb3J0 CiMKQ09ORklHX1VTQl9ISUQ9eQpDT05GSUdfSElEX1BJRD15CkNPTkZJR19VU0JfSElEREVWPXkK IyBlbmQgb2YgVVNCIEhJRCBzdXBwb3J0CgojCiMgSTJDIEhJRCBzdXBwb3J0CiMKQ09ORklHX0ky Q19ISUQ9bQojIGVuZCBvZiBJMkMgSElEIHN1cHBvcnQKCiMKIyBJbnRlbCBJU0ggSElEIHN1cHBv cnQKIwpDT05GSUdfSU5URUxfSVNIX0hJRD15CiMgQ09ORklHX0lOVEVMX0lTSF9GSVJNV0FSRV9E T1dOTE9BREVSIGlzIG5vdCBzZXQKIyBlbmQgb2YgSW50ZWwgSVNIIEhJRCBzdXBwb3J0CiMgZW5k IG9mIEhJRCBzdXBwb3J0CgpDT05GSUdfVVNCX09IQ0lfTElUVExFX0VORElBTj15CkNPTkZJR19V U0JfU1VQUE9SVD15CkNPTkZJR19VU0JfQ09NTU9OPXkKIyBDT05GSUdfVVNCX0xFRF9UUklHIGlz IG5vdCBzZXQKIyBDT05GSUdfVVNCX1VMUElfQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0NP Tk5fR1BJTyBpcyBub3Qgc2V0CkNPTkZJR19VU0JfQVJDSF9IQVNfSENEPXkKQ09ORklHX1VTQj15 CkNPTkZJR19VU0JfUENJPXkKQ09ORklHX1VTQl9BTk5PVU5DRV9ORVdfREVWSUNFUz15CgojCiMg TWlzY2VsbGFuZW91cyBVU0Igb3B0aW9ucwojCkNPTkZJR19VU0JfREVGQVVMVF9QRVJTSVNUPXkK IyBDT05GSUdfVVNCX0RZTkFNSUNfTUlOT1JTIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX09URyBp cyBub3Qgc2V0CiMgQ09ORklHX1VTQl9PVEdfV0hJVEVMSVNUIGlzIG5vdCBzZXQKQ09ORklHX1VT Ql9MRURTX1RSSUdHRVJfVVNCUE9SVD1tCkNPTkZJR19VU0JfQVVUT1NVU1BFTkRfREVMQVk9MgpD T05GSUdfVVNCX01PTj15CgojCiMgVVNCIEhvc3QgQ29udHJvbGxlciBEcml2ZXJzCiMKIyBDT05G SUdfVVNCX0M2N1gwMF9IQ0QgaXMgbm90IHNldApDT05GSUdfVVNCX1hIQ0lfSENEPXkKIyBDT05G SUdfVVNCX1hIQ0lfREJHQ0FQIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9YSENJX1BDST15CiMgQ09O RklHX1VTQl9YSENJX1BMQVRGT1JNIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9FSENJX0hDRD15CkNP TkZJR19VU0JfRUhDSV9ST09UX0hVQl9UVD15CkNPTkZJR19VU0JfRUhDSV9UVF9ORVdTQ0hFRD15 CkNPTkZJR19VU0JfRUhDSV9QQ0k9eQojIENPTkZJR19VU0JfRUhDSV9GU0wgaXMgbm90IHNldAoj IENPTkZJR19VU0JfRUhDSV9IQ0RfUExBVEZPUk0gaXMgbm90IHNldAojIENPTkZJR19VU0JfT1hV MjEwSFBfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lTUDExNlhfSENEIGlzIG5vdCBzZXQK IyBDT05GSUdfVVNCX0ZPVEcyMTBfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX01BWDM0MjFf SENEIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9PSENJX0hDRD15CkNPTkZJR19VU0JfT0hDSV9IQ0Rf UENJPXkKIyBDT05GSUdfVVNCX09IQ0lfSENEX1BMQVRGT1JNIGlzIG5vdCBzZXQKQ09ORklHX1VT Ql9VSENJX0hDRD15CiMgQ09ORklHX1VTQl9VMTMyX0hDRCBpcyBub3Qgc2V0CiMgQ09ORklHX1VT Ql9TTDgxMV9IQ0QgaXMgbm90IHNldAojIENPTkZJR19VU0JfUjhBNjY1OTdfSENEIGlzIG5vdCBz ZXQKIyBDT05GSUdfVVNCX0hDRF9CQ01BIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0hDRF9TU0Ig aXMgbm90IHNldAojIENPTkZJR19VU0JfSENEX1RFU1RfTU9ERSBpcyBub3Qgc2V0CgojCiMgVVNC IERldmljZSBDbGFzcyBkcml2ZXJzCiMKQ09ORklHX1VTQl9BQ009bQpDT05GSUdfVVNCX1BSSU5U RVI9bQpDT05GSUdfVVNCX1dETT1tCkNPTkZJR19VU0JfVE1DPW0KCiMKIyBOT1RFOiBVU0JfU1RP UkFHRSBkZXBlbmRzIG9uIFNDU0kgYnV0IEJMS19ERVZfU0QgbWF5CiMKCiMKIyBhbHNvIGJlIG5l ZWRlZDsgc2VlIFVTQl9TVE9SQUdFIEhlbHAgZm9yIG1vcmUgaW5mbwojCkNPTkZJR19VU0JfU1RP UkFHRT1tCiMgQ09ORklHX1VTQl9TVE9SQUdFX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9T VE9SQUdFX1JFQUxURUs9bQpDT05GSUdfUkVBTFRFS19BVVRPUE09eQpDT05GSUdfVVNCX1NUT1JB R0VfREFUQUZBQj1tCkNPTkZJR19VU0JfU1RPUkFHRV9GUkVFQ09NPW0KQ09ORklHX1VTQl9TVE9S QUdFX0lTRDIwMD1tCkNPTkZJR19VU0JfU1RPUkFHRV9VU0JBVD1tCkNPTkZJR19VU0JfU1RPUkFH RV9TRERSMDk9bQpDT05GSUdfVVNCX1NUT1JBR0VfU0REUjU1PW0KQ09ORklHX1VTQl9TVE9SQUdF X0pVTVBTSE9UPW0KQ09ORklHX1VTQl9TVE9SQUdFX0FMQVVEQT1tCkNPTkZJR19VU0JfU1RPUkFH RV9PTkVUT1VDSD1tCkNPTkZJR19VU0JfU1RPUkFHRV9LQVJNQT1tCkNPTkZJR19VU0JfU1RPUkFH RV9DWVBSRVNTX0FUQUNCPW0KQ09ORklHX1VTQl9TVE9SQUdFX0VORV9VQjYyNTA9bQpDT05GSUdf VVNCX1VBUz1tCgojCiMgVVNCIEltYWdpbmcgZGV2aWNlcwojCkNPTkZJR19VU0JfTURDODAwPW0K Q09ORklHX1VTQl9NSUNST1RFSz1tCkNPTkZJR19VU0JJUF9DT1JFPW0KIyBDT05GSUdfVVNCSVBf VkhDSV9IQ0QgaXMgbm90IHNldAojIENPTkZJR19VU0JJUF9IT1NUIGlzIG5vdCBzZXQKIyBDT05G SUdfVVNCSVBfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19VU0JfQ0ROUzMgaXMgbm90IHNldAoj IENPTkZJR19VU0JfTVVTQl9IRFJDIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0RXQzMgaXMgbm90 IHNldAojIENPTkZJR19VU0JfRFdDMiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9DSElQSURFQSBp cyBub3Qgc2V0CiMgQ09ORklHX1VTQl9JU1AxNzYwIGlzIG5vdCBzZXQKCiMKIyBVU0IgcG9ydCBk cml2ZXJzCiMKQ09ORklHX1VTQl9VU1M3MjA9bQpDT05GSUdfVVNCX1NFUklBTD15CkNPTkZJR19V U0JfU0VSSUFMX0NPTlNPTEU9eQpDT05GSUdfVVNCX1NFUklBTF9HRU5FUklDPXkKIyBDT05GSUdf VVNCX1NFUklBTF9TSU1QTEUgaXMgbm90IHNldApDT05GSUdfVVNCX1NFUklBTF9BSVJDQUJMRT1t CkNPTkZJR19VU0JfU0VSSUFMX0FSSzMxMTY9bQpDT05GSUdfVVNCX1NFUklBTF9CRUxLSU49bQpD T05GSUdfVVNCX1NFUklBTF9DSDM0MT1tCkNPTkZJR19VU0JfU0VSSUFMX1dISVRFSEVBVD1tCkNP TkZJR19VU0JfU0VSSUFMX0RJR0lfQUNDRUxFUE9SVD1tCkNPTkZJR19VU0JfU0VSSUFMX0NQMjEw WD1tCkNPTkZJR19VU0JfU0VSSUFMX0NZUFJFU1NfTTg9bQpDT05GSUdfVVNCX1NFUklBTF9FTVBF Rz1tCkNPTkZJR19VU0JfU0VSSUFMX0ZURElfU0lPPW0KQ09ORklHX1VTQl9TRVJJQUxfVklTT1I9 bQpDT05GSUdfVVNCX1NFUklBTF9JUEFRPW0KQ09ORklHX1VTQl9TRVJJQUxfSVI9bQpDT05GSUdf VVNCX1NFUklBTF9FREdFUE9SVD1tCkNPTkZJR19VU0JfU0VSSUFMX0VER0VQT1JUX1RJPW0KIyBD T05GSUdfVVNCX1NFUklBTF9GODEyMzIgaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX0Y4 MTUzWCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX0dBUk1JTj1tCkNPTkZJR19VU0JfU0VS SUFMX0lQVz1tCkNPTkZJR19VU0JfU0VSSUFMX0lVVT1tCkNPTkZJR19VU0JfU0VSSUFMX0tFWVNQ QU5fUERBPW0KQ09ORklHX1VTQl9TRVJJQUxfS0VZU1BBTj1tCkNPTkZJR19VU0JfU0VSSUFMX0tM U0k9bQpDT05GSUdfVVNCX1NFUklBTF9LT0JJTF9TQ1Q9bQpDT05GSUdfVVNCX1NFUklBTF9NQ1Rf VTIzMj1tCiMgQ09ORklHX1VTQl9TRVJJQUxfTUVUUk8gaXMgbm90IHNldApDT05GSUdfVVNCX1NF UklBTF9NT1M3NzIwPW0KQ09ORklHX1VTQl9TRVJJQUxfTU9TNzcxNV9QQVJQT1JUPXkKQ09ORklH X1VTQl9TRVJJQUxfTU9TNzg0MD1tCiMgQ09ORklHX1VTQl9TRVJJQUxfTVhVUE9SVCBpcyBub3Qg c2V0CkNPTkZJR19VU0JfU0VSSUFMX05BVk1BTj1tCkNPTkZJR19VU0JfU0VSSUFMX1BMMjMwMz1t CkNPTkZJR19VU0JfU0VSSUFMX09USTY4NTg9bQpDT05GSUdfVVNCX1NFUklBTF9RQ0FVWD1tCkNP TkZJR19VU0JfU0VSSUFMX1FVQUxDT01NPW0KQ09ORklHX1VTQl9TRVJJQUxfU1BDUDhYNT1tCkNP TkZJR19VU0JfU0VSSUFMX1NBRkU9bQpDT05GSUdfVVNCX1NFUklBTF9TQUZFX1BBRERFRD15CkNP TkZJR19VU0JfU0VSSUFMX1NJRVJSQVdJUkVMRVNTPW0KQ09ORklHX1VTQl9TRVJJQUxfU1lNQk9M PW0KIyBDT05GSUdfVVNCX1NFUklBTF9USSBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX0NZ QkVSSkFDSz1tCkNPTkZJR19VU0JfU0VSSUFMX1hJUkNPTT1tCkNPTkZJR19VU0JfU0VSSUFMX1dX QU49bQpDT05GSUdfVVNCX1NFUklBTF9PUFRJT049bQpDT05GSUdfVVNCX1NFUklBTF9PTU5JTkVU PW0KQ09ORklHX1VTQl9TRVJJQUxfT1BUSUNPTj1tCkNPTkZJR19VU0JfU0VSSUFMX1hTRU5TX01U PW0KIyBDT05GSUdfVVNCX1NFUklBTF9XSVNIQk9ORSBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VS SUFMX1NTVTEwMD1tCkNPTkZJR19VU0JfU0VSSUFMX1FUMj1tCiMgQ09ORklHX1VTQl9TRVJJQUxf VVBENzhGMDczMCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX0RFQlVHPW0KCiMKIyBVU0Ig TWlzY2VsbGFuZW91cyBkcml2ZXJzCiMKQ09ORklHX1VTQl9FTUk2Mj1tCkNPTkZJR19VU0JfRU1J MjY9bQpDT05GSUdfVVNCX0FEVVRVWD1tCkNPTkZJR19VU0JfU0VWU0VHPW0KQ09ORklHX1VTQl9M RUdPVE9XRVI9bQpDT05GSUdfVVNCX0xDRD1tCiMgQ09ORklHX1VTQl9DWVBSRVNTX0NZN0M2MyBp cyBub3Qgc2V0CiMgQ09ORklHX1VTQl9DWVRIRVJNIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9JRE1P VVNFPW0KQ09ORklHX1VTQl9GVERJX0VMQU49bQpDT05GSUdfVVNCX0FQUExFRElTUExBWT1tCiMg Q09ORklHX0FQUExFX01GSV9GQVNUQ0hBUkdFIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9TSVNVU0JW R0E9bQpDT05GSUdfVVNCX1NJU1VTQlZHQV9DT049eQpDT05GSUdfVVNCX0xEPW0KIyBDT05GSUdf VVNCX1RSQU5DRVZJQlJBVE9SIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9JT1dBUlJJT1I9bQojIENP TkZJR19VU0JfVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9FSFNFVF9URVNUX0ZJWFRVUkUg aXMgbm90IHNldApDT05GSUdfVVNCX0lTSUdIVEZXPW0KIyBDT05GSUdfVVNCX1lVUkVYIGlzIG5v dCBzZXQKQ09ORklHX1VTQl9FWlVTQl9GWDI9bQojIENPTkZJR19VU0JfSFVCX1VTQjI1MVhCIGlz IG5vdCBzZXQKQ09ORklHX1VTQl9IU0lDX1VTQjM1MDM9bQojIENPTkZJR19VU0JfSFNJQ19VU0I0 NjA0IGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0xJTktfTEFZRVJfVEVTVCBpcyBub3Qgc2V0CiMg Q09ORklHX1VTQl9DSEFPU0tFWSBpcyBub3Qgc2V0CkNPTkZJR19VU0JfQVRNPW0KQ09ORklHX1VT Ql9TUEVFRFRPVUNIPW0KQ09ORklHX1VTQl9DWEFDUlU9bQpDT05GSUdfVVNCX1VFQUdMRUFUTT1t CkNPTkZJR19VU0JfWFVTQkFUTT1tCgojCiMgVVNCIFBoeXNpY2FsIExheWVyIGRyaXZlcnMKIwoj IENPTkZJR19OT1BfVVNCX1hDRUlWIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0dQSU9fVkJVUyBp cyBub3Qgc2V0CiMgQ09ORklHX1VTQl9JU1AxMzAxIGlzIG5vdCBzZXQKIyBlbmQgb2YgVVNCIFBo eXNpY2FsIExheWVyIGRyaXZlcnMKCiMgQ09ORklHX1VTQl9HQURHRVQgaXMgbm90IHNldApDT05G SUdfVFlQRUM9eQojIENPTkZJR19UWVBFQ19UQ1BNIGlzIG5vdCBzZXQKQ09ORklHX1RZUEVDX1VD U0k9eQojIENPTkZJR19VQ1NJX0NDRyBpcyBub3Qgc2V0CkNPTkZJR19VQ1NJX0FDUEk9eQojIENP TkZJR19UWVBFQ19UUFM2NTk4WCBpcyBub3Qgc2V0CgojCiMgVVNCIFR5cGUtQyBNdWx0aXBsZXhl ci9EZU11bHRpcGxleGVyIFN3aXRjaCBzdXBwb3J0CiMKIyBDT05GSUdfVFlQRUNfTVVYX1BJM1VT QjMwNTMyIGlzIG5vdCBzZXQKIyBlbmQgb2YgVVNCIFR5cGUtQyBNdWx0aXBsZXhlci9EZU11bHRp cGxleGVyIFN3aXRjaCBzdXBwb3J0CgojCiMgVVNCIFR5cGUtQyBBbHRlcm5hdGUgTW9kZSBkcml2 ZXJzCiMKIyBDT05GSUdfVFlQRUNfRFBfQUxUTU9ERSBpcyBub3Qgc2V0CiMgZW5kIG9mIFVTQiBU eXBlLUMgQWx0ZXJuYXRlIE1vZGUgZHJpdmVycwoKIyBDT05GSUdfVVNCX1JPTEVfU1dJVENIIGlz IG5vdCBzZXQKQ09ORklHX01NQz1tCkNPTkZJR19NTUNfQkxPQ0s9bQpDT05GSUdfTU1DX0JMT0NL X01JTk9SUz04CkNPTkZJR19TRElPX1VBUlQ9bQojIENPTkZJR19NTUNfVEVTVCBpcyBub3Qgc2V0 CgojCiMgTU1DL1NEL1NESU8gSG9zdCBDb250cm9sbGVyIERyaXZlcnMKIwojIENPTkZJR19NTUNf REVCVUcgaXMgbm90IHNldApDT05GSUdfTU1DX1NESENJPW0KQ09ORklHX01NQ19TREhDSV9JT19B Q0NFU1NPUlM9eQpDT05GSUdfTU1DX1NESENJX1BDST1tCkNPTkZJR19NTUNfUklDT0hfTU1DPXkK Q09ORklHX01NQ19TREhDSV9BQ1BJPW0KQ09ORklHX01NQ19TREhDSV9QTFRGTT1tCiMgQ09ORklH X01NQ19TREhDSV9GX1NESDMwIGlzIG5vdCBzZXQKIyBDT05GSUdfTU1DX1dCU0QgaXMgbm90IHNl dApDT05GSUdfTU1DX1RJRk1fU0Q9bQojIENPTkZJR19NTUNfU1BJIGlzIG5vdCBzZXQKQ09ORklH X01NQ19DQjcxMD1tCkNPTkZJR19NTUNfVklBX1NETU1DPW0KQ09ORklHX01NQ19WVUIzMDA9bQpD T05GSUdfTU1DX1VTSEM9bQojIENPTkZJR19NTUNfVVNESEk2Uk9MMCBpcyBub3Qgc2V0CkNPTkZJ R19NTUNfQ1FIQ0k9bQojIENPTkZJR19NTUNfSFNRIGlzIG5vdCBzZXQKIyBDT05GSUdfTU1DX1RP U0hJQkFfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfTU1DX01USyBpcyBub3Qgc2V0CiMgQ09ORklH X01NQ19TREhDSV9YRU5PTiBpcyBub3Qgc2V0CkNPTkZJR19NRU1TVElDSz1tCiMgQ09ORklHX01F TVNUSUNLX0RFQlVHIGlzIG5vdCBzZXQKCiMKIyBNZW1vcnlTdGljayBkcml2ZXJzCiMKIyBDT05G SUdfTUVNU1RJQ0tfVU5TQUZFX1JFU1VNRSBpcyBub3Qgc2V0CkNPTkZJR19NU1BST19CTE9DSz1t CiMgQ09ORklHX01TX0JMT0NLIGlzIG5vdCBzZXQKCiMKIyBNZW1vcnlTdGljayBIb3N0IENvbnRy b2xsZXIgRHJpdmVycwojCkNPTkZJR19NRU1TVElDS19USUZNX01TPW0KQ09ORklHX01FTVNUSUNL X0pNSUNST05fMzhYPW0KQ09ORklHX01FTVNUSUNLX1I1OTI9bQpDT05GSUdfTkVXX0xFRFM9eQpD T05GSUdfTEVEU19DTEFTUz15CiMgQ09ORklHX0xFRFNfQ0xBU1NfRkxBU0ggaXMgbm90IHNldAoj IENPTkZJR19MRURTX0JSSUdIVE5FU1NfSFdfQ0hBTkdFRCBpcyBub3Qgc2V0CgojCiMgTEVEIGRy aXZlcnMKIwojIENPTkZJR19MRURTX0FQVSBpcyBub3Qgc2V0CkNPTkZJR19MRURTX0xNMzUzMD1t CiMgQ09ORklHX0xFRFNfTE0zNTMyIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19MTTM2NDIgaXMg bm90IHNldAojIENPTkZJR19MRURTX1BDQTk1MzIgaXMgbm90IHNldAojIENPTkZJR19MRURTX0dQ SU8gaXMgbm90IHNldApDT05GSUdfTEVEU19MUDM5NDQ9bQojIENPTkZJR19MRURTX0xQMzk1MiBp cyBub3Qgc2V0CkNPTkZJR19MRURTX0xQNTVYWF9DT01NT049bQpDT05GSUdfTEVEU19MUDU1MjE9 bQpDT05GSUdfTEVEU19MUDU1MjM9bQpDT05GSUdfTEVEU19MUDU1NjI9bQojIENPTkZJR19MRURT X0xQODUwMSBpcyBub3Qgc2V0CkNPTkZJR19MRURTX0NMRVZPX01BSUw9bQojIENPTkZJR19MRURT X1BDQTk1NVggaXMgbm90IHNldAojIENPTkZJR19MRURTX1BDQTk2M1ggaXMgbm90IHNldAojIENP TkZJR19MRURTX0RBQzEyNFMwODUgaXMgbm90IHNldAojIENPTkZJR19MRURTX1BXTSBpcyBub3Qg c2V0CiMgQ09ORklHX0xFRFNfQkQyODAyIGlzIG5vdCBzZXQKQ09ORklHX0xFRFNfSU5URUxfU1M0 MjAwPW0KIyBDT05GSUdfTEVEU19UQ0E2NTA3IGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19UTEM1 OTFYWCBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfTE0zNTV4IGlzIG5vdCBzZXQKCiMKIyBMRUQg ZHJpdmVyIGZvciBibGluaygxKSBVU0IgUkdCIExFRCBpcyB1bmRlciBTcGVjaWFsIEhJRCBkcml2 ZXJzIChISURfVEhJTkdNKQojCkNPTkZJR19MRURTX0JMSU5LTT1tCiMgQ09ORklHX0xFRFNfTUxY Q1BMRCBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfTUxYUkVHIGlzIG5vdCBzZXQKIyBDT05GSUdf TEVEU19VU0VSIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19OSUM3OEJYIGlzIG5vdCBzZXQKIyBD T05GSUdfTEVEU19USV9MTVVfQ09NTU9OIGlzIG5vdCBzZXQKCiMKIyBMRUQgVHJpZ2dlcnMKIwpD T05GSUdfTEVEU19UUklHR0VSUz15CkNPTkZJR19MRURTX1RSSUdHRVJfVElNRVI9bQpDT05GSUdf TEVEU19UUklHR0VSX09ORVNIT1Q9bQojIENPTkZJR19MRURTX1RSSUdHRVJfRElTSyBpcyBub3Qg c2V0CiMgQ09ORklHX0xFRFNfVFJJR0dFUl9NVEQgaXMgbm90IHNldApDT05GSUdfTEVEU19UUklH R0VSX0hFQVJUQkVBVD1tCkNPTkZJR19MRURTX1RSSUdHRVJfQkFDS0xJR0hUPW0KIyBDT05GSUdf TEVEU19UUklHR0VSX0NQVSBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVFJJR0dFUl9BQ1RJVklU WSBpcyBub3Qgc2V0CkNPTkZJR19MRURTX1RSSUdHRVJfR1BJTz1tCkNPTkZJR19MRURTX1RSSUdH RVJfREVGQVVMVF9PTj1tCgojCiMgaXB0YWJsZXMgdHJpZ2dlciBpcyB1bmRlciBOZXRmaWx0ZXIg Y29uZmlnIChMRUQgdGFyZ2V0KQojCkNPTkZJR19MRURTX1RSSUdHRVJfVFJBTlNJRU5UPW0KQ09O RklHX0xFRFNfVFJJR0dFUl9DQU1FUkE9bQojIENPTkZJR19MRURTX1RSSUdHRVJfUEFOSUMgaXMg bm90IHNldAojIENPTkZJR19MRURTX1RSSUdHRVJfTkVUREVWIGlzIG5vdCBzZXQKIyBDT05GSUdf TEVEU19UUklHR0VSX1BBVFRFUk4gaXMgbm90IHNldApDT05GSUdfTEVEU19UUklHR0VSX0FVRElP PW0KIyBDT05GSUdfQUNDRVNTSUJJTElUWSBpcyBub3Qgc2V0CkNPTkZJR19JTkZJTklCQU5EPW0K Q09ORklHX0lORklOSUJBTkRfVVNFUl9NQUQ9bQpDT05GSUdfSU5GSU5JQkFORF9VU0VSX0FDQ0VT Uz1tCiMgQ09ORklHX0lORklOSUJBTkRfRVhQX0xFR0FDWV9WRVJCU19ORVdfVUFQSSBpcyBub3Qg c2V0CkNPTkZJR19JTkZJTklCQU5EX1VTRVJfTUVNPXkKQ09ORklHX0lORklOSUJBTkRfT05fREVN QU5EX1BBR0lORz15CkNPTkZJR19JTkZJTklCQU5EX0FERFJfVFJBTlM9eQpDT05GSUdfSU5GSU5J QkFORF9BRERSX1RSQU5TX0NPTkZJR0ZTPXkKIyBDT05GSUdfSU5GSU5JQkFORF9NVEhDQSBpcyBu b3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfQ1hHQjQgaXMgbm90IHNldAojIENPTkZJR19JTkZJ TklCQU5EX0VGQSBpcyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfSTQwSVcgaXMgbm90IHNl dAojIENPTkZJR19NTFg0X0lORklOSUJBTkQgaXMgbm90IHNldAojIENPTkZJR19JTkZJTklCQU5E X09DUkRNQSBpcyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfVk1XQVJFX1BWUkRNQSBpcyBu b3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfVVNOSUMgaXMgbm90IHNldAojIENPTkZJR19JTkZJ TklCQU5EX0JOWFRfUkUgaXMgbm90IHNldAojIENPTkZJR19JTkZJTklCQU5EX1FFRFIgaXMgbm90 IHNldAojIENPTkZJR19JTkZJTklCQU5EX1JETUFWVCBpcyBub3Qgc2V0CkNPTkZJR19SRE1BX1JY RT1tCkNPTkZJR19SRE1BX1NJVz1tCkNPTkZJR19JTkZJTklCQU5EX0lQT0lCPW0KIyBDT05GSUdf SU5GSU5JQkFORF9JUE9JQl9DTSBpcyBub3Qgc2V0CkNPTkZJR19JTkZJTklCQU5EX0lQT0lCX0RF QlVHPXkKIyBDT05GSUdfSU5GSU5JQkFORF9JUE9JQl9ERUJVR19EQVRBIGlzIG5vdCBzZXQKQ09O RklHX0lORklOSUJBTkRfU1JQPW0KQ09ORklHX0lORklOSUJBTkRfU1JQVD1tCiMgQ09ORklHX0lO RklOSUJBTkRfSVNFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkRfSVNFUlQgaXMgbm90 IHNldAojIENPTkZJR19JTkZJTklCQU5EX09QQV9WTklDIGlzIG5vdCBzZXQKQ09ORklHX0VEQUNf QVRPTUlDX1NDUlVCPXkKQ09ORklHX0VEQUNfU1VQUE9SVD15CkNPTkZJR19FREFDPXkKQ09ORklH X0VEQUNfTEVHQUNZX1NZU0ZTPXkKIyBDT05GSUdfRURBQ19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJ R19FREFDX0RFQ09ERV9NQ0U9bQpDT05GSUdfRURBQ19HSEVTPXkKQ09ORklHX0VEQUNfQU1ENjQ9 bQojIENPTkZJR19FREFDX0FNRDY0X0VSUk9SX0lOSkVDVElPTiBpcyBub3Qgc2V0CkNPTkZJR19F REFDX0U3NTJYPW0KQ09ORklHX0VEQUNfSTgyOTc1WD1tCkNPTkZJR19FREFDX0kzMDAwPW0KQ09O RklHX0VEQUNfSTMyMDA9bQpDT05GSUdfRURBQ19JRTMxMjAwPW0KQ09ORklHX0VEQUNfWDM4PW0K Q09ORklHX0VEQUNfSTU0MDA9bQpDT05GSUdfRURBQ19JN0NPUkU9bQpDT05GSUdfRURBQ19JNTAw MD1tCkNPTkZJR19FREFDX0k1MTAwPW0KQ09ORklHX0VEQUNfSTczMDA9bQpDT05GSUdfRURBQ19T QlJJREdFPW0KQ09ORklHX0VEQUNfU0tYPW0KIyBDT05GSUdfRURBQ19JMTBOTSBpcyBub3Qgc2V0 CkNPTkZJR19FREFDX1BORDI9bQpDT05GSUdfUlRDX0xJQj15CkNPTkZJR19SVENfTUMxNDY4MThf TElCPXkKQ09ORklHX1JUQ19DTEFTUz15CkNPTkZJR19SVENfSENUT1NZUz15CkNPTkZJR19SVENf SENUT1NZU19ERVZJQ0U9InJ0YzAiCiMgQ09ORklHX1JUQ19TWVNUT0hDIGlzIG5vdCBzZXQKIyBD T05GSUdfUlRDX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19OVk1FTT15CgojCiMgUlRDIGlu dGVyZmFjZXMKIwpDT05GSUdfUlRDX0lOVEZfU1lTRlM9eQpDT05GSUdfUlRDX0lOVEZfUFJPQz15 CkNPTkZJR19SVENfSU5URl9ERVY9eQojIENPTkZJR19SVENfSU5URl9ERVZfVUlFX0VNVUwgaXMg bm90IHNldAojIENPTkZJR19SVENfRFJWX1RFU1QgaXMgbm90IHNldAoKIwojIEkyQyBSVEMgZHJp dmVycwojCiMgQ09ORklHX1JUQ19EUlZfQUJCNVpFUzMgaXMgbm90IHNldAojIENPTkZJR19SVENf RFJWX0FCRU9aOSBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfQUJYODBYIGlzIG5vdCBzZXQK Q09ORklHX1JUQ19EUlZfRFMxMzA3PW0KIyBDT05GSUdfUlRDX0RSVl9EUzEzMDdfQ0VOVFVSWSBp cyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX0RTMTM3ND1tCiMgQ09ORklHX1JUQ19EUlZfRFMxMzc0 X1dEVCBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX0RTMTY3Mj1tCkNPTkZJR19SVENfRFJWX01B WDY5MDA9bQpDT05GSUdfUlRDX0RSVl9SUzVDMzcyPW0KQ09ORklHX1JUQ19EUlZfSVNMMTIwOD1t CkNPTkZJR19SVENfRFJWX0lTTDEyMDIyPW0KQ09ORklHX1JUQ19EUlZfWDEyMDU9bQpDT05GSUdf UlRDX0RSVl9QQ0Y4NTIzPW0KIyBDT05GSUdfUlRDX0RSVl9QQ0Y4NTA2MyBpcyBub3Qgc2V0CiMg Q09ORklHX1JUQ19EUlZfUENGODUzNjMgaXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9QQ0Y4NTYz PW0KQ09ORklHX1JUQ19EUlZfUENGODU4Mz1tCkNPTkZJR19SVENfRFJWX000MVQ4MD1tCkNPTkZJ R19SVENfRFJWX000MVQ4MF9XRFQ9eQpDT05GSUdfUlRDX0RSVl9CUTMySz1tCiMgQ09ORklHX1JU Q19EUlZfUzM1MzkwQSBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX0ZNMzEzMD1tCiMgQ09ORklH X1JUQ19EUlZfUlg4MDEwIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19EUlZfUlg4NTgxPW0KQ09ORklH X1JUQ19EUlZfUlg4MDI1PW0KQ09ORklHX1JUQ19EUlZfRU0zMDI3PW0KIyBDT05GSUdfUlRDX0RS Vl9SVjMwMjggaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1JWODgwMyBpcyBub3Qgc2V0CiMg Q09ORklHX1JUQ19EUlZfU0QzMDc4IGlzIG5vdCBzZXQKCiMKIyBTUEkgUlRDIGRyaXZlcnMKIwoj IENPTkZJR19SVENfRFJWX000MVQ5MyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTTQxVDk0 IGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzEzMDIgaXMgbm90IHNldAojIENPTkZJR19S VENfRFJWX0RTMTMwNSBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfRFMxMzQzIGlzIG5vdCBz ZXQKIyBDT05GSUdfUlRDX0RSVl9EUzEzNDcgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX0RT MTM5MCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTUFYNjkxNiBpcyBub3Qgc2V0CiMgQ09O RklHX1JUQ19EUlZfUjk3MDEgaXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9SWDQ1ODE9bQojIENP TkZJR19SVENfRFJWX1JYNjExMCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfUlM1QzM0OCBp cyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTUFYNjkwMiBpcyBub3Qgc2V0CiMgQ09ORklHX1JU Q19EUlZfUENGMjEyMyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTUNQNzk1IGlzIG5vdCBz ZXQKQ09ORklHX1JUQ19JMkNfQU5EX1NQST15CgojCiMgU1BJIGFuZCBJMkMgUlRDIGRyaXZlcnMK IwpDT05GSUdfUlRDX0RSVl9EUzMyMzI9bQpDT05GSUdfUlRDX0RSVl9EUzMyMzJfSFdNT049eQoj IENPTkZJR19SVENfRFJWX1BDRjIxMjcgaXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9SVjMwMjlD Mj1tCkNPTkZJR19SVENfRFJWX1JWMzAyOV9IV01PTj15CgojCiMgUGxhdGZvcm0gUlRDIGRyaXZl cnMKIwpDT05GSUdfUlRDX0RSVl9DTU9TPXkKQ09ORklHX1JUQ19EUlZfRFMxMjg2PW0KQ09ORklH X1JUQ19EUlZfRFMxNTExPW0KQ09ORklHX1JUQ19EUlZfRFMxNTUzPW0KIyBDT05GSUdfUlRDX0RS Vl9EUzE2ODVfRkFNSUxZIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19EUlZfRFMxNzQyPW0KQ09ORklH X1JUQ19EUlZfRFMyNDA0PW0KQ09ORklHX1JUQ19EUlZfU1RLMTdUQTg9bQojIENPTkZJR19SVENf RFJWX000OFQ4NiBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX000OFQzNT1tCkNPTkZJR19SVENf RFJWX000OFQ1OT1tCkNPTkZJR19SVENfRFJWX01TTTYyNDI9bQpDT05GSUdfUlRDX0RSVl9CUTQ4 MDI9bQpDT05GSUdfUlRDX0RSVl9SUDVDMDE9bQpDT05GSUdfUlRDX0RSVl9WMzAyMD1tCgojCiMg b24tQ1BVIFJUQyBkcml2ZXJzCiMKIyBDT05GSUdfUlRDX0RSVl9GVFJUQzAxMCBpcyBub3Qgc2V0 CgojCiMgSElEIFNlbnNvciBSVEMgZHJpdmVycwojCiMgQ09ORklHX1JUQ19EUlZfSElEX1NFTlNP Ul9USU1FIGlzIG5vdCBzZXQKQ09ORklHX0RNQURFVklDRVM9eQojIENPTkZJR19ETUFERVZJQ0VT X0RFQlVHIGlzIG5vdCBzZXQKCiMKIyBETUEgRGV2aWNlcwojCkNPTkZJR19ETUFfRU5HSU5FPXkK Q09ORklHX0RNQV9WSVJUVUFMX0NIQU5ORUxTPXkKQ09ORklHX0RNQV9BQ1BJPXkKIyBDT05GSUdf QUxURVJBX01TR0RNQSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX0lETUE2NCBpcyBub3Qgc2V0 CiMgQ09ORklHX0lOVEVMX0lEWEQgaXMgbm90IHNldApDT05GSUdfSU5URUxfSU9BVERNQT1tCiMg Q09ORklHX1BMWF9ETUEgaXMgbm90IHNldAojIENPTkZJR19RQ09NX0hJRE1BX01HTVQgaXMgbm90 IHNldAojIENPTkZJR19RQ09NX0hJRE1BIGlzIG5vdCBzZXQKQ09ORklHX0RXX0RNQUNfQ09SRT15 CkNPTkZJR19EV19ETUFDPW0KQ09ORklHX0RXX0RNQUNfUENJPXkKIyBDT05GSUdfRFdfRURNQSBp cyBub3Qgc2V0CiMgQ09ORklHX0RXX0VETUFfUENJRSBpcyBub3Qgc2V0CkNPTkZJR19IU1VfRE1B PXkKIyBDT05GSUdfU0ZfUERNQSBpcyBub3Qgc2V0CgojCiMgRE1BIENsaWVudHMKIwpDT05GSUdf QVNZTkNfVFhfRE1BPXkKIyBDT05GSUdfRE1BVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19ETUFfRU5H SU5FX1JBSUQ9eQoKIwojIERNQUJVRiBvcHRpb25zCiMKQ09ORklHX1NZTkNfRklMRT15CiMgQ09O RklHX1NXX1NZTkMgaXMgbm90IHNldAojIENPTkZJR19VRE1BQlVGIGlzIG5vdCBzZXQKIyBDT05G SUdfRE1BQlVGX01PVkVfTk9USUZZIGlzIG5vdCBzZXQKIyBDT05GSUdfRE1BQlVGX1NFTEZURVNU UyBpcyBub3Qgc2V0CiMgQ09ORklHX0RNQUJVRl9IRUFQUyBpcyBub3Qgc2V0CiMgZW5kIG9mIERN QUJVRiBvcHRpb25zCgpDT05GSUdfRENBPW0KQ09ORklHX0FVWERJU1BMQVk9eQojIENPTkZJR19I RDQ0NzgwIGlzIG5vdCBzZXQKQ09ORklHX0tTMDEwOD1tCkNPTkZJR19LUzAxMDhfUE9SVD0weDM3 OApDT05GSUdfS1MwMTA4X0RFTEFZPTIKQ09ORklHX0NGQUcxMjg2NEI9bQpDT05GSUdfQ0ZBRzEy ODY0Ql9SQVRFPTIwCiMgQ09ORklHX0lNR19BU0NJSV9MQ0QgaXMgbm90IHNldAojIENPTkZJR19Q QVJQT1JUX1BBTkVMIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0hBUkxDRF9CTF9PRkYgaXMgbm90IHNl dAojIENPTkZJR19DSEFSTENEX0JMX09OIGlzIG5vdCBzZXQKQ09ORklHX0NIQVJMQ0RfQkxfRkxB U0g9eQojIENPTkZJR19QQU5FTCBpcyBub3Qgc2V0CkNPTkZJR19VSU89bQpDT05GSUdfVUlPX0NJ Rj1tCkNPTkZJR19VSU9fUERSVl9HRU5JUlE9bQojIENPTkZJR19VSU9fRE1FTV9HRU5JUlEgaXMg bm90IHNldApDT05GSUdfVUlPX0FFQz1tCkNPTkZJR19VSU9fU0VSQ09TMz1tCkNPTkZJR19VSU9f UENJX0dFTkVSSUM9bQojIENPTkZJR19VSU9fTkVUWCBpcyBub3Qgc2V0CiMgQ09ORklHX1VJT19Q UlVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VJT19NRjYyNCBpcyBub3Qgc2V0CkNPTkZJR19VSU9f SFZfR0VORVJJQz1tCkNPTkZJR19WRklPX0lPTU1VX1RZUEUxPW0KQ09ORklHX1ZGSU9fVklSUUZE PW0KQ09ORklHX1ZGSU89bQpDT05GSUdfVkZJT19OT0lPTU1VPXkKQ09ORklHX1ZGSU9fUENJPW0K IyBDT05GSUdfVkZJT19QQ0lfVkdBIGlzIG5vdCBzZXQKQ09ORklHX1ZGSU9fUENJX01NQVA9eQpD T05GSUdfVkZJT19QQ0lfSU5UWD15CiMgQ09ORklHX1ZGSU9fUENJX0lHRCBpcyBub3Qgc2V0CkNP TkZJR19WRklPX01ERVY9bQpDT05GSUdfVkZJT19NREVWX0RFVklDRT1tCkNPTkZJR19JUlFfQllQ QVNTX01BTkFHRVI9bQojIENPTkZJR19WSVJUX0RSSVZFUlMgaXMgbm90IHNldApDT05GSUdfVklS VElPPXkKQ09ORklHX1ZJUlRJT19NRU5VPXkKQ09ORklHX1ZJUlRJT19QQ0k9eQpDT05GSUdfVklS VElPX1BDSV9MRUdBQ1k9eQojIENPTkZJR19WSVJUSU9fUE1FTSBpcyBub3Qgc2V0CkNPTkZJR19W SVJUSU9fQkFMTE9PTj15CkNPTkZJR19WSVJUSU9fSU5QVVQ9bQojIENPTkZJR19WSVJUSU9fTU1J TyBpcyBub3Qgc2V0CiMgQ09ORklHX1ZEUEEgaXMgbm90IHNldApDT05GSUdfVkhPU1RfSU9UTEI9 bQpDT05GSUdfVkhPU1RfRFBOPXkKQ09ORklHX1ZIT1NUPW0KQ09ORklHX1ZIT1NUX01FTlU9eQpD T05GSUdfVkhPU1RfTkVUPW0KIyBDT05GSUdfVkhPU1RfU0NTSSBpcyBub3Qgc2V0CkNPTkZJR19W SE9TVF9WU09DSz1tCiMgQ09ORklHX1ZIT1NUX0NST1NTX0VORElBTl9MRUdBQ1kgaXMgbm90IHNl dAoKIwojIE1pY3Jvc29mdCBIeXBlci1WIGd1ZXN0IHN1cHBvcnQKIwpDT05GSUdfSFlQRVJWPW0K Q09ORklHX0hZUEVSVl9USU1FUj15CkNPTkZJR19IWVBFUlZfVVRJTFM9bQpDT05GSUdfSFlQRVJW X0JBTExPT049bQojIGVuZCBvZiBNaWNyb3NvZnQgSHlwZXItViBndWVzdCBzdXBwb3J0CgojCiMg WGVuIGRyaXZlciBzdXBwb3J0CiMKQ09ORklHX1hFTl9CQUxMT09OPXkKIyBDT05GSUdfWEVOX0JB TExPT05fTUVNT1JZX0hPVFBMVUcgaXMgbm90IHNldApDT05GSUdfWEVOX1NDUlVCX1BBR0VTX0RF RkFVTFQ9eQpDT05GSUdfWEVOX0RFVl9FVlRDSE49bQojIENPTkZJR19YRU5fQkFDS0VORCBpcyBu b3Qgc2V0CkNPTkZJR19YRU5GUz1tCkNPTkZJR19YRU5fQ09NUEFUX1hFTkZTPXkKQ09ORklHX1hF Tl9TWVNfSFlQRVJWSVNPUj15CkNPTkZJR19YRU5fWEVOQlVTX0ZST05URU5EPXkKIyBDT05GSUdf WEVOX0dOVERFViBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9HUkFOVF9ERVZfQUxMT0MgaXMgbm90 IHNldAojIENPTkZJR19YRU5fR1JBTlRfRE1BX0FMTE9DIGlzIG5vdCBzZXQKQ09ORklHX1NXSU9U TEJfWEVOPXkKIyBDT05GSUdfWEVOX1BWQ0FMTFNfRlJPTlRFTkQgaXMgbm90IHNldApDT05GSUdf WEVOX1BSSVZDTUQ9bQpDT05GSUdfWEVOX0hBVkVfUFZNTVU9eQpDT05GSUdfWEVOX0VGST15CkNP TkZJR19YRU5fQVVUT19YTEFURT15CkNPTkZJR19YRU5fQUNQST15CkNPTkZJR19YRU5fSEFWRV9W UE1VPXkKIyBlbmQgb2YgWGVuIGRyaXZlciBzdXBwb3J0CgojIENPTkZJR19HUkVZQlVTIGlzIG5v dCBzZXQKQ09ORklHX1NUQUdJTkc9eQojIENPTkZJR19QUklTTTJfVVNCIGlzIG5vdCBzZXQKIyBD T05GSUdfQ09NRURJIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRMODE5MlUgaXMgbm90IHNldApDT05G SUdfUlRMTElCPW0KQ09ORklHX1JUTExJQl9DUllQVE9fQ0NNUD1tCkNPTkZJR19SVExMSUJfQ1JZ UFRPX1RLSVA9bQpDT05GSUdfUlRMTElCX0NSWVBUT19XRVA9bQpDT05GSUdfUlRMODE5MkU9bQoj IENPTkZJR19SVEw4NzIzQlMgaXMgbm90IHNldApDT05GSUdfUjg3MTJVPW0KIyBDT05GSUdfUjgx ODhFVSBpcyBub3Qgc2V0CiMgQ09ORklHX1JUUzUyMDggaXMgbm90IHNldAojIENPTkZJR19WVDY2 NTUgaXMgbm90IHNldAojIENPTkZJR19WVDY2NTYgaXMgbm90IHNldAoKIwojIElJTyBzdGFnaW5n IGRyaXZlcnMKIwoKIwojIEFjY2VsZXJvbWV0ZXJzCiMKIyBDT05GSUdfQURJUzE2MjAzIGlzIG5v dCBzZXQKIyBDT05GSUdfQURJUzE2MjQwIGlzIG5vdCBzZXQKIyBlbmQgb2YgQWNjZWxlcm9tZXRl cnMKCiMKIyBBbmFsb2cgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCiMKIyBDT05GSUdfQUQ3ODE2IGlz IG5vdCBzZXQKIyBDT05GSUdfQUQ3MjgwIGlzIG5vdCBzZXQKIyBlbmQgb2YgQW5hbG9nIHRvIGRp Z2l0YWwgY29udmVydGVycwoKIwojIEFuYWxvZyBkaWdpdGFsIGJpLWRpcmVjdGlvbiBjb252ZXJ0 ZXJzCiMKIyBDT05GSUdfQURUNzMxNiBpcyBub3Qgc2V0CiMgZW5kIG9mIEFuYWxvZyBkaWdpdGFs IGJpLWRpcmVjdGlvbiBjb252ZXJ0ZXJzCgojCiMgQ2FwYWNpdGFuY2UgdG8gZGlnaXRhbCBjb252 ZXJ0ZXJzCiMKIyBDT05GSUdfQUQ3MTUwIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3NzQ2IGlzIG5v dCBzZXQKIyBlbmQgb2YgQ2FwYWNpdGFuY2UgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCgojCiMgRGly ZWN0IERpZ2l0YWwgU3ludGhlc2lzCiMKIyBDT05GSUdfQUQ5ODMyIGlzIG5vdCBzZXQKIyBDT05G SUdfQUQ5ODM0IGlzIG5vdCBzZXQKIyBlbmQgb2YgRGlyZWN0IERpZ2l0YWwgU3ludGhlc2lzCgoj CiMgTmV0d29yayBBbmFseXplciwgSW1wZWRhbmNlIENvbnZlcnRlcnMKIwojIENPTkZJR19BRDU5 MzMgaXMgbm90IHNldAojIGVuZCBvZiBOZXR3b3JrIEFuYWx5emVyLCBJbXBlZGFuY2UgQ29udmVy dGVycwoKIwojIEFjdGl2ZSBlbmVyZ3kgbWV0ZXJpbmcgSUMKIwojIENPTkZJR19BREU3ODU0IGlz IG5vdCBzZXQKIyBlbmQgb2YgQWN0aXZlIGVuZXJneSBtZXRlcmluZyBJQwoKIwojIFJlc29sdmVy IHRvIGRpZ2l0YWwgY29udmVydGVycwojCiMgQ09ORklHX0FEMlMxMjEwIGlzIG5vdCBzZXQKIyBl bmQgb2YgUmVzb2x2ZXIgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCiMgZW5kIG9mIElJTyBzdGFnaW5n IGRyaXZlcnMKCiMgQ09ORklHX0ZCX1NNNzUwIGlzIG5vdCBzZXQKCiMKIyBTcGVha3VwIGNvbnNv bGUgc3BlZWNoCiMKIyBDT05GSUdfU1BFQUtVUCBpcyBub3Qgc2V0CiMgZW5kIG9mIFNwZWFrdXAg Y29uc29sZSBzcGVlY2gKCiMgQ09ORklHX1NUQUdJTkdfTUVESUEgaXMgbm90IHNldAoKIwojIEFu ZHJvaWQKIwojIGVuZCBvZiBBbmRyb2lkCgojIENPTkZJR19MVEVfR0RNNzI0WCBpcyBub3Qgc2V0 CkNPTkZJR19GSVJFV0lSRV9TRVJJQUw9bQpDT05GSUdfRldUVFlfTUFYX1RPVEFMX1BPUlRTPTY0 CkNPTkZJR19GV1RUWV9NQVhfQ0FSRF9QT1JUUz0zMgojIENPTkZJR19HU19GUEdBQk9PVCBpcyBu b3Qgc2V0CiMgQ09ORklHX1VOSVNZU1NQQVIgaXMgbm90IHNldAojIENPTkZJR19GQl9URlQgaXMg bm90IHNldAojIENPTkZJR19XSUxDMTAwMF9TRElPIGlzIG5vdCBzZXQKIyBDT05GSUdfV0lMQzEw MDBfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfS1M3MDEwIGlzIG5vdCBzZXQKIyBDT05GSUdfUEk0 MzMgaXMgbm90IHNldAoKIwojIEdhc2tldCBkZXZpY2VzCiMKIyBDT05GSUdfU1RBR0lOR19HQVNL RVRfRlJBTUVXT1JLIGlzIG5vdCBzZXQKIyBlbmQgb2YgR2Fza2V0IGRldmljZXMKCiMgQ09ORklH X0ZJRUxEQlVTX0RFViBpcyBub3Qgc2V0CiMgQ09ORklHX0tQQzIwMDAgaXMgbm90IHNldApDT05G SUdfUUxHRT1tCiMgQ09ORklHX1dGWCBpcyBub3Qgc2V0CkNPTkZJR19YODZfUExBVEZPUk1fREVW SUNFUz15CkNPTkZJR19BQ1BJX1dNST1tCkNPTkZJR19XTUlfQk1PRj1tCiMgQ09ORklHX0FMSUVO V0FSRV9XTUkgaXMgbm90IHNldAojIENPTkZJR19IVUFXRUlfV01JIGlzIG5vdCBzZXQKQ09ORklH X0lOVEVMX1dNSV9USFVOREVSQk9MVD1tCkNPTkZJR19NWE1fV01JPW0KIyBDT05GSUdfUEVBUV9X TUkgaXMgbm90IHNldAojIENPTkZJR19YSUFPTUlfV01JIGlzIG5vdCBzZXQKQ09ORklHX0FDRVJI REY9bQojIENPTkZJR19BQ0VSX1dJUkVMRVNTIGlzIG5vdCBzZXQKQ09ORklHX0FDRVJfV01JPW0K Q09ORklHX0FQUExFX0dNVVg9bQpDT05GSUdfQVNVU19MQVBUT1A9bQojIENPTkZJR19BU1VTX1dJ UkVMRVNTIGlzIG5vdCBzZXQKQ09ORklHX0FTVVNfV01JPW0KQ09ORklHX0FTVVNfTkJfV01JPW0K Q09ORklHX0VFRVBDX0xBUFRPUD1tCkNPTkZJR19FRUVQQ19XTUk9bQpDT05GSUdfRENEQkFTPW0K Q09ORklHX0RFTExfU01CSU9TPW0KQ09ORklHX0RFTExfU01CSU9TX1dNST15CkNPTkZJR19ERUxM X1NNQklPU19TTU09eQpDT05GSUdfREVMTF9MQVBUT1A9bQpDT05GSUdfREVMTF9SQlROPW0KQ09O RklHX0RFTExfUkJVPW0KQ09ORklHX0RFTExfU01PODgwMD1tCkNPTkZJR19ERUxMX1dNST1tCkNP TkZJR19ERUxMX1dNSV9ERVNDUklQVE9SPW0KQ09ORklHX0RFTExfV01JX0FJTz1tCiMgQ09ORklH X0RFTExfV01JX0xFRCBpcyBub3Qgc2V0CkNPTkZJR19BTUlMT19SRktJTEw9bQpDT05GSUdfRlVK SVRTVV9MQVBUT1A9bQpDT05GSUdfRlVKSVRTVV9UQUJMRVQ9bQojIENPTkZJR19HUERfUE9DS0VU X0ZBTiBpcyBub3Qgc2V0CkNPTkZJR19IUF9BQ0NFTD1tCkNPTkZJR19IUF9XSVJFTEVTUz1tCkNP TkZJR19IUF9XTUk9bQojIENPTkZJR19JQk1fUlRMIGlzIG5vdCBzZXQKQ09ORklHX0lERUFQQURf TEFQVE9QPW0KQ09ORklHX1NFTlNPUlNfSERBUFM9bQpDT05GSUdfVEhJTktQQURfQUNQST1tCkNP TkZJR19USElOS1BBRF9BQ1BJX0FMU0FfU1VQUE9SVD15CiMgQ09ORklHX1RISU5LUEFEX0FDUElf REVCVUdGQUNJTElUSUVTIGlzIG5vdCBzZXQKIyBDT05GSUdfVEhJTktQQURfQUNQSV9ERUJVRyBp cyBub3Qgc2V0CiMgQ09ORklHX1RISU5LUEFEX0FDUElfVU5TQUZFX0xFRFMgaXMgbm90IHNldApD T05GSUdfVEhJTktQQURfQUNQSV9WSURFTz15CkNPTkZJR19USElOS1BBRF9BQ1BJX0hPVEtFWV9Q T0xMPXkKIyBDT05GSUdfSU5URUxfQVRPTUlTUDJfUE0gaXMgbm90IHNldApDT05GSUdfSU5URUxf SElEX0VWRU5UPW0KIyBDT05GSUdfSU5URUxfSU5UMDAwMl9WR1BJTyBpcyBub3Qgc2V0CiMgQ09O RklHX0lOVEVMX01FTkxPVyBpcyBub3Qgc2V0CkNPTkZJR19JTlRFTF9PQUtUUkFJTD1tCkNPTkZJ R19JTlRFTF9WQlROPW0KIyBDT05GSUdfU1VSRkFDRTNfV01JIGlzIG5vdCBzZXQKIyBDT05GSUdf U1VSRkFDRV8zX1BPV0VSX09QUkVHSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfU1VSRkFDRV9QUk8z X0JVVFRPTiBpcyBub3Qgc2V0CkNPTkZJR19NU0lfTEFQVE9QPW0KQ09ORklHX01TSV9XTUk9bQoj IENPTkZJR19QQ0VOR0lORVNfQVBVMiBpcyBub3Qgc2V0CkNPTkZJR19TQU1TVU5HX0xBUFRPUD1t CkNPTkZJR19TQU1TVU5HX1ExMD1tCkNPTkZJR19BQ1BJX1RPU0hJQkE9bQpDT05GSUdfVE9TSElC QV9CVF9SRktJTEw9bQojIENPTkZJR19UT1NISUJBX0hBUFMgaXMgbm90IHNldAojIENPTkZJR19U T1NISUJBX1dNSSBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJX0NNUEM9bQpDT05GSUdfQ09NUEFMX0xB UFRPUD1tCiMgQ09ORklHX0xHX0xBUFRPUCBpcyBub3Qgc2V0CkNPTkZJR19QQU5BU09OSUNfTEFQ VE9QPW0KQ09ORklHX1NPTllfTEFQVE9QPW0KQ09ORklHX1NPTllQSV9DT01QQVQ9eQojIENPTkZJ R19TWVNURU03Nl9BQ1BJIGlzIG5vdCBzZXQKQ09ORklHX1RPUFNUQVJfTEFQVE9QPW0KIyBDT05G SUdfSTJDX01VTFRJX0lOU1RBTlRJQVRFIGlzIG5vdCBzZXQKIyBDT05GSUdfTUxYX1BMQVRGT1JN IGlzIG5vdCBzZXQKQ09ORklHX0lOVEVMX0lQUz1tCiMgQ09ORklHX0lOVEVMX1JTVCBpcyBub3Qg c2V0CiMgQ09ORklHX0lOVEVMX1NNQVJUQ09OTkVDVCBpcyBub3Qgc2V0CgojCiMgSW50ZWwgU3Bl ZWQgU2VsZWN0IFRlY2hub2xvZ3kgaW50ZXJmYWNlIHN1cHBvcnQKIwojIENPTkZJR19JTlRFTF9T UEVFRF9TRUxFQ1RfSU5URVJGQUNFIGlzIG5vdCBzZXQKIyBlbmQgb2YgSW50ZWwgU3BlZWQgU2Vs ZWN0IFRlY2hub2xvZ3kgaW50ZXJmYWNlIHN1cHBvcnQKCiMgQ09ORklHX0lOVEVMX1RVUkJPX01B WF8zIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5URUxfVU5DT1JFX0ZSRVFfQ09OVFJPTCBpcyBub3Qg c2V0CkNPTkZJR19JTlRFTF9QTUNfQ09SRT1tCiMgQ09ORklHX0lOVEVMX1BNQ19JUEMgaXMgbm90 IHNldAojIENPTkZJR19JTlRFTF9QVU5JVF9JUEMgaXMgbm90IHNldApDT05GSUdfUE1DX0FUT009 eQojIENPTkZJR19NRkRfQ1JPU19FQyBpcyBub3Qgc2V0CiMgQ09ORklHX0NIUk9NRV9QTEFURk9S TVMgaXMgbm90IHNldAojIENPTkZJR19NRUxMQU5PWF9QTEFURk9STSBpcyBub3Qgc2V0CkNPTkZJ R19DTEtERVZfTE9PS1VQPXkKQ09ORklHX0hBVkVfQ0xLX1BSRVBBUkU9eQpDT05GSUdfQ09NTU9O X0NMSz15CgojCiMgQ29tbW9uIENsb2NrIEZyYW1ld29yawojCiMgQ09ORklHX0NPTU1PTl9DTEtf TUFYOTQ4NSBpcyBub3Qgc2V0CiMgQ09ORklHX0NPTU1PTl9DTEtfU0k1MzQxIGlzIG5vdCBzZXQK IyBDT05GSUdfQ09NTU9OX0NMS19TSTUzNTEgaXMgbm90IHNldAojIENPTkZJR19DT01NT05fQ0xL X1NJNTQ0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NMS19DRENFNzA2IGlzIG5vdCBzZXQK IyBDT05GSUdfQ09NTU9OX0NMS19DUzIwMDBfQ1AgaXMgbm90IHNldAojIENPTkZJR19DT01NT05f Q0xLX1BXTSBpcyBub3Qgc2V0CiMgZW5kIG9mIENvbW1vbiBDbG9jayBGcmFtZXdvcmsKCiMgQ09O RklHX0hXU1BJTkxPQ0sgaXMgbm90IHNldAoKIwojIENsb2NrIFNvdXJjZSBkcml2ZXJzCiMKQ09O RklHX0NMS0VWVF9JODI1Mz15CkNPTkZJR19JODI1M19MT0NLPXkKQ09ORklHX0NMS0JMRF9JODI1 Mz15CiMgZW5kIG9mIENsb2NrIFNvdXJjZSBkcml2ZXJzCgpDT05GSUdfTUFJTEJPWD15CkNPTkZJ R19QQ0M9eQojIENPTkZJR19BTFRFUkFfTUJPWCBpcyBub3Qgc2V0CkNPTkZJR19JT01NVV9JT1ZB PXkKQ09ORklHX0lPQVNJRD15CkNPTkZJR19JT01NVV9BUEk9eQpDT05GSUdfSU9NTVVfU1VQUE9S VD15CgojCiMgR2VuZXJpYyBJT01NVSBQYWdldGFibGUgU3VwcG9ydAojCiMgZW5kIG9mIEdlbmVy aWMgSU9NTVUgUGFnZXRhYmxlIFN1cHBvcnQKCiMgQ09ORklHX0lPTU1VX0RFQlVHRlMgaXMgbm90 IHNldAojIENPTkZJR19JT01NVV9ERUZBVUxUX1BBU1NUSFJPVUdIIGlzIG5vdCBzZXQKQ09ORklH X0lPTU1VX0RNQT15CkNPTkZJR19BTURfSU9NTVU9eQpDT05GSUdfQU1EX0lPTU1VX1YyPW0KQ09O RklHX0RNQVJfVEFCTEU9eQpDT05GSUdfSU5URUxfSU9NTVU9eQojIENPTkZJR19JTlRFTF9JT01N VV9TVk0gaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9JT01NVV9ERUZBVUxUX09OIGlzIG5vdCBz ZXQKQ09ORklHX0lOVEVMX0lPTU1VX0ZMT1BQWV9XQT15CiMgQ09ORklHX0lOVEVMX0lPTU1VX1ND QUxBQkxFX01PREVfREVGQVVMVF9PTiBpcyBub3Qgc2V0CkNPTkZJR19JUlFfUkVNQVA9eQpDT05G SUdfSFlQRVJWX0lPTU1VPXkKCiMKIyBSZW1vdGVwcm9jIGRyaXZlcnMKIwojIENPTkZJR19SRU1P VEVQUk9DIGlzIG5vdCBzZXQKIyBlbmQgb2YgUmVtb3RlcHJvYyBkcml2ZXJzCgojCiMgUnBtc2cg ZHJpdmVycwojCiMgQ09ORklHX1JQTVNHX1FDT01fR0xJTktfUlBNIGlzIG5vdCBzZXQKIyBDT05G SUdfUlBNU0dfVklSVElPIGlzIG5vdCBzZXQKIyBlbmQgb2YgUnBtc2cgZHJpdmVycwoKIyBDT05G SUdfU09VTkRXSVJFIGlzIG5vdCBzZXQKCiMKIyBTT0MgKFN5c3RlbSBPbiBDaGlwKSBzcGVjaWZp YyBEcml2ZXJzCiMKCiMKIyBBbWxvZ2ljIFNvQyBkcml2ZXJzCiMKIyBlbmQgb2YgQW1sb2dpYyBT b0MgZHJpdmVycwoKIwojIEFzcGVlZCBTb0MgZHJpdmVycwojCiMgZW5kIG9mIEFzcGVlZCBTb0Mg ZHJpdmVycwoKIwojIEJyb2FkY29tIFNvQyBkcml2ZXJzCiMKIyBlbmQgb2YgQnJvYWRjb20gU29D IGRyaXZlcnMKCiMKIyBOWFAvRnJlZXNjYWxlIFFvcklRIFNvQyBkcml2ZXJzCiMKIyBlbmQgb2Yg TlhQL0ZyZWVzY2FsZSBRb3JJUSBTb0MgZHJpdmVycwoKIwojIGkuTVggU29DIGRyaXZlcnMKIwoj IGVuZCBvZiBpLk1YIFNvQyBkcml2ZXJzCgojCiMgUXVhbGNvbW0gU29DIGRyaXZlcnMKIwojIGVu ZCBvZiBRdWFsY29tbSBTb0MgZHJpdmVycwoKIyBDT05GSUdfU09DX1RJIGlzIG5vdCBzZXQKCiMK IyBYaWxpbnggU29DIGRyaXZlcnMKIwojIENPTkZJR19YSUxJTlhfVkNVIGlzIG5vdCBzZXQKIyBl bmQgb2YgWGlsaW54IFNvQyBkcml2ZXJzCiMgZW5kIG9mIFNPQyAoU3lzdGVtIE9uIENoaXApIHNw ZWNpZmljIERyaXZlcnMKCkNPTkZJR19QTV9ERVZGUkVRPXkKCiMKIyBERVZGUkVRIEdvdmVybm9y cwojCkNPTkZJR19ERVZGUkVRX0dPVl9TSU1QTEVfT05ERU1BTkQ9bQojIENPTkZJR19ERVZGUkVR X0dPVl9QRVJGT1JNQU5DRSBpcyBub3Qgc2V0CiMgQ09ORklHX0RFVkZSRVFfR09WX1BPV0VSU0FW RSBpcyBub3Qgc2V0CiMgQ09ORklHX0RFVkZSRVFfR09WX1VTRVJTUEFDRSBpcyBub3Qgc2V0CiMg Q09ORklHX0RFVkZSRVFfR09WX1BBU1NJVkUgaXMgbm90IHNldAoKIwojIERFVkZSRVEgRHJpdmVy cwojCiMgQ09ORklHX1BNX0RFVkZSRVFfRVZFTlQgaXMgbm90IHNldAojIENPTkZJR19FWFRDT04g aXMgbm90IHNldAojIENPTkZJR19NRU1PUlkgaXMgbm90IHNldApDT05GSUdfSUlPPXkKQ09ORklH X0lJT19CVUZGRVI9eQpDT05GSUdfSUlPX0JVRkZFUl9DQj15CiMgQ09ORklHX0lJT19CVUZGRVJf SFdfQ09OU1VNRVIgaXMgbm90IHNldApDT05GSUdfSUlPX0tGSUZPX0JVRj15CkNPTkZJR19JSU9f VFJJR0dFUkVEX0JVRkZFUj1tCiMgQ09ORklHX0lJT19DT05GSUdGUyBpcyBub3Qgc2V0CkNPTkZJ R19JSU9fVFJJR0dFUj15CkNPTkZJR19JSU9fQ09OU1VNRVJTX1BFUl9UUklHR0VSPTIKIyBDT05G SUdfSUlPX1NXX0RFVklDRSBpcyBub3Qgc2V0CiMgQ09ORklHX0lJT19TV19UUklHR0VSIGlzIG5v dCBzZXQKCiMKIyBBY2NlbGVyb21ldGVycwojCiMgQ09ORklHX0FESVMxNjIwMSBpcyBub3Qgc2V0 CiMgQ09ORklHX0FESVMxNjIwOSBpcyBub3Qgc2V0CiMgQ09ORklHX0FEWEwzNDVfSTJDIGlzIG5v dCBzZXQKIyBDT05GSUdfQURYTDM0NV9TUEkgaXMgbm90IHNldAojIENPTkZJR19BRFhMMzcyX1NQ SSBpcyBub3Qgc2V0CiMgQ09ORklHX0FEWEwzNzJfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1B MTgwIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1BMjIwIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1BNDAw IGlzIG5vdCBzZXQKIyBDT05GSUdfQk1DMTUwX0FDQ0VMIGlzIG5vdCBzZXQKIyBDT05GSUdfREEy ODAgaXMgbm90IHNldAojIENPTkZJR19EQTMxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0RNQVJEMDkg aXMgbm90IHNldAojIENPTkZJR19ETUFSRDEwIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9TRU5TT1Jf QUNDRUxfM0Q9bQojIENPTkZJR19JSU9fU1RfQUNDRUxfM0FYSVMgaXMgbm90IHNldAojIENPTkZJ R19LWFNEOSBpcyBub3Qgc2V0CiMgQ09ORklHX0tYQ0pLMTAxMyBpcyBub3Qgc2V0CiMgQ09ORklH X01DMzIzMCBpcyBub3Qgc2V0CiMgQ09ORklHX01NQTc0NTVfSTJDIGlzIG5vdCBzZXQKIyBDT05G SUdfTU1BNzQ1NV9TUEkgaXMgbm90IHNldAojIENPTkZJR19NTUE3NjYwIGlzIG5vdCBzZXQKIyBD T05GSUdfTU1BODQ1MiBpcyBub3Qgc2V0CiMgQ09ORklHX01NQTk1NTEgaXMgbm90IHNldAojIENP TkZJR19NTUE5NTUzIGlzIG5vdCBzZXQKIyBDT05GSUdfTVhDNDAwNSBpcyBub3Qgc2V0CiMgQ09O RklHX01YQzYyNTUgaXMgbm90IHNldAojIENPTkZJR19TQ0EzMDAwIGlzIG5vdCBzZXQKIyBDT05G SUdfU1RLODMxMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NUSzhCQTUwIGlzIG5vdCBzZXQKIyBlbmQg b2YgQWNjZWxlcm9tZXRlcnMKCiMKIyBBbmFsb2cgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCiMKIyBD T05GSUdfQUQ3MDkxUjUgaXMgbm90IHNldAojIENPTkZJR19BRDcxMjQgaXMgbm90IHNldAojIENP TkZJR19BRDcxOTIgaXMgbm90IHNldAojIENPTkZJR19BRDcyNjYgaXMgbm90IHNldAojIENPTkZJ R19BRDcyOTEgaXMgbm90IHNldAojIENPTkZJR19BRDcyOTIgaXMgbm90IHNldAojIENPTkZJR19B RDcyOTggaXMgbm90IHNldAojIENPTkZJR19BRDc0NzYgaXMgbm90IHNldAojIENPTkZJR19BRDc2 MDZfSUZBQ0VfUEFSQUxMRUwgaXMgbm90IHNldAojIENPTkZJR19BRDc2MDZfSUZBQ0VfU1BJIGlz IG5vdCBzZXQKIyBDT05GSUdfQUQ3NzY2IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3NzY4XzEgaXMg bm90IHNldAojIENPTkZJR19BRDc3ODAgaXMgbm90IHNldAojIENPTkZJR19BRDc3OTEgaXMgbm90 IHNldAojIENPTkZJR19BRDc3OTMgaXMgbm90IHNldAojIENPTkZJR19BRDc4ODcgaXMgbm90IHNl dAojIENPTkZJR19BRDc5MjMgaXMgbm90IHNldAojIENPTkZJR19BRDc5NDkgaXMgbm90IHNldAoj IENPTkZJR19BRDc5OVggaXMgbm90IHNldAojIENPTkZJR19ISTg0MzUgaXMgbm90IHNldAojIENP TkZJR19IWDcxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOQTJYWF9BREMgaXMgbm90IHNldAojIENP TkZJR19MVEMyNDcxIGlzIG5vdCBzZXQKIyBDT05GSUdfTFRDMjQ4NSBpcyBub3Qgc2V0CiMgQ09O RklHX0xUQzI0OTYgaXMgbm90IHNldAojIENPTkZJR19MVEMyNDk3IGlzIG5vdCBzZXQKIyBDT05G SUdfTUFYMTAyNyBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDExMTAwIGlzIG5vdCBzZXQKIyBDT05G SUdfTUFYMTExOCBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDEzNjMgaXMgbm90IHNldAojIENPTkZJ R19NQVg5NjExIGlzIG5vdCBzZXQKIyBDT05GSUdfTUNQMzIwWCBpcyBub3Qgc2V0CiMgQ09ORklH X01DUDM0MjIgaXMgbm90IHNldAojIENPTkZJR19NQ1AzOTExIGlzIG5vdCBzZXQKIyBDT05GSUdf TkFVNzgwMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0FEQzA4MUMgaXMgbm90IHNldAojIENPTkZJ R19USV9BREMwODMyIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURDMDg0UzAyMSBpcyBub3Qgc2V0 CiMgQ09ORklHX1RJX0FEQzEyMTM4IGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURDMTA4UzEwMiBp cyBub3Qgc2V0CiMgQ09ORklHX1RJX0FEQzEyOFMwNTIgaXMgbm90IHNldAojIENPTkZJR19USV9B REMxNjFTNjI2IGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURTMTAxNSBpcyBub3Qgc2V0CiMgQ09O RklHX1RJX0FEUzc5NTAgaXMgbm90IHNldAojIENPTkZJR19USV9UTEM0NTQxIGlzIG5vdCBzZXQK IyBDT05GSUdfVklQRVJCT0FSRF9BREMgaXMgbm90IHNldAojIENPTkZJR19YSUxJTlhfWEFEQyBp cyBub3Qgc2V0CiMgZW5kIG9mIEFuYWxvZyB0byBkaWdpdGFsIGNvbnZlcnRlcnMKCiMKIyBBbmFs b2cgRnJvbnQgRW5kcwojCiMgZW5kIG9mIEFuYWxvZyBGcm9udCBFbmRzCgojCiMgQW1wbGlmaWVy cwojCiMgQ09ORklHX0FEODM2NiBpcyBub3Qgc2V0CiMgQ09ORklHX0hNQzQyNSBpcyBub3Qgc2V0 CiMgZW5kIG9mIEFtcGxpZmllcnMKCiMKIyBDaGVtaWNhbCBTZW5zb3JzCiMKIyBDT05GSUdfQVRM QVNfUEhfU0VOU09SIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1FNjgwIGlzIG5vdCBzZXQKIyBDT05G SUdfQ0NTODExIGlzIG5vdCBzZXQKIyBDT05GSUdfSUFRQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklH X1NFTlNJUklPTl9TR1AzMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NQUzMwIGlzIG5vdCBzZXQKIyBD T05GSUdfVlo4OVggaXMgbm90IHNldAojIGVuZCBvZiBDaGVtaWNhbCBTZW5zb3JzCgojCiMgSGlk IFNlbnNvciBJSU8gQ29tbW9uCiMKQ09ORklHX0hJRF9TRU5TT1JfSUlPX0NPTU1PTj1tCkNPTkZJ R19ISURfU0VOU09SX0lJT19UUklHR0VSPW0KIyBlbmQgb2YgSGlkIFNlbnNvciBJSU8gQ29tbW9u CgojCiMgU1NQIFNlbnNvciBDb21tb24KIwojIENPTkZJR19JSU9fU1NQX1NFTlNPUkhVQiBpcyBu b3Qgc2V0CiMgZW5kIG9mIFNTUCBTZW5zb3IgQ29tbW9uCgojCiMgRGlnaXRhbCB0byBhbmFsb2cg Y29udmVydGVycwojCiMgQ09ORklHX0FENTA2NCBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTM2MCBp cyBub3Qgc2V0CiMgQ09ORklHX0FENTM4MCBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTQyMSBpcyBu b3Qgc2V0CiMgQ09ORklHX0FENTQ0NiBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTQ0OSBpcyBub3Qg c2V0CiMgQ09ORklHX0FENTU5MlIgaXMgbm90IHNldAojIENPTkZJR19BRDU1OTNSIGlzIG5vdCBz ZXQKIyBDT05GSUdfQUQ1NTA0IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NjI0Ul9TUEkgaXMgbm90 IHNldAojIENPTkZJR19BRDU2ODZfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1Njk2X0kyQyBp cyBub3Qgc2V0CiMgQ09ORklHX0FENTc1NSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTc1OCBpcyBu b3Qgc2V0CiMgQ09ORklHX0FENTc2MSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENTc2NCBpcyBub3Qg c2V0CiMgQ09ORklHX0FENTc3MFIgaXMgbm90IHNldAojIENPTkZJR19BRDU3OTEgaXMgbm90IHNl dAojIENPTkZJR19BRDczMDMgaXMgbm90IHNldAojIENPTkZJR19BRDg4MDEgaXMgbm90IHNldAoj IENPTkZJR19EUzQ0MjQgaXMgbm90IHNldAojIENPTkZJR19MVEMxNjYwIGlzIG5vdCBzZXQKIyBD T05GSUdfTFRDMjYzMiBpcyBub3Qgc2V0CiMgQ09ORklHX002MjMzMiBpcyBub3Qgc2V0CiMgQ09O RklHX01BWDUxNyBpcyBub3Qgc2V0CiMgQ09ORklHX01DUDQ3MjUgaXMgbm90IHNldAojIENPTkZJ R19NQ1A0OTIyIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfREFDMDgyUzA4NSBpcyBub3Qgc2V0CiMg Q09ORklHX1RJX0RBQzU1NzEgaXMgbm90IHNldAojIENPTkZJR19USV9EQUM3MzExIGlzIG5vdCBz ZXQKIyBDT05GSUdfVElfREFDNzYxMiBpcyBub3Qgc2V0CiMgZW5kIG9mIERpZ2l0YWwgdG8gYW5h bG9nIGNvbnZlcnRlcnMKCiMKIyBJSU8gZHVtbXkgZHJpdmVyCiMKIyBlbmQgb2YgSUlPIGR1bW15 IGRyaXZlcgoKIwojIEZyZXF1ZW5jeSBTeW50aGVzaXplcnMgRERTL1BMTAojCgojCiMgQ2xvY2sg R2VuZXJhdG9yL0Rpc3RyaWJ1dGlvbgojCiMgQ09ORklHX0FEOTUyMyBpcyBub3Qgc2V0CiMgZW5k IG9mIENsb2NrIEdlbmVyYXRvci9EaXN0cmlidXRpb24KCiMKIyBQaGFzZS1Mb2NrZWQgTG9vcCAo UExMKSBmcmVxdWVuY3kgc3ludGhlc2l6ZXJzCiMKIyBDT05GSUdfQURGNDM1MCBpcyBub3Qgc2V0 CiMgQ09ORklHX0FERjQzNzEgaXMgbm90IHNldAojIGVuZCBvZiBQaGFzZS1Mb2NrZWQgTG9vcCAo UExMKSBmcmVxdWVuY3kgc3ludGhlc2l6ZXJzCiMgZW5kIG9mIEZyZXF1ZW5jeSBTeW50aGVzaXpl cnMgRERTL1BMTAoKIwojIERpZ2l0YWwgZ3lyb3Njb3BlIHNlbnNvcnMKIwojIENPTkZJR19BRElT MTYwODAgaXMgbm90IHNldAojIENPTkZJR19BRElTMTYxMzAgaXMgbm90IHNldAojIENPTkZJR19B RElTMTYxMzYgaXMgbm90IHNldAojIENPTkZJR19BRElTMTYyNjAgaXMgbm90IHNldAojIENPTkZJ R19BRFhSUzQ1MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JNRzE2MCBpcyBub3Qgc2V0CiMgQ09ORklH X0ZYQVMyMTAwMkMgaXMgbm90IHNldApDT05GSUdfSElEX1NFTlNPUl9HWVJPXzNEPW0KIyBDT05G SUdfTVBVMzA1MF9JMkMgaXMgbm90IHNldAojIENPTkZJR19JSU9fU1RfR1lST18zQVhJUyBpcyBu b3Qgc2V0CiMgQ09ORklHX0lURzMyMDAgaXMgbm90IHNldAojIGVuZCBvZiBEaWdpdGFsIGd5cm9z Y29wZSBzZW5zb3JzCgojCiMgSGVhbHRoIFNlbnNvcnMKIwoKIwojIEhlYXJ0IFJhdGUgTW9uaXRv cnMKIwojIENPTkZJR19BRkU0NDAzIGlzIG5vdCBzZXQKIyBDT05GSUdfQUZFNDQwNCBpcyBub3Qg c2V0CiMgQ09ORklHX01BWDMwMTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYMzAxMDIgaXMgbm90 IHNldAojIGVuZCBvZiBIZWFydCBSYXRlIE1vbml0b3JzCiMgZW5kIG9mIEhlYWx0aCBTZW5zb3Jz CgojCiMgSHVtaWRpdHkgc2Vuc29ycwojCiMgQ09ORklHX0FNMjMxNSBpcyBub3Qgc2V0CiMgQ09O RklHX0RIVDExIGlzIG5vdCBzZXQKIyBDT05GSUdfSERDMTAwWCBpcyBub3Qgc2V0CiMgQ09ORklH X0hJRF9TRU5TT1JfSFVNSURJVFkgaXMgbm90IHNldAojIENPTkZJR19IVFMyMjEgaXMgbm90IHNl dAojIENPTkZJR19IVFUyMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NJNzAwNSBpcyBub3Qgc2V0CiMg Q09ORklHX1NJNzAyMCBpcyBub3Qgc2V0CiMgZW5kIG9mIEh1bWlkaXR5IHNlbnNvcnMKCiMKIyBJ bmVydGlhbCBtZWFzdXJlbWVudCB1bml0cwojCiMgQ09ORklHX0FESVMxNjQwMCBpcyBub3Qgc2V0 CiMgQ09ORklHX0FESVMxNjQ2MCBpcyBub3Qgc2V0CiMgQ09ORklHX0FESVMxNjQ4MCBpcyBub3Qg c2V0CiMgQ09ORklHX0JNSTE2MF9JMkMgaXMgbm90IHNldAojIENPTkZJR19CTUkxNjBfU1BJIGlz IG5vdCBzZXQKIyBDT05GSUdfRlhPUzg3MDBfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfRlhPUzg3 MDBfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfS01YNjEgaXMgbm90IHNldAojIENPTkZJR19JTlZf TVBVNjA1MF9JMkMgaXMgbm90IHNldAojIENPTkZJR19JTlZfTVBVNjA1MF9TUEkgaXMgbm90IHNl dAojIENPTkZJR19JSU9fU1RfTFNNNkRTWCBpcyBub3Qgc2V0CiMgZW5kIG9mIEluZXJ0aWFsIG1l YXN1cmVtZW50IHVuaXRzCgojCiMgTGlnaHQgc2Vuc29ycwojCiMgQ09ORklHX0FDUElfQUxTIGlz IG5vdCBzZXQKIyBDT05GSUdfQURKRF9TMzExIGlzIG5vdCBzZXQKIyBDT05GSUdfQURVWDEwMjAg aXMgbm90IHNldAojIENPTkZJR19BTDMwMTAgaXMgbm90IHNldAojIENPTkZJR19BTDMzMjBBIGlz IG5vdCBzZXQKIyBDT05GSUdfQVBEUzkzMDAgaXMgbm90IHNldAojIENPTkZJR19BUERTOTk2MCBp cyBub3Qgc2V0CiMgQ09ORklHX0JIMTc1MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JIMTc4MCBpcyBu b3Qgc2V0CiMgQ09ORklHX0NNMzIxODEgaXMgbm90IHNldAojIENPTkZJR19DTTMyMzIgaXMgbm90 IHNldAojIENPTkZJR19DTTMzMjMgaXMgbm90IHNldAojIENPTkZJR19DTTM2NjUxIGlzIG5vdCBz ZXQKIyBDT05GSUdfR1AyQVAwMDIgaXMgbm90IHNldAojIENPTkZJR19HUDJBUDAyMEEwMEYgaXMg bm90IHNldAojIENPTkZJR19TRU5TT1JTX0lTTDI5MDE4IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VO U09SU19JU0wyOTAyOCBpcyBub3Qgc2V0CiMgQ09ORklHX0lTTDI5MTI1IGlzIG5vdCBzZXQKQ09O RklHX0hJRF9TRU5TT1JfQUxTPW0KQ09ORklHX0hJRF9TRU5TT1JfUFJPWD1tCiMgQ09ORklHX0pT QTEyMTIgaXMgbm90IHNldAojIENPTkZJR19SUFIwNTIxIGlzIG5vdCBzZXQKIyBDT05GSUdfTFRS NTAxIGlzIG5vdCBzZXQKIyBDT05GSUdfTFYwMTA0Q1MgaXMgbm90IHNldAojIENPTkZJR19NQVg0 NDAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDQ0MDA5IGlzIG5vdCBzZXQKIyBDT05GSUdfTk9B MTMwNSBpcyBub3Qgc2V0CiMgQ09ORklHX09QVDMwMDEgaXMgbm90IHNldAojIENPTkZJR19QQTEy MjAzMDAxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0kxMTMzIGlzIG5vdCBzZXQKIyBDT05GSUdfU0kx MTQ1IGlzIG5vdCBzZXQKIyBDT05GSUdfU1RLMzMxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NUX1VW SVMyNSBpcyBub3Qgc2V0CiMgQ09ORklHX1RDUzM0MTQgaXMgbm90IHNldAojIENPTkZJR19UQ1Mz NDcyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19UU0wyNTYzIGlzIG5vdCBzZXQKIyBDT05G SUdfVFNMMjU4MyBpcyBub3Qgc2V0CiMgQ09ORklHX1RTTDI3NzIgaXMgbm90IHNldAojIENPTkZJ R19UU0w0NTMxIGlzIG5vdCBzZXQKIyBDT05GSUdfVVM1MTgyRCBpcyBub3Qgc2V0CiMgQ09ORklH X1ZDTkw0MDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVkNOTDQwMzUgaXMgbm90IHNldAojIENPTkZJ R19WRU1MNjAzMCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZFTUw2MDcwIGlzIG5vdCBzZXQKIyBDT05G SUdfVkw2MTgwIGlzIG5vdCBzZXQKIyBDT05GSUdfWk9QVDIyMDEgaXMgbm90IHNldAojIGVuZCBv ZiBMaWdodCBzZW5zb3JzCgojCiMgTWFnbmV0b21ldGVyIHNlbnNvcnMKIwojIENPTkZJR19BSzg5 NzUgaXMgbm90IHNldAojIENPTkZJR19BSzA5OTExIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1DMTUw X01BR05fSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1DMTUwX01BR05fU1BJIGlzIG5vdCBzZXQK IyBDT05GSUdfTUFHMzExMCBpcyBub3Qgc2V0CkNPTkZJR19ISURfU0VOU09SX01BR05FVE9NRVRF Ul8zRD1tCiMgQ09ORklHX01NQzM1MjQwIGlzIG5vdCBzZXQKIyBDT05GSUdfSUlPX1NUX01BR05f M0FYSVMgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0hNQzU4NDNfSTJDIGlzIG5vdCBzZXQK IyBDT05GSUdfU0VOU09SU19ITUM1ODQzX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNf Uk0zMTAwX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfUk0zMTAwX1NQSSBpcyBub3Qg c2V0CiMgZW5kIG9mIE1hZ25ldG9tZXRlciBzZW5zb3JzCgojCiMgTXVsdGlwbGV4ZXJzCiMKIyBl bmQgb2YgTXVsdGlwbGV4ZXJzCgojCiMgSW5jbGlub21ldGVyIHNlbnNvcnMKIwpDT05GSUdfSElE X1NFTlNPUl9JTkNMSU5PTUVURVJfM0Q9bQpDT05GSUdfSElEX1NFTlNPUl9ERVZJQ0VfUk9UQVRJ T049bQojIGVuZCBvZiBJbmNsaW5vbWV0ZXIgc2Vuc29ycwoKIwojIFRyaWdnZXJzIC0gc3RhbmRh bG9uZQojCiMgQ09ORklHX0lJT19JTlRFUlJVUFRfVFJJR0dFUiBpcyBub3Qgc2V0CiMgQ09ORklH X0lJT19TWVNGU19UUklHR0VSIGlzIG5vdCBzZXQKIyBlbmQgb2YgVHJpZ2dlcnMgLSBzdGFuZGFs b25lCgojCiMgTGluZWFyIGFuZCBhbmd1bGFyIHBvc2l0aW9uIHNlbnNvcnMKIwojIGVuZCBvZiBM aW5lYXIgYW5kIGFuZ3VsYXIgcG9zaXRpb24gc2Vuc29ycwoKIwojIERpZ2l0YWwgcG90ZW50aW9t ZXRlcnMKIwojIENPTkZJR19BRDUyNzIgaXMgbm90IHNldAojIENPTkZJR19EUzE4MDMgaXMgbm90 IHNldAojIENPTkZJR19NQVg1NDMyIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYNTQ4MSBpcyBub3Qg c2V0CiMgQ09ORklHX01BWDU0ODcgaXMgbm90IHNldAojIENPTkZJR19NQ1A0MDE4IGlzIG5vdCBz ZXQKIyBDT05GSUdfTUNQNDEzMSBpcyBub3Qgc2V0CiMgQ09ORklHX01DUDQ1MzEgaXMgbm90IHNl dAojIENPTkZJR19NQ1A0MTAxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1RQTDAxMDIgaXMgbm90IHNl dAojIGVuZCBvZiBEaWdpdGFsIHBvdGVudGlvbWV0ZXJzCgojCiMgRGlnaXRhbCBwb3RlbnRpb3N0 YXRzCiMKIyBDT05GSUdfTE1QOTEwMDAgaXMgbm90IHNldAojIGVuZCBvZiBEaWdpdGFsIHBvdGVu dGlvc3RhdHMKCiMKIyBQcmVzc3VyZSBzZW5zb3JzCiMKIyBDT05GSUdfQUJQMDYwTUcgaXMgbm90 IHNldAojIENPTkZJR19CTVAyODAgaXMgbm90IHNldAojIENPTkZJR19ETEhMNjBEIGlzIG5vdCBz ZXQKIyBDT05GSUdfRFBTMzEwIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9TRU5TT1JfUFJFU1M9bQoj IENPTkZJR19IUDAzIGlzIG5vdCBzZXQKIyBDT05GSUdfSUNQMTAxMDAgaXMgbm90IHNldAojIENP TkZJR19NUEwxMTVfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfTVBMMTE1X1NQSSBpcyBub3Qgc2V0 CiMgQ09ORklHX01QTDMxMTUgaXMgbm90IHNldAojIENPTkZJR19NUzU2MTEgaXMgbm90IHNldAoj IENPTkZJR19NUzU2MzcgaXMgbm90IHNldAojIENPTkZJR19JSU9fU1RfUFJFU1MgaXMgbm90IHNl dAojIENPTkZJR19UNTQwMyBpcyBub3Qgc2V0CiMgQ09ORklHX0hQMjA2QyBpcyBub3Qgc2V0CiMg Q09ORklHX1pQQTIzMjYgaXMgbm90IHNldAojIGVuZCBvZiBQcmVzc3VyZSBzZW5zb3JzCgojCiMg TGlnaHRuaW5nIHNlbnNvcnMKIwojIENPTkZJR19BUzM5MzUgaXMgbm90IHNldAojIGVuZCBvZiBM aWdodG5pbmcgc2Vuc29ycwoKIwojIFByb3hpbWl0eSBhbmQgZGlzdGFuY2Ugc2Vuc29ycwojCiMg Q09ORklHX0lTTDI5NTAxIGlzIG5vdCBzZXQKIyBDT05GSUdfTElEQVJfTElURV9WMiBpcyBub3Qg c2V0CiMgQ09ORklHX01CMTIzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1BJTkcgaXMgbm90IHNldAoj IENPTkZJR19SRkQ3NzQwMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NSRjA0IGlzIG5vdCBzZXQKIyBD T05GSUdfU1g5NTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfU1JGMDggaXMgbm90IHNldAojIENPTkZJ R19WTDUzTDBYX0kyQyBpcyBub3Qgc2V0CiMgZW5kIG9mIFByb3hpbWl0eSBhbmQgZGlzdGFuY2Ug c2Vuc29ycwoKIwojIFJlc29sdmVyIHRvIGRpZ2l0YWwgY29udmVydGVycwojCiMgQ09ORklHX0FE MlM5MCBpcyBub3Qgc2V0CiMgQ09ORklHX0FEMlMxMjAwIGlzIG5vdCBzZXQKIyBlbmQgb2YgUmVz b2x2ZXIgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCgojCiMgVGVtcGVyYXR1cmUgc2Vuc29ycwojCiMg Q09ORklHX0xUQzI5ODMgaXMgbm90IHNldAojIENPTkZJR19NQVhJTV9USEVSTU9DT1VQTEUgaXMg bm90IHNldAojIENPTkZJR19ISURfU0VOU09SX1RFTVAgaXMgbm90IHNldAojIENPTkZJR19NTFg5 MDYxNCBpcyBub3Qgc2V0CiMgQ09ORklHX01MWDkwNjMyIGlzIG5vdCBzZXQKIyBDT05GSUdfVE1Q MDA2IGlzIG5vdCBzZXQKIyBDT05GSUdfVE1QMDA3IGlzIG5vdCBzZXQKIyBDT05GSUdfVFNZUzAx IGlzIG5vdCBzZXQKIyBDT05GSUdfVFNZUzAyRCBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDMxODU2 IGlzIG5vdCBzZXQKIyBlbmQgb2YgVGVtcGVyYXR1cmUgc2Vuc29ycwoKQ09ORklHX05UQj1tCiMg Q09ORklHX05UQl9NU0kgaXMgbm90IHNldApDT05GSUdfTlRCX0FNRD1tCiMgQ09ORklHX05UQl9J RFQgaXMgbm90IHNldAojIENPTkZJR19OVEJfSU5URUwgaXMgbm90IHNldAojIENPTkZJR19OVEJf U1dJVENIVEVDIGlzIG5vdCBzZXQKIyBDT05GSUdfTlRCX1BJTkdQT05HIGlzIG5vdCBzZXQKIyBD T05GSUdfTlRCX1RPT0wgaXMgbm90IHNldApDT05GSUdfTlRCX1BFUkY9bQpDT05GSUdfTlRCX1RS QU5TUE9SVD1tCiMgQ09ORklHX1ZNRV9CVVMgaXMgbm90IHNldApDT05GSUdfUFdNPXkKQ09ORklH X1BXTV9TWVNGUz15CiMgQ09ORklHX1BXTV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX1BXTV9M UFNTX1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX1BXTV9MUFNTX1BMQVRGT1JNIGlzIG5vdCBzZXQK IyBDT05GSUdfUFdNX1BDQTk2ODUgaXMgbm90IHNldAoKIwojIElSUSBjaGlwIHN1cHBvcnQKIwoj IGVuZCBvZiBJUlEgY2hpcCBzdXBwb3J0CgojIENPTkZJR19JUEFDS19CVVMgaXMgbm90IHNldAoj IENPTkZJR19SRVNFVF9DT05UUk9MTEVSIGlzIG5vdCBzZXQKCiMKIyBQSFkgU3Vic3lzdGVtCiMK Q09ORklHX0dFTkVSSUNfUEhZPXkKIyBDT05GSUdfQkNNX0tPTkFfVVNCMl9QSFkgaXMgbm90IHNl dAojIENPTkZJR19QSFlfUFhBXzI4Tk1fSFNJQyBpcyBub3Qgc2V0CiMgQ09ORklHX1BIWV9QWEFf MjhOTV9VU0IyIGlzIG5vdCBzZXQKIyBDT05GSUdfUEhZX0NQQ0FQX1VTQiBpcyBub3Qgc2V0CiMg Q09ORklHX1BIWV9JTlRFTF9FTU1DIGlzIG5vdCBzZXQKIyBlbmQgb2YgUEhZIFN1YnN5c3RlbQoK Q09ORklHX1BPV0VSQ0FQPXkKQ09ORklHX0lOVEVMX1JBUExfQ09SRT1tCkNPTkZJR19JTlRFTF9S QVBMPW0KIyBDT05GSUdfSURMRV9JTkpFQ1QgaXMgbm90IHNldAojIENPTkZJR19NQ0IgaXMgbm90 IHNldAoKIwojIFBlcmZvcm1hbmNlIG1vbml0b3Igc3VwcG9ydAojCiMgZW5kIG9mIFBlcmZvcm1h bmNlIG1vbml0b3Igc3VwcG9ydAoKQ09ORklHX1JBUz15CiMgQ09ORklHX1JBU19DRUMgaXMgbm90 IHNldAojIENPTkZJR19VU0I0IGlzIG5vdCBzZXQKCiMKIyBBbmRyb2lkCiMKIyBDT05GSUdfQU5E Uk9JRCBpcyBub3Qgc2V0CiMgZW5kIG9mIEFuZHJvaWQKCkNPTkZJR19MSUJOVkRJTU09bQpDT05G SUdfQkxLX0RFVl9QTUVNPW0KQ09ORklHX05EX0JMSz1tCkNPTkZJR19ORF9DTEFJTT15CkNPTkZJ R19ORF9CVFQ9bQpDT05GSUdfQlRUPXkKQ09ORklHX05EX1BGTj1tCkNPTkZJR19OVkRJTU1fUEZO PXkKQ09ORklHX05WRElNTV9EQVg9eQpDT05GSUdfTlZESU1NX0tFWVM9eQpDT05GSUdfREFYX0RS SVZFUj15CkNPTkZJR19EQVg9eQpDT05GSUdfREVWX0RBWD1tCkNPTkZJR19ERVZfREFYX1BNRU09 bQpDT05GSUdfREVWX0RBWF9LTUVNPW0KQ09ORklHX0RFVl9EQVhfUE1FTV9DT01QQVQ9bQpDT05G SUdfTlZNRU09eQpDT05GSUdfTlZNRU1fU1lTRlM9eQoKIwojIEhXIHRyYWNpbmcgc3VwcG9ydAoj CiMgQ09ORklHX1NUTSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX1RIIGlzIG5vdCBzZXQKIyBl bmQgb2YgSFcgdHJhY2luZyBzdXBwb3J0CgojIENPTkZJR19GUEdBIGlzIG5vdCBzZXQKIyBDT05G SUdfVEVFIGlzIG5vdCBzZXQKQ09ORklHX1BNX09QUD15CiMgQ09ORklHX1VOSVNZU19WSVNPUkJV UyBpcyBub3Qgc2V0CiMgQ09ORklHX1NJT1ggaXMgbm90IHNldAojIENPTkZJR19TTElNQlVTIGlz IG5vdCBzZXQKIyBDT05GSUdfSU5URVJDT05ORUNUIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09VTlRF UiBpcyBub3Qgc2V0CiMgQ09ORklHX01PU1QgaXMgbm90IHNldAojIGVuZCBvZiBEZXZpY2UgRHJp dmVycwoKIwojIEZpbGUgc3lzdGVtcwojCkNPTkZJR19EQ0FDSEVfV09SRF9BQ0NFU1M9eQojIENP TkZJR19WQUxJREFURV9GU19QQVJTRVIgaXMgbm90IHNldApDT05GSUdfRlNfSU9NQVA9eQojIENP TkZJR19FWFQyX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfRVhUM19GUyBpcyBub3Qgc2V0CkNPTkZJ R19FWFQ0X0ZTPW0KQ09ORklHX0VYVDRfVVNFX0ZPUl9FWFQyPXkKQ09ORklHX0VYVDRfRlNfUE9T SVhfQUNMPXkKQ09ORklHX0VYVDRfRlNfU0VDVVJJVFk9eQojIENPTkZJR19FWFQ0X0RFQlVHIGlz IG5vdCBzZXQKQ09ORklHX0pCRDI9bQojIENPTkZJR19KQkQyX0RFQlVHIGlzIG5vdCBzZXQKQ09O RklHX0ZTX01CQ0FDSEU9bQojIENPTkZJR19SRUlTRVJGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklH X0pGU19GUyBpcyBub3Qgc2V0CkNPTkZJR19YRlNfRlM9bQpDT05GSUdfWEZTX1FVT1RBPXkKQ09O RklHX1hGU19QT1NJWF9BQ0w9eQpDT05GSUdfWEZTX1JUPXkKQ09ORklHX1hGU19PTkxJTkVfU0NS VUI9eQpDT05GSUdfWEZTX09OTElORV9SRVBBSVI9eQpDT05GSUdfWEZTX0RFQlVHPXkKQ09ORklH X1hGU19BU1NFUlRfRkFUQUw9eQpDT05GSUdfR0ZTMl9GUz1tCkNPTkZJR19HRlMyX0ZTX0xPQ0tJ TkdfRExNPXkKQ09ORklHX09DRlMyX0ZTPW0KQ09ORklHX09DRlMyX0ZTX08yQ0I9bQpDT05GSUdf T0NGUzJfRlNfVVNFUlNQQUNFX0NMVVNURVI9bQpDT05GSUdfT0NGUzJfRlNfU1RBVFM9eQpDT05G SUdfT0NGUzJfREVCVUdfTUFTS0xPRz15CiMgQ09ORklHX09DRlMyX0RFQlVHX0ZTIGlzIG5vdCBz ZXQKQ09ORklHX0JUUkZTX0ZTPW0KQ09ORklHX0JUUkZTX0ZTX1BPU0lYX0FDTD15CiMgQ09ORklH X0JUUkZTX0ZTX0NIRUNLX0lOVEVHUklUWSBpcyBub3Qgc2V0CiMgQ09ORklHX0JUUkZTX0ZTX1JV Tl9TQU5JVFlfVEVTVFMgaXMgbm90IHNldAojIENPTkZJR19CVFJGU19ERUJVRyBpcyBub3Qgc2V0 CiMgQ09ORklHX0JUUkZTX0FTU0VSVCBpcyBub3Qgc2V0CiMgQ09ORklHX0JUUkZTX0ZTX1JFRl9W RVJJRlkgaXMgbm90IHNldAojIENPTkZJR19OSUxGUzJfRlMgaXMgbm90IHNldApDT05GSUdfRjJG U19GUz1tCkNPTkZJR19GMkZTX1NUQVRfRlM9eQpDT05GSUdfRjJGU19GU19YQVRUUj15CkNPTkZJ R19GMkZTX0ZTX1BPU0lYX0FDTD15CkNPTkZJR19GMkZTX0ZTX1NFQ1VSSVRZPXkKIyBDT05GSUdf RjJGU19DSEVDS19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0YyRlNfSU9fVFJBQ0UgaXMgbm90IHNl dAojIENPTkZJR19GMkZTX0ZBVUxUX0lOSkVDVElPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0YyRlNf RlNfQ09NUFJFU1NJT04gaXMgbm90IHNldAojIENPTkZJR19aT05FRlNfRlMgaXMgbm90IHNldApD T05GSUdfRlNfREFYPXkKQ09ORklHX0ZTX0RBWF9QTUQ9eQpDT05GSUdfRlNfUE9TSVhfQUNMPXkK Q09ORklHX0VYUE9SVEZTPXkKQ09ORklHX0VYUE9SVEZTX0JMT0NLX09QUz15CkNPTkZJR19GSUxF X0xPQ0tJTkc9eQpDT05GSUdfTUFOREFUT1JZX0ZJTEVfTE9DS0lORz15CkNPTkZJR19GU19FTkNS WVBUSU9OPXkKQ09ORklHX0ZTX0VOQ1JZUFRJT05fQUxHUz1tCiMgQ09ORklHX0ZTX1ZFUklUWSBp cyBub3Qgc2V0CkNPTkZJR19GU05PVElGWT15CkNPTkZJR19ETk9USUZZPXkKQ09ORklHX0lOT1RJ RllfVVNFUj15CkNPTkZJR19GQU5PVElGWT15CkNPTkZJR19GQU5PVElGWV9BQ0NFU1NfUEVSTUlT U0lPTlM9eQpDT05GSUdfUVVPVEE9eQpDT05GSUdfUVVPVEFfTkVUTElOS19JTlRFUkZBQ0U9eQpD T05GSUdfUFJJTlRfUVVPVEFfV0FSTklORz15CiMgQ09ORklHX1FVT1RBX0RFQlVHIGlzIG5vdCBz ZXQKQ09ORklHX1FVT1RBX1RSRUU9eQojIENPTkZJR19RRk1UX1YxIGlzIG5vdCBzZXQKQ09ORklH X1FGTVRfVjI9eQpDT05GSUdfUVVPVEFDVEw9eQpDT05GSUdfUVVPVEFDVExfQ09NUEFUPXkKQ09O RklHX0FVVE9GUzRfRlM9eQpDT05GSUdfQVVUT0ZTX0ZTPXkKQ09ORklHX0ZVU0VfRlM9bQpDT05G SUdfQ1VTRT1tCiMgQ09ORklHX1ZJUlRJT19GUyBpcyBub3Qgc2V0CkNPTkZJR19PVkVSTEFZX0ZT PW0KIyBDT05GSUdfT1ZFUkxBWV9GU19SRURJUkVDVF9ESVIgaXMgbm90IHNldAojIENPTkZJR19P VkVSTEFZX0ZTX1JFRElSRUNUX0FMV0FZU19GT0xMT1cgaXMgbm90IHNldAojIENPTkZJR19PVkVS TEFZX0ZTX0lOREVYIGlzIG5vdCBzZXQKIyBDT05GSUdfT1ZFUkxBWV9GU19YSU5PX0FVVE8gaXMg bm90IHNldAojIENPTkZJR19PVkVSTEFZX0ZTX01FVEFDT1BZIGlzIG5vdCBzZXQKCiMKIyBDYWNo ZXMKIwpDT05GSUdfRlNDQUNIRT1tCkNPTkZJR19GU0NBQ0hFX1NUQVRTPXkKIyBDT05GSUdfRlND QUNIRV9ISVNUT0dSQU0gaXMgbm90IHNldAojIENPTkZJR19GU0NBQ0hFX0RFQlVHIGlzIG5vdCBz ZXQKIyBDT05GSUdfRlNDQUNIRV9PQkpFQ1RfTElTVCBpcyBub3Qgc2V0CkNPTkZJR19DQUNIRUZJ TEVTPW0KIyBDT05GSUdfQ0FDSEVGSUxFU19ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX0NBQ0hF RklMRVNfSElTVE9HUkFNIGlzIG5vdCBzZXQKIyBlbmQgb2YgQ2FjaGVzCgojCiMgQ0QtUk9NL0RW RCBGaWxlc3lzdGVtcwojCkNPTkZJR19JU085NjYwX0ZTPW0KQ09ORklHX0pPTElFVD15CkNPTkZJ R19aSVNPRlM9eQpDT05GSUdfVURGX0ZTPW0KIyBlbmQgb2YgQ0QtUk9NL0RWRCBGaWxlc3lzdGVt cwoKIwojIERPUy9GQVQvRVhGQVQvTlQgRmlsZXN5c3RlbXMKIwpDT05GSUdfRkFUX0ZTPW0KQ09O RklHX01TRE9TX0ZTPW0KQ09ORklHX1ZGQVRfRlM9bQpDT05GSUdfRkFUX0RFRkFVTFRfQ09ERVBB R0U9NDM3CkNPTkZJR19GQVRfREVGQVVMVF9JT0NIQVJTRVQ9ImFzY2lpIgojIENPTkZJR19GQVRf REVGQVVMVF9VVEY4IGlzIG5vdCBzZXQKIyBDT05GSUdfRVhGQVRfRlMgaXMgbm90IHNldAojIENP TkZJR19OVEZTX0ZTIGlzIG5vdCBzZXQKIyBlbmQgb2YgRE9TL0ZBVC9FWEZBVC9OVCBGaWxlc3lz dGVtcwoKIwojIFBzZXVkbyBmaWxlc3lzdGVtcwojCkNPTkZJR19QUk9DX0ZTPXkKQ09ORklHX1BS T0NfS0NPUkU9eQpDT05GSUdfUFJPQ19WTUNPUkU9eQojIENPTkZJR19QUk9DX1ZNQ09SRV9ERVZJ Q0VfRFVNUCBpcyBub3Qgc2V0CkNPTkZJR19QUk9DX1NZU0NUTD15CkNPTkZJR19QUk9DX1BBR0Vf TU9OSVRPUj15CkNPTkZJR19QUk9DX0NISUxEUkVOPXkKQ09ORklHX1BST0NfUElEX0FSQ0hfU1RB VFVTPXkKQ09ORklHX1BST0NfQ1BVX1JFU0NUUkw9eQpDT05GSUdfS0VSTkZTPXkKQ09ORklHX1NZ U0ZTPXkKQ09ORklHX1RNUEZTPXkKQ09ORklHX1RNUEZTX1BPU0lYX0FDTD15CkNPTkZJR19UTVBG U19YQVRUUj15CkNPTkZJR19IVUdFVExCRlM9eQpDT05GSUdfSFVHRVRMQl9QQUdFPXkKQ09ORklH X01FTUZEX0NSRUFURT15CkNPTkZJR19BUkNIX0hBU19HSUdBTlRJQ19QQUdFPXkKQ09ORklHX0NP TkZJR0ZTX0ZTPXkKQ09ORklHX0VGSVZBUl9GUz15CiMgZW5kIG9mIFBzZXVkbyBmaWxlc3lzdGVt cwoKQ09ORklHX01JU0NfRklMRVNZU1RFTVM9eQojIENPTkZJR19PUkFOR0VGU19GUyBpcyBub3Qg c2V0CiMgQ09ORklHX0FERlNfRlMgaXMgbm90IHNldAojIENPTkZJR19BRkZTX0ZTIGlzIG5vdCBz ZXQKIyBDT05GSUdfRUNSWVBUX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfSEZTX0ZTIGlzIG5vdCBz ZXQKIyBDT05GSUdfSEZTUExVU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0JFRlNfRlMgaXMgbm90 IHNldAojIENPTkZJR19CRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19FRlNfRlMgaXMgbm90IHNl dAojIENPTkZJR19KRkZTMl9GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VCSUZTX0ZTIGlzIG5vdCBz ZXQKQ09ORklHX0NSQU1GUz1tCkNPTkZJR19DUkFNRlNfQkxPQ0tERVY9eQojIENPTkZJR19DUkFN RlNfTVREIGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTPW0KQ09ORklHX1NRVUFTSEZTX0ZJTEVf Q0FDSEU9eQojIENPTkZJR19TUVVBU0hGU19GSUxFX0RJUkVDVCBpcyBub3Qgc2V0CkNPTkZJR19T UVVBU0hGU19ERUNPTVBfU0lOR0xFPXkKIyBDT05GSUdfU1FVQVNIRlNfREVDT01QX01VTFRJIGlz IG5vdCBzZXQKIyBDT05GSUdfU1FVQVNIRlNfREVDT01QX01VTFRJX1BFUkNQVSBpcyBub3Qgc2V0 CkNPTkZJR19TUVVBU0hGU19YQVRUUj15CkNPTkZJR19TUVVBU0hGU19aTElCPXkKIyBDT05GSUdf U1FVQVNIRlNfTFo0IGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTX0xaTz15CkNPTkZJR19TUVVB U0hGU19YWj15CiMgQ09ORklHX1NRVUFTSEZTX1pTVEQgaXMgbm90IHNldAojIENPTkZJR19TUVVB U0hGU180S19ERVZCTEtfU0laRSBpcyBub3Qgc2V0CiMgQ09ORklHX1NRVUFTSEZTX0VNQkVEREVE IGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTX0ZSQUdNRU5UX0NBQ0hFX1NJWkU9MwojIENPTkZJ R19WWEZTX0ZTIGlzIG5vdCBzZXQKQ09ORklHX01JTklYX0ZTPW0KIyBDT05GSUdfT01GU19GUyBp cyBub3Qgc2V0CiMgQ09ORklHX0hQRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19RTlg0RlNfRlMg aXMgbm90IHNldAojIENPTkZJR19RTlg2RlNfRlMgaXMgbm90IHNldAojIENPTkZJR19ST01GU19G UyBpcyBub3Qgc2V0CkNPTkZJR19QU1RPUkU9eQpDT05GSUdfUFNUT1JFX0RFRkxBVEVfQ09NUFJF U1M9eQojIENPTkZJR19QU1RPUkVfTFpPX0NPTVBSRVNTIGlzIG5vdCBzZXQKIyBDT05GSUdfUFNU T1JFX0xaNF9DT01QUkVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9SRV9MWjRIQ19DT01QUkVT UyBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9SRV84NDJfQ09NUFJFU1MgaXMgbm90IHNldAojIENP TkZJR19QU1RPUkVfWlNURF9DT01QUkVTUyBpcyBub3Qgc2V0CkNPTkZJR19QU1RPUkVfQ09NUFJF U1M9eQpDT05GSUdfUFNUT1JFX0RFRkxBVEVfQ09NUFJFU1NfREVGQVVMVD15CkNPTkZJR19QU1RP UkVfQ09NUFJFU1NfREVGQVVMVD0iZGVmbGF0ZSIKIyBDT05GSUdfUFNUT1JFX0NPTlNPTEUgaXMg bm90IHNldAojIENPTkZJR19QU1RPUkVfUE1TRyBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9SRV9G VFJBQ0UgaXMgbm90IHNldApDT05GSUdfUFNUT1JFX1JBTT1tCiMgQ09ORklHX1NZU1ZfRlMgaXMg bm90IHNldAojIENPTkZJR19VRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19FUk9GU19GUyBpcyBu b3Qgc2V0CkNPTkZJR19ORVRXT1JLX0ZJTEVTWVNURU1TPXkKQ09ORklHX05GU19GUz15CiMgQ09O RklHX05GU19WMiBpcyBub3Qgc2V0CkNPTkZJR19ORlNfVjM9eQpDT05GSUdfTkZTX1YzX0FDTD15 CkNPTkZJR19ORlNfVjQ9bQojIENPTkZJR19ORlNfU1dBUCBpcyBub3Qgc2V0CkNPTkZJR19ORlNf VjRfMT15CkNPTkZJR19ORlNfVjRfMj15CkNPTkZJR19QTkZTX0ZJTEVfTEFZT1VUPW0KQ09ORklH X1BORlNfQkxPQ0s9bQpDT05GSUdfUE5GU19GTEVYRklMRV9MQVlPVVQ9bQpDT05GSUdfTkZTX1Y0 XzFfSU1QTEVNRU5UQVRJT05fSURfRE9NQUlOPSJrZXJuZWwub3JnIgojIENPTkZJR19ORlNfVjRf MV9NSUdSQVRJT04gaXMgbm90IHNldApDT05GSUdfTkZTX1Y0X1NFQ1VSSVRZX0xBQkVMPXkKQ09O RklHX1JPT1RfTkZTPXkKIyBDT05GSUdfTkZTX1VTRV9MRUdBQ1lfRE5TIGlzIG5vdCBzZXQKQ09O RklHX05GU19VU0VfS0VSTkVMX0ROUz15CkNPTkZJR19ORlNfREVCVUc9eQpDT05GSUdfTkZTX0RJ U0FCTEVfVURQX1NVUFBPUlQ9eQpDT05GSUdfTkZTRD1tCkNPTkZJR19ORlNEX1YyX0FDTD15CkNP TkZJR19ORlNEX1YzPXkKQ09ORklHX05GU0RfVjNfQUNMPXkKQ09ORklHX05GU0RfVjQ9eQpDT05G SUdfTkZTRF9QTkZTPXkKIyBDT05GSUdfTkZTRF9CTE9DS0xBWU9VVCBpcyBub3Qgc2V0CkNPTkZJ R19ORlNEX1NDU0lMQVlPVVQ9eQojIENPTkZJR19ORlNEX0ZMRVhGSUxFTEFZT1VUIGlzIG5vdCBz ZXQKIyBDT05GSUdfTkZTRF9WNF8yX0lOVEVSX1NTQyBpcyBub3Qgc2V0CkNPTkZJR19ORlNEX1Y0 X1NFQ1VSSVRZX0xBQkVMPXkKQ09ORklHX0dSQUNFX1BFUklPRD15CkNPTkZJR19MT0NLRD15CkNP TkZJR19MT0NLRF9WND15CkNPTkZJR19ORlNfQUNMX1NVUFBPUlQ9eQpDT05GSUdfTkZTX0NPTU1P Tj15CkNPTkZJR19TVU5SUEM9eQpDT05GSUdfU1VOUlBDX0dTUz1tCkNPTkZJR19TVU5SUENfQkFD S0NIQU5ORUw9eQpDT05GSUdfUlBDU0VDX0dTU19LUkI1PW0KIyBDT05GSUdfU1VOUlBDX0RJU0FC TEVfSU5TRUNVUkVfRU5DVFlQRVMgaXMgbm90IHNldApDT05GSUdfU1VOUlBDX0RFQlVHPXkKQ09O RklHX1NVTlJQQ19YUFJUX1JETUE9bQpDT05GSUdfQ0VQSF9GUz1tCiMgQ09ORklHX0NFUEhfRlND QUNIRSBpcyBub3Qgc2V0CkNPTkZJR19DRVBIX0ZTX1BPU0lYX0FDTD15CiMgQ09ORklHX0NFUEhf RlNfU0VDVVJJVFlfTEFCRUwgaXMgbm90IHNldApDT05GSUdfQ0lGUz1tCiMgQ09ORklHX0NJRlNf U1RBVFMyIGlzIG5vdCBzZXQKQ09ORklHX0NJRlNfQUxMT1dfSU5TRUNVUkVfTEVHQUNZPXkKQ09O RklHX0NJRlNfV0VBS19QV19IQVNIPXkKQ09ORklHX0NJRlNfVVBDQUxMPXkKQ09ORklHX0NJRlNf WEFUVFI9eQpDT05GSUdfQ0lGU19QT1NJWD15CkNPTkZJR19DSUZTX0RFQlVHPXkKIyBDT05GSUdf Q0lGU19ERUJVRzIgaXMgbm90IHNldAojIENPTkZJR19DSUZTX0RFQlVHX0RVTVBfS0VZUyBpcyBu b3Qgc2V0CkNPTkZJR19DSUZTX0RGU19VUENBTEw9eQojIENPTkZJR19DSUZTX1NNQl9ESVJFQ1Qg aXMgbm90IHNldAojIENPTkZJR19DSUZTX0ZTQ0FDSEUgaXMgbm90IHNldAojIENPTkZJR19DT0RB X0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfQUZTX0ZTIGlzIG5vdCBzZXQKQ09ORklHXzlQX0ZTPXkK Q09ORklHXzlQX0ZTX1BPU0lYX0FDTD15CiMgQ09ORklHXzlQX0ZTX1NFQ1VSSVRZIGlzIG5vdCBz ZXQKQ09ORklHX05MUz15CkNPTkZJR19OTFNfREVGQVVMVD0idXRmOCIKQ09ORklHX05MU19DT0RF UEFHRV80Mzc9eQpDT05GSUdfTkxTX0NPREVQQUdFXzczNz1tCkNPTkZJR19OTFNfQ09ERVBBR0Vf Nzc1PW0KQ09ORklHX05MU19DT0RFUEFHRV84NTA9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg1Mj1t CkNPTkZJR19OTFNfQ09ERVBBR0VfODU1PW0KQ09ORklHX05MU19DT0RFUEFHRV84NTc9bQpDT05G SUdfTkxTX0NPREVQQUdFXzg2MD1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODYxPW0KQ09ORklHX05M U19DT0RFUEFHRV84NjI9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg2Mz1tCkNPTkZJR19OTFNfQ09E RVBBR0VfODY0PW0KQ09ORklHX05MU19DT0RFUEFHRV84NjU9bQpDT05GSUdfTkxTX0NPREVQQUdF Xzg2Nj1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODY5PW0KQ09ORklHX05MU19DT0RFUEFHRV85MzY9 bQpDT05GSUdfTkxTX0NPREVQQUdFXzk1MD1tCkNPTkZJR19OTFNfQ09ERVBBR0VfOTMyPW0KQ09O RklHX05MU19DT0RFUEFHRV85NDk9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg3ND1tCkNPTkZJR19O TFNfSVNPODg1OV84PW0KQ09ORklHX05MU19DT0RFUEFHRV8xMjUwPW0KQ09ORklHX05MU19DT0RF UEFHRV8xMjUxPW0KQ09ORklHX05MU19BU0NJST15CkNPTkZJR19OTFNfSVNPODg1OV8xPW0KQ09O RklHX05MU19JU084ODU5XzI9bQpDT05GSUdfTkxTX0lTTzg4NTlfMz1tCkNPTkZJR19OTFNfSVNP ODg1OV80PW0KQ09ORklHX05MU19JU084ODU5XzU9bQpDT05GSUdfTkxTX0lTTzg4NTlfNj1tCkNP TkZJR19OTFNfSVNPODg1OV83PW0KQ09ORklHX05MU19JU084ODU5Xzk9bQpDT05GSUdfTkxTX0lT Tzg4NTlfMTM9bQpDT05GSUdfTkxTX0lTTzg4NTlfMTQ9bQpDT05GSUdfTkxTX0lTTzg4NTlfMTU9 bQpDT05GSUdfTkxTX0tPSThfUj1tCkNPTkZJR19OTFNfS09JOF9VPW0KQ09ORklHX05MU19NQUNf Uk9NQU49bQpDT05GSUdfTkxTX01BQ19DRUxUSUM9bQpDT05GSUdfTkxTX01BQ19DRU5URVVSTz1t CkNPTkZJR19OTFNfTUFDX0NST0FUSUFOPW0KQ09ORklHX05MU19NQUNfQ1lSSUxMSUM9bQpDT05G SUdfTkxTX01BQ19HQUVMSUM9bQpDT05GSUdfTkxTX01BQ19HUkVFSz1tCkNPTkZJR19OTFNfTUFD X0lDRUxBTkQ9bQpDT05GSUdfTkxTX01BQ19JTlVJVD1tCkNPTkZJR19OTFNfTUFDX1JPTUFOSUFO PW0KQ09ORklHX05MU19NQUNfVFVSS0lTSD1tCkNPTkZJR19OTFNfVVRGOD1tCkNPTkZJR19ETE09 bQpDT05GSUdfRExNX0RFQlVHPXkKIyBDT05GSUdfVU5JQ09ERSBpcyBub3Qgc2V0CkNPTkZJR19J T19XUT15CiMgZW5kIG9mIEZpbGUgc3lzdGVtcwoKIwojIFNlY3VyaXR5IG9wdGlvbnMKIwpDT05G SUdfS0VZUz15CiMgQ09ORklHX0tFWVNfUkVRVUVTVF9DQUNIRSBpcyBub3Qgc2V0CkNPTkZJR19Q RVJTSVNURU5UX0tFWVJJTkdTPXkKQ09ORklHX0JJR19LRVlTPXkKQ09ORklHX1RSVVNURURfS0VZ Uz15CkNPTkZJR19FTkNSWVBURURfS0VZUz15CiMgQ09ORklHX0tFWV9ESF9PUEVSQVRJT05TIGlz IG5vdCBzZXQKIyBDT05GSUdfU0VDVVJJVFlfRE1FU0dfUkVTVFJJQ1QgaXMgbm90IHNldApDT05G SUdfU0VDVVJJVFk9eQpDT05GSUdfU0VDVVJJVFlGUz15CkNPTkZJR19TRUNVUklUWV9ORVRXT1JL PXkKQ09ORklHX1BBR0VfVEFCTEVfSVNPTEFUSU9OPXkKIyBDT05GSUdfU0VDVVJJVFlfSU5GSU5J QkFORCBpcyBub3Qgc2V0CkNPTkZJR19TRUNVUklUWV9ORVRXT1JLX1hGUk09eQpDT05GSUdfU0VD VVJJVFlfUEFUSD15CkNPTkZJR19JTlRFTF9UWFQ9eQpDT05GSUdfTFNNX01NQVBfTUlOX0FERFI9 NjU1MzUKQ09ORklHX0hBVkVfSEFSREVORURfVVNFUkNPUFlfQUxMT0NBVE9SPXkKQ09ORklHX0hB UkRFTkVEX1VTRVJDT1BZPXkKQ09ORklHX0hBUkRFTkVEX1VTRVJDT1BZX0ZBTExCQUNLPXkKIyBD T05GSUdfRk9SVElGWV9TT1VSQ0UgaXMgbm90IHNldAojIENPTkZJR19TVEFUSUNfVVNFUk1PREVI RUxQRVIgaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlfU0VMSU5VWD15CkNPTkZJR19TRUNVUklU WV9TRUxJTlVYX0JPT1RQQVJBTT15CiMgQ09ORklHX1NFQ1VSSVRZX1NFTElOVVhfRElTQUJMRSBp cyBub3Qgc2V0CkNPTkZJR19TRUNVUklUWV9TRUxJTlVYX0RFVkVMT1A9eQpDT05GSUdfU0VDVVJJ VFlfU0VMSU5VWF9BVkNfU1RBVFM9eQpDT05GSUdfU0VDVVJJVFlfU0VMSU5VWF9DSEVDS1JFUVBS T1RfVkFMVUU9MQpDT05GSUdfU0VDVVJJVFlfU0VMSU5VWF9TSURUQUJfSEFTSF9CSVRTPTkKQ09O RklHX1NFQ1VSSVRZX1NFTElOVVhfU0lEMlNUUl9DQUNIRV9TSVpFPTI1NgojIENPTkZJR19TRUNV UklUWV9TTUFDSyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFQ1VSSVRZX1RPTU9ZTyBpcyBub3Qgc2V0 CkNPTkZJR19TRUNVUklUWV9BUFBBUk1PUj15CkNPTkZJR19TRUNVUklUWV9BUFBBUk1PUl9IQVNI PXkKQ09ORklHX1NFQ1VSSVRZX0FQUEFSTU9SX0hBU0hfREVGQVVMVD15CiMgQ09ORklHX1NFQ1VS SVRZX0FQUEFSTU9SX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VDVVJJVFlfTE9BRFBJTiBp cyBub3Qgc2V0CkNPTkZJR19TRUNVUklUWV9ZQU1BPXkKIyBDT05GSUdfU0VDVVJJVFlfU0FGRVNF VElEIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VDVVJJVFlfTE9DS0RPV05fTFNNIGlzIG5vdCBzZXQK Q09ORklHX0lOVEVHUklUWT15CkNPTkZJR19JTlRFR1JJVFlfU0lHTkFUVVJFPXkKQ09ORklHX0lO VEVHUklUWV9BU1lNTUVUUklDX0tFWVM9eQpDT05GSUdfSU5URUdSSVRZX1RSVVNURURfS0VZUklO Rz15CiMgQ09ORklHX0lOVEVHUklUWV9QTEFURk9STV9LRVlSSU5HIGlzIG5vdCBzZXQKQ09ORklH X0lOVEVHUklUWV9BVURJVD15CkNPTkZJR19JTUE9eQpDT05GSUdfSU1BX01FQVNVUkVfUENSX0lE WD0xMApDT05GSUdfSU1BX0xTTV9SVUxFUz15CiMgQ09ORklHX0lNQV9URU1QTEFURSBpcyBub3Qg c2V0CkNPTkZJR19JTUFfTkdfVEVNUExBVEU9eQojIENPTkZJR19JTUFfU0lHX1RFTVBMQVRFIGlz IG5vdCBzZXQKQ09ORklHX0lNQV9ERUZBVUxUX1RFTVBMQVRFPSJpbWEtbmciCkNPTkZJR19JTUFf REVGQVVMVF9IQVNIX1NIQTE9eQojIENPTkZJR19JTUFfREVGQVVMVF9IQVNIX1NIQTI1NiBpcyBu b3Qgc2V0CkNPTkZJR19JTUFfREVGQVVMVF9IQVNIPSJzaGExIgojIENPTkZJR19JTUFfV1JJVEVf UE9MSUNZIGlzIG5vdCBzZXQKIyBDT05GSUdfSU1BX1JFQURfUE9MSUNZIGlzIG5vdCBzZXQKQ09O RklHX0lNQV9BUFBSQUlTRT15CiMgQ09ORklHX0lNQV9BUkNIX1BPTElDWSBpcyBub3Qgc2V0CiMg Q09ORklHX0lNQV9BUFBSQUlTRV9CVUlMRF9QT0xJQ1kgaXMgbm90IHNldApDT05GSUdfSU1BX0FQ UFJBSVNFX0JPT1RQQVJBTT15CiMgQ09ORklHX0lNQV9BUFBSQUlTRV9NT0RTSUcgaXMgbm90IHNl dApDT05GSUdfSU1BX1RSVVNURURfS0VZUklORz15CiMgQ09ORklHX0lNQV9CTEFDS0xJU1RfS0VZ UklORyBpcyBub3Qgc2V0CiMgQ09ORklHX0lNQV9MT0FEX1g1MDkgaXMgbm90IHNldApDT05GSUdf SU1BX01FQVNVUkVfQVNZTU1FVFJJQ19LRVlTPXkKQ09ORklHX0lNQV9RVUVVRV9FQVJMWV9CT09U X0tFWVM9eQojIENPTkZJR19JTUFfU0VDVVJFX0FORF9PUl9UUlVTVEVEX0JPT1QgaXMgbm90IHNl dApDT05GSUdfRVZNPXkKQ09ORklHX0VWTV9BVFRSX0ZTVVVJRD15CiMgQ09ORklHX0VWTV9BRERf WEFUVFJTIGlzIG5vdCBzZXQKIyBDT05GSUdfRVZNX0xPQURfWDUwOSBpcyBub3Qgc2V0CkNPTkZJ R19ERUZBVUxUX1NFQ1VSSVRZX1NFTElOVVg9eQojIENPTkZJR19ERUZBVUxUX1NFQ1VSSVRZX0FQ UEFSTU9SIGlzIG5vdCBzZXQKIyBDT05GSUdfREVGQVVMVF9TRUNVUklUWV9EQUMgaXMgbm90IHNl dApDT05GSUdfTFNNPSJsb2NrZG93bix5YW1hLGxvYWRwaW4sc2FmZXNldGlkLGludGVncml0eSxz ZWxpbnV4LHNtYWNrLHRvbW95byxhcHBhcm1vcixicGYiCgojCiMgS2VybmVsIGhhcmRlbmluZyBv cHRpb25zCiMKCiMKIyBNZW1vcnkgaW5pdGlhbGl6YXRpb24KIwpDT05GSUdfSU5JVF9TVEFDS19O T05FPXkKIyBDT05GSUdfSU5JVF9PTl9BTExPQ19ERUZBVUxUX09OIGlzIG5vdCBzZXQKIyBDT05G SUdfSU5JVF9PTl9GUkVFX0RFRkFVTFRfT04gaXMgbm90IHNldAojIGVuZCBvZiBNZW1vcnkgaW5p dGlhbGl6YXRpb24KIyBlbmQgb2YgS2VybmVsIGhhcmRlbmluZyBvcHRpb25zCiMgZW5kIG9mIFNl Y3VyaXR5IG9wdGlvbnMKCkNPTkZJR19YT1JfQkxPQ0tTPW0KQ09ORklHX0FTWU5DX0NPUkU9bQpD T05GSUdfQVNZTkNfTUVNQ1BZPW0KQ09ORklHX0FTWU5DX1hPUj1tCkNPTkZJR19BU1lOQ19QUT1t CkNPTkZJR19BU1lOQ19SQUlENl9SRUNPVj1tCkNPTkZJR19DUllQVE89eQoKIwojIENyeXB0byBj b3JlIG9yIGhlbHBlcgojCkNPTkZJR19DUllQVE9fQUxHQVBJPXkKQ09ORklHX0NSWVBUT19BTEdB UEkyPXkKQ09ORklHX0NSWVBUT19BRUFEPXkKQ09ORklHX0NSWVBUT19BRUFEMj15CkNPTkZJR19D UllQVE9fU0tDSVBIRVI9eQpDT05GSUdfQ1JZUFRPX1NLQ0lQSEVSMj15CkNPTkZJR19DUllQVE9f SEFTSD15CkNPTkZJR19DUllQVE9fSEFTSDI9eQpDT05GSUdfQ1JZUFRPX1JORz15CkNPTkZJR19D UllQVE9fUk5HMj15CkNPTkZJR19DUllQVE9fUk5HX0RFRkFVTFQ9eQpDT05GSUdfQ1JZUFRPX0FL Q0lQSEVSMj15CkNPTkZJR19DUllQVE9fQUtDSVBIRVI9eQpDT05GSUdfQ1JZUFRPX0tQUDI9eQpD T05GSUdfQ1JZUFRPX0tQUD1tCkNPTkZJR19DUllQVE9fQUNPTVAyPXkKQ09ORklHX0NSWVBUT19N QU5BR0VSPXkKQ09ORklHX0NSWVBUT19NQU5BR0VSMj15CkNPTkZJR19DUllQVE9fVVNFUj1tCkNP TkZJR19DUllQVE9fTUFOQUdFUl9ESVNBQkxFX1RFU1RTPXkKQ09ORklHX0NSWVBUT19HRjEyOE1V TD15CkNPTkZJR19DUllQVE9fTlVMTD15CkNPTkZJR19DUllQVE9fTlVMTDI9eQpDT05GSUdfQ1JZ UFRPX1BDUllQVD1tCkNPTkZJR19DUllQVE9fQ1JZUFREPW0KQ09ORklHX0NSWVBUT19BVVRIRU5D PW0KQ09ORklHX0NSWVBUT19URVNUPW0KQ09ORklHX0NSWVBUT19TSU1EPW0KQ09ORklHX0NSWVBU T19HTFVFX0hFTFBFUl9YODY9bQpDT05GSUdfQ1JZUFRPX0VOR0lORT1tCgojCiMgUHVibGljLWtl eSBjcnlwdG9ncmFwaHkKIwpDT05GSUdfQ1JZUFRPX1JTQT15CkNPTkZJR19DUllQVE9fREg9bQpD T05GSUdfQ1JZUFRPX0VDQz1tCkNPTkZJR19DUllQVE9fRUNESD1tCiMgQ09ORklHX0NSWVBUT19F Q1JEU0EgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQ1VSVkUyNTUxOSBpcyBub3Qgc2V0CiMg Q09ORklHX0NSWVBUT19DVVJWRTI1NTE5X1g4NiBpcyBub3Qgc2V0CgojCiMgQXV0aGVudGljYXRl ZCBFbmNyeXB0aW9uIHdpdGggQXNzb2NpYXRlZCBEYXRhCiMKQ09ORklHX0NSWVBUT19DQ009bQpD T05GSUdfQ1JZUFRPX0dDTT15CiMgQ09ORklHX0NSWVBUT19DSEFDSEEyMFBPTFkxMzA1IGlzIG5v dCBzZXQKIyBDT05GSUdfQ1JZUFRPX0FFR0lTMTI4IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRP X0FFR0lTMTI4X0FFU05JX1NTRTIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1NFUUlWPXkKQ09O RklHX0NSWVBUT19FQ0hBSU5JVj1tCgojCiMgQmxvY2sgbW9kZXMKIwpDT05GSUdfQ1JZUFRPX0NC Qz15CiMgQ09ORklHX0NSWVBUT19DRkIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0NUUj15CkNP TkZJR19DUllQVE9fQ1RTPW0KQ09ORklHX0NSWVBUT19FQ0I9eQpDT05GSUdfQ1JZUFRPX0xSVz1t CiMgQ09ORklHX0NSWVBUT19PRkIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1BDQkM9bQpDT05G SUdfQ1JZUFRPX1hUUz1tCiMgQ09ORklHX0NSWVBUT19LRVlXUkFQIGlzIG5vdCBzZXQKIyBDT05G SUdfQ1JZUFRPX05IUE9MWTEzMDVfU1NFMiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19OSFBP TFkxMzA1X0FWWDIgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQURJQU5UVU0gaXMgbm90IHNl dApDT05GSUdfQ1JZUFRPX0VTU0lWPW0KCiMKIyBIYXNoIG1vZGVzCiMKQ09ORklHX0NSWVBUT19D TUFDPW0KQ09ORklHX0NSWVBUT19ITUFDPXkKQ09ORklHX0NSWVBUT19YQ0JDPW0KQ09ORklHX0NS WVBUT19WTUFDPW0KCiMKIyBEaWdlc3QKIwpDT05GSUdfQ1JZUFRPX0NSQzMyQz15CkNPTkZJR19D UllQVE9fQ1JDMzJDX0lOVEVMPW0KQ09ORklHX0NSWVBUT19DUkMzMj1tCkNPTkZJR19DUllQVE9f Q1JDMzJfUENMTVVMPW0KQ09ORklHX0NSWVBUT19YWEhBU0g9bQpDT05GSUdfQ1JZUFRPX0JMQUtF MkI9bQojIENPTkZJR19DUllQVE9fQkxBS0UyUyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19C TEFLRTJTX1g4NiBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fQ1JDVDEwRElGPXkKQ09ORklHX0NS WVBUT19DUkNUMTBESUZfUENMTVVMPW0KQ09ORklHX0NSWVBUT19HSEFTSD15CiMgQ09ORklHX0NS WVBUT19QT0xZMTMwNSBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19QT0xZMTMwNV9YODZfNjQg aXMgbm90IHNldApDT05GSUdfQ1JZUFRPX01END1tCkNPTkZJR19DUllQVE9fTUQ1PXkKQ09ORklH X0NSWVBUT19NSUNIQUVMX01JQz1tCkNPTkZJR19DUllQVE9fUk1EMTI4PW0KQ09ORklHX0NSWVBU T19STUQxNjA9bQpDT05GSUdfQ1JZUFRPX1JNRDI1Nj1tCkNPTkZJR19DUllQVE9fUk1EMzIwPW0K Q09ORklHX0NSWVBUT19TSEExPXkKQ09ORklHX0NSWVBUT19TSEExX1NTU0UzPXkKQ09ORklHX0NS WVBUT19TSEEyNTZfU1NTRTM9eQpDT05GSUdfQ1JZUFRPX1NIQTUxMl9TU1NFMz1tCkNPTkZJR19D UllQVE9fU0hBMjU2PXkKQ09ORklHX0NSWVBUT19TSEE1MTI9bQojIENPTkZJR19DUllQVE9fU0hB MyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19TTTMgaXMgbm90IHNldAojIENPTkZJR19DUllQ VE9fU1RSRUVCT0cgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1RHUjE5Mj1tCkNPTkZJR19DUllQ VE9fV1A1MTI9bQpDT05GSUdfQ1JZUFRPX0dIQVNIX0NMTVVMX05JX0lOVEVMPW0KCiMKIyBDaXBo ZXJzCiMKQ09ORklHX0NSWVBUT19BRVM9eQojIENPTkZJR19DUllQVE9fQUVTX1RJIGlzIG5vdCBz ZXQKQ09ORklHX0NSWVBUT19BRVNfTklfSU5URUw9bQpDT05GSUdfQ1JZUFRPX0FOVUJJUz1tCkNP TkZJR19DUllQVE9fQVJDND1tCkNPTkZJR19DUllQVE9fQkxPV0ZJU0g9bQpDT05GSUdfQ1JZUFRP X0JMT1dGSVNIX0NPTU1PTj1tCkNPTkZJR19DUllQVE9fQkxPV0ZJU0hfWDg2XzY0PW0KQ09ORklH X0NSWVBUT19DQU1FTExJQT1tCkNPTkZJR19DUllQVE9fQ0FNRUxMSUFfWDg2XzY0PW0KQ09ORklH X0NSWVBUT19DQU1FTExJQV9BRVNOSV9BVlhfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19DQU1FTExJ QV9BRVNOSV9BVlgyX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FTVF9DT01NT049bQpDT05GSUdf Q1JZUFRPX0NBU1Q1PW0KQ09ORklHX0NSWVBUT19DQVNUNV9BVlhfWDg2XzY0PW0KQ09ORklHX0NS WVBUT19DQVNUNj1tCkNPTkZJR19DUllQVE9fQ0FTVDZfQVZYX1g4Nl82ND1tCkNPTkZJR19DUllQ VE9fREVTPW0KIyBDT05GSUdfQ1JZUFRPX0RFUzNfRURFX1g4Nl82NCBpcyBub3Qgc2V0CkNPTkZJ R19DUllQVE9fRkNSWVBUPW0KQ09ORklHX0NSWVBUT19LSEFaQUQ9bQpDT05GSUdfQ1JZUFRPX1NB TFNBMjA9bQojIENPTkZJR19DUllQVE9fQ0hBQ0hBMjAgaXMgbm90IHNldAojIENPTkZJR19DUllQ VE9fQ0hBQ0hBMjBfWDg2XzY0IGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19TRUVEPW0KQ09ORklH X0NSWVBUT19TRVJQRU5UPW0KQ09ORklHX0NSWVBUT19TRVJQRU5UX1NTRTJfWDg2XzY0PW0KQ09O RklHX0NSWVBUT19TRVJQRU5UX0FWWF9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX1NFUlBFTlRfQVZY Ml9YODZfNjQ9bQojIENPTkZJR19DUllQVE9fU000IGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19U RUE9bQpDT05GSUdfQ1JZUFRPX1RXT0ZJU0g9bQpDT05GSUdfQ1JZUFRPX1RXT0ZJU0hfQ09NTU9O PW0KQ09ORklHX0NSWVBUT19UV09GSVNIX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fVFdPRklTSF9Y ODZfNjRfM1dBWT1tCkNPTkZJR19DUllQVE9fVFdPRklTSF9BVlhfWDg2XzY0PW0KCiMKIyBDb21w cmVzc2lvbgojCkNPTkZJR19DUllQVE9fREVGTEFURT15CkNPTkZJR19DUllQVE9fTFpPPXkKIyBD T05GSUdfQ1JZUFRPXzg0MiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19MWjQgaXMgbm90IHNl dAojIENPTkZJR19DUllQVE9fTFo0SEMgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fWlNURCBp cyBub3Qgc2V0CgojCiMgUmFuZG9tIE51bWJlciBHZW5lcmF0aW9uCiMKQ09ORklHX0NSWVBUT19B TlNJX0NQUk5HPW0KQ09ORklHX0NSWVBUT19EUkJHX01FTlU9eQpDT05GSUdfQ1JZUFRPX0RSQkdf SE1BQz15CkNPTkZJR19DUllQVE9fRFJCR19IQVNIPXkKQ09ORklHX0NSWVBUT19EUkJHX0NUUj15 CkNPTkZJR19DUllQVE9fRFJCRz15CkNPTkZJR19DUllQVE9fSklUVEVSRU5UUk9QWT15CkNPTkZJ R19DUllQVE9fVVNFUl9BUEk9eQpDT05GSUdfQ1JZUFRPX1VTRVJfQVBJX0hBU0g9eQpDT05GSUdf Q1JZUFRPX1VTRVJfQVBJX1NLQ0lQSEVSPXkKQ09ORklHX0NSWVBUT19VU0VSX0FQSV9STkc9bQoj IENPTkZJR19DUllQVE9fVVNFUl9BUElfQUVBRCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19T VEFUUyBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fSEFTSF9JTkZPPXkKCiMKIyBDcnlwdG8gbGli cmFyeSByb3V0aW5lcwojCkNPTkZJR19DUllQVE9fTElCX0FFUz15CkNPTkZJR19DUllQVE9fTElC X0FSQzQ9bQojIENPTkZJR19DUllQVE9fTElCX0JMQUtFMlMgaXMgbm90IHNldAojIENPTkZJR19D UllQVE9fTElCX0NIQUNIQSBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19MSUJfQ1VSVkUyNTUx OSBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fTElCX0RFUz1tCkNPTkZJR19DUllQVE9fTElCX1BP TFkxMzA1X1JTSVpFPTExCiMgQ09ORklHX0NSWVBUT19MSUJfUE9MWTEzMDUgaXMgbm90IHNldAoj IENPTkZJR19DUllQVE9fTElCX0NIQUNIQTIwUE9MWTEzMDUgaXMgbm90IHNldApDT05GSUdfQ1JZ UFRPX0xJQl9TSEEyNTY9eQpDT05GSUdfQ1JZUFRPX0hXPXkKQ09ORklHX0NSWVBUT19ERVZfUEFE TE9DSz1tCkNPTkZJR19DUllQVE9fREVWX1BBRExPQ0tfQUVTPW0KQ09ORklHX0NSWVBUT19ERVZf UEFETE9DS19TSEE9bQojIENPTkZJR19DUllQVE9fREVWX0FUTUVMX0VDQyBpcyBub3Qgc2V0CiMg Q09ORklHX0NSWVBUT19ERVZfQVRNRUxfU0hBMjA0QSBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9f REVWX0NDUD15CkNPTkZJR19DUllQVE9fREVWX0NDUF9ERD1tCkNPTkZJR19DUllQVE9fREVWX1NQ X0NDUD15CkNPTkZJR19DUllQVE9fREVWX0NDUF9DUllQVE89bQpDT05GSUdfQ1JZUFRPX0RFVl9T UF9QU1A9eQojIENPTkZJR19DUllQVE9fREVWX0NDUF9ERUJVR0ZTIGlzIG5vdCBzZXQKQ09ORklH X0NSWVBUT19ERVZfUUFUPW0KQ09ORklHX0NSWVBUT19ERVZfUUFUX0RIODk1eENDPW0KQ09ORklH X0NSWVBUT19ERVZfUUFUX0MzWFhYPW0KQ09ORklHX0NSWVBUT19ERVZfUUFUX0M2Mlg9bQpDT05G SUdfQ1JZUFRPX0RFVl9RQVRfREg4OTV4Q0NWRj1tCkNPTkZJR19DUllQVE9fREVWX1FBVF9DM1hY WFZGPW0KQ09ORklHX0NSWVBUT19ERVZfUUFUX0M2MlhWRj1tCiMgQ09ORklHX0NSWVBUT19ERVZf TklUUk9YX0NOTjU1WFggaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0RFVl9DSEVMU0lPPW0KQ09O RklHX0NSWVBUT19ERVZfVklSVElPPW0KIyBDT05GSUdfQ1JZUFRPX0RFVl9TQUZFWENFTCBpcyBu b3Qgc2V0CiMgQ09ORklHX0NSWVBUT19ERVZfQU1MT0dJQ19HWEwgaXMgbm90IHNldApDT05GSUdf QVNZTU1FVFJJQ19LRVlfVFlQRT15CkNPTkZJR19BU1lNTUVUUklDX1BVQkxJQ19LRVlfU1VCVFlQ RT15CiMgQ09ORklHX0FTWU1NRVRSSUNfVFBNX0tFWV9TVUJUWVBFIGlzIG5vdCBzZXQKQ09ORklH X1g1MDlfQ0VSVElGSUNBVEVfUEFSU0VSPXkKIyBDT05GSUdfUEtDUzhfUFJJVkFURV9LRVlfUEFS U0VSIGlzIG5vdCBzZXQKQ09ORklHX1BLQ1M3X01FU1NBR0VfUEFSU0VSPXkKIyBDT05GSUdfUEtD UzdfVEVTVF9LRVkgaXMgbm90IHNldApDT05GSUdfU0lHTkVEX1BFX0ZJTEVfVkVSSUZJQ0FUSU9O PXkKCiMKIyBDZXJ0aWZpY2F0ZXMgZm9yIHNpZ25hdHVyZSBjaGVja2luZwojCkNPTkZJR19NT0RV TEVfU0lHX0tFWT0iY2VydHMvc2lnbmluZ19rZXkucGVtIgpDT05GSUdfU1lTVEVNX1RSVVNURURf S0VZUklORz15CkNPTkZJR19TWVNURU1fVFJVU1RFRF9LRVlTPSIiCiMgQ09ORklHX1NZU1RFTV9F WFRSQV9DRVJUSUZJQ0FURSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFQ09OREFSWV9UUlVTVEVEX0tF WVJJTkcgaXMgbm90IHNldApDT05GSUdfU1lTVEVNX0JMQUNLTElTVF9LRVlSSU5HPXkKQ09ORklH X1NZU1RFTV9CTEFDS0xJU1RfSEFTSF9MSVNUPSIiCiMgZW5kIG9mIENlcnRpZmljYXRlcyBmb3Ig c2lnbmF0dXJlIGNoZWNraW5nCgpDT05GSUdfQklOQVJZX1BSSU5URj15CgojCiMgTGlicmFyeSBy b3V0aW5lcwojCkNPTkZJR19SQUlENl9QUT1tCkNPTkZJR19SQUlENl9QUV9CRU5DSE1BUks9eQoj IENPTkZJR19QQUNLSU5HIGlzIG5vdCBzZXQKQ09ORklHX0JJVFJFVkVSU0U9eQpDT05GSUdfR0VO RVJJQ19TVFJOQ1BZX0ZST01fVVNFUj15CkNPTkZJR19HRU5FUklDX1NUUk5MRU5fVVNFUj15CkNP TkZJR19HRU5FUklDX05FVF9VVElMUz15CkNPTkZJR19HRU5FUklDX0ZJTkRfRklSU1RfQklUPXkK Q09ORklHX0NPUkRJQz1tCkNPTkZJR19SQVRJT05BTD15CkNPTkZJR19HRU5FUklDX1BDSV9JT01B UD15CkNPTkZJR19HRU5FUklDX0lPTUFQPXkKQ09ORklHX0FSQ0hfVVNFX0NNUFhDSEdfTE9DS1JF Rj15CkNPTkZJR19BUkNIX0hBU19GQVNUX01VTFRJUExJRVI9eQpDT05GSUdfQ1JDX0NDSVRUPXkK Q09ORklHX0NSQzE2PXkKQ09ORklHX0NSQ19UMTBESUY9eQpDT05GSUdfQ1JDX0lUVV9UPW0KQ09O RklHX0NSQzMyPXkKIyBDT05GSUdfQ1JDMzJfU0VMRlRFU1QgaXMgbm90IHNldApDT05GSUdfQ1JD MzJfU0xJQ0VCWTg9eQojIENPTkZJR19DUkMzMl9TTElDRUJZNCBpcyBub3Qgc2V0CiMgQ09ORklH X0NSQzMyX1NBUldBVEUgaXMgbm90IHNldAojIENPTkZJR19DUkMzMl9CSVQgaXMgbm90IHNldAoj IENPTkZJR19DUkM2NCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQzQgaXMgbm90IHNldAojIENPTkZJ R19DUkM3IGlzIG5vdCBzZXQKQ09ORklHX0xJQkNSQzMyQz1tCkNPTkZJR19DUkM4PW0KQ09ORklH X1hYSEFTSD15CiMgQ09ORklHX1JBTkRPTTMyX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX1pM SUJfSU5GTEFURT15CkNPTkZJR19aTElCX0RFRkxBVEU9eQpDT05GSUdfTFpPX0NPTVBSRVNTPXkK Q09ORklHX0xaT19ERUNPTVBSRVNTPXkKQ09ORklHX0xaNF9ERUNPTVBSRVNTPXkKQ09ORklHX1pT VERfQ09NUFJFU1M9bQpDT05GSUdfWlNURF9ERUNPTVBSRVNTPW0KQ09ORklHX1haX0RFQz15CkNP TkZJR19YWl9ERUNfWDg2PXkKQ09ORklHX1haX0RFQ19QT1dFUlBDPXkKQ09ORklHX1haX0RFQ19J QTY0PXkKQ09ORklHX1haX0RFQ19BUk09eQpDT05GSUdfWFpfREVDX0FSTVRIVU1CPXkKQ09ORklH X1haX0RFQ19TUEFSQz15CkNPTkZJR19YWl9ERUNfQkNKPXkKIyBDT05GSUdfWFpfREVDX1RFU1Qg aXMgbm90IHNldApDT05GSUdfREVDT01QUkVTU19HWklQPXkKQ09ORklHX0RFQ09NUFJFU1NfQlpJ UDI9eQpDT05GSUdfREVDT01QUkVTU19MWk1BPXkKQ09ORklHX0RFQ09NUFJFU1NfWFo9eQpDT05G SUdfREVDT01QUkVTU19MWk89eQpDT05GSUdfREVDT01QUkVTU19MWjQ9eQpDT05GSUdfR0VORVJJ Q19BTExPQ0FUT1I9eQpDT05GSUdfUkVFRF9TT0xPTU9OPW0KQ09ORklHX1JFRURfU09MT01PTl9F TkM4PXkKQ09ORklHX1JFRURfU09MT01PTl9ERUM4PXkKQ09ORklHX1RFWFRTRUFSQ0g9eQpDT05G SUdfVEVYVFNFQVJDSF9LTVA9bQpDT05GSUdfVEVYVFNFQVJDSF9CTT1tCkNPTkZJR19URVhUU0VB UkNIX0ZTTT1tCkNPTkZJR19CVFJFRT15CkNPTkZJR19JTlRFUlZBTF9UUkVFPXkKQ09ORklHX1hB UlJBWV9NVUxUST15CkNPTkZJR19BU1NPQ0lBVElWRV9BUlJBWT15CkNPTkZJR19IQVNfSU9NRU09 eQpDT05GSUdfSEFTX0lPUE9SVF9NQVA9eQpDT05GSUdfSEFTX0RNQT15CkNPTkZJR19ORUVEX1NH X0RNQV9MRU5HVEg9eQpDT05GSUdfTkVFRF9ETUFfTUFQX1NUQVRFPXkKQ09ORklHX0FSQ0hfRE1B X0FERFJfVF82NEJJVD15CkNPTkZJR19BUkNIX0hBU19GT1JDRV9ETUFfVU5FTkNSWVBURUQ9eQpD T05GSUdfRE1BX1ZJUlRfT1BTPXkKQ09ORklHX1NXSU9UTEI9eQpDT05GSUdfRE1BX0NNQT15Cgoj CiMgRGVmYXVsdCBjb250aWd1b3VzIG1lbW9yeSBhcmVhIHNpemU6CiMKQ09ORklHX0NNQV9TSVpF X01CWVRFUz0yMDAKQ09ORklHX0NNQV9TSVpFX1NFTF9NQllURVM9eQojIENPTkZJR19DTUFfU0la RV9TRUxfUEVSQ0VOVEFHRSBpcyBub3Qgc2V0CiMgQ09ORklHX0NNQV9TSVpFX1NFTF9NSU4gaXMg bm90IHNldAojIENPTkZJR19DTUFfU0laRV9TRUxfTUFYIGlzIG5vdCBzZXQKQ09ORklHX0NNQV9B TElHTk1FTlQ9OAojIENPTkZJR19ETUFfQVBJX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NHTF9B TExPQz15CkNPTkZJR19JT01NVV9IRUxQRVI9eQpDT05GSUdfQ0hFQ0tfU0lHTkFUVVJFPXkKQ09O RklHX0NQVU1BU0tfT0ZGU1RBQ0s9eQpDT05GSUdfQ1BVX1JNQVA9eQpDT05GSUdfRFFMPXkKQ09O RklHX0dMT0I9eQojIENPTkZJR19HTE9CX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX05MQVRU Uj15CkNPTkZJR19DTFpfVEFCPXkKQ09ORklHX0lSUV9QT0xMPXkKQ09ORklHX01QSUxJQj15CkNP TkZJR19TSUdOQVRVUkU9eQpDT05GSUdfRElNTElCPXkKQ09ORklHX09JRF9SRUdJU1RSWT15CkNP TkZJR19VQ1MyX1NUUklORz15CkNPTkZJR19IQVZFX0dFTkVSSUNfVkRTTz15CkNPTkZJR19HRU5F UklDX0dFVFRJTUVPRkRBWT15CkNPTkZJR19HRU5FUklDX1ZEU09fVElNRV9OUz15CkNPTkZJR19G T05UX1NVUFBPUlQ9eQojIENPTkZJR19GT05UUyBpcyBub3Qgc2V0CkNPTkZJR19GT05UXzh4OD15 CkNPTkZJR19GT05UXzh4MTY9eQpDT05GSUdfU0dfUE9PTD15CkNPTkZJR19BUkNIX0hBU19QTUVN X0FQST15CkNPTkZJR19NRU1SRUdJT049eQpDT05GSUdfQVJDSF9IQVNfVUFDQ0VTU19GTFVTSENB Q0hFPXkKQ09ORklHX0FSQ0hfSEFTX1VBQ0NFU1NfTUNTQUZFPXkKQ09ORklHX0FSQ0hfU1RBQ0tX QUxLPXkKQ09ORklHX1NCSVRNQVA9eQojIENPTkZJR19TVFJJTkdfU0VMRlRFU1QgaXMgbm90IHNl dAojIGVuZCBvZiBMaWJyYXJ5IHJvdXRpbmVzCgojCiMgS2VybmVsIGhhY2tpbmcKIwoKIwojIHBy aW50ayBhbmQgZG1lc2cgb3B0aW9ucwojCkNPTkZJR19QUklOVEtfVElNRT15CiMgQ09ORklHX1BS SU5US19DQUxMRVIgaXMgbm90IHNldApDT05GSUdfQ09OU09MRV9MT0dMRVZFTF9ERUZBVUxUPTcK Q09ORklHX0NPTlNPTEVfTE9HTEVWRUxfUVVJRVQ9NApDT05GSUdfTUVTU0FHRV9MT0dMRVZFTF9E RUZBVUxUPTQKQ09ORklHX0JPT1RfUFJJTlRLX0RFTEFZPXkKQ09ORklHX0RZTkFNSUNfREVCVUc9 eQpDT05GSUdfU1lNQk9MSUNfRVJSTkFNRT15CkNPTkZJR19ERUJVR19CVUdWRVJCT1NFPXkKIyBl bmQgb2YgcHJpbnRrIGFuZCBkbWVzZyBvcHRpb25zCgojCiMgQ29tcGlsZS10aW1lIGNoZWNrcyBh bmQgY29tcGlsZXIgb3B0aW9ucwojCkNPTkZJR19ERUJVR19JTkZPPXkKQ09ORklHX0RFQlVHX0lO Rk9fUkVEVUNFRD15CiMgQ09ORklHX0RFQlVHX0lORk9fU1BMSVQgaXMgbm90IHNldAojIENPTkZJ R19ERUJVR19JTkZPX0RXQVJGNCBpcyBub3Qgc2V0CiMgQ09ORklHX0dEQl9TQ1JJUFRTIGlzIG5v dCBzZXQKQ09ORklHX0VOQUJMRV9NVVNUX0NIRUNLPXkKQ09ORklHX0ZSQU1FX1dBUk49MjA0OApD T05GSUdfU1RSSVBfQVNNX1NZTVM9eQojIENPTkZJR19SRUFEQUJMRV9BU00gaXMgbm90IHNldAoj IENPTkZJR19IRUFERVJTX0lOU1RBTEwgaXMgbm90IHNldApDT05GSUdfREVCVUdfU0VDVElPTl9N SVNNQVRDSD15CkNPTkZJR19TRUNUSU9OX01JU01BVENIX1dBUk5fT05MWT15CkNPTkZJR19TVEFD S19WQUxJREFUSU9OPXkKIyBDT05GSUdfREVCVUdfRk9SQ0VfV0VBS19QRVJfQ1BVIGlzIG5vdCBz ZXQKIyBlbmQgb2YgQ29tcGlsZS10aW1lIGNoZWNrcyBhbmQgY29tcGlsZXIgb3B0aW9ucwoKIwoj IEdlbmVyaWMgS2VybmVsIERlYnVnZ2luZyBJbnN0cnVtZW50cwojCkNPTkZJR19NQUdJQ19TWVNS UT15CkNPTkZJR19NQUdJQ19TWVNSUV9ERUZBVUxUX0VOQUJMRT0weDEKQ09ORklHX01BR0lDX1NZ U1JRX1NFUklBTD15CkNPTkZJR19NQUdJQ19TWVNSUV9TRVJJQUxfU0VRVUVOQ0U9IiIKQ09ORklH X0RFQlVHX0ZTPXkKQ09ORklHX0hBVkVfQVJDSF9LR0RCPXkKIyBDT05GSUdfS0dEQiBpcyBub3Qg c2V0CkNPTkZJR19BUkNIX0hBU19VQlNBTl9TQU5JVElaRV9BTEw9eQojIENPTkZJR19VQlNBTiBp cyBub3Qgc2V0CiMgZW5kIG9mIEdlbmVyaWMgS2VybmVsIERlYnVnZ2luZyBJbnN0cnVtZW50cwoK Q09ORklHX0RFQlVHX0tFUk5FTD15CkNPTkZJR19ERUJVR19NSVNDPXkKCiMKIyBNZW1vcnkgRGVi dWdnaW5nCiMKIyBDT05GSUdfUEFHRV9FWFRFTlNJT04gaXMgbm90IHNldAojIENPTkZJR19ERUJV R19QQUdFQUxMT0MgaXMgbm90IHNldAojIENPTkZJR19QQUdFX09XTkVSIGlzIG5vdCBzZXQKIyBD T05GSUdfUEFHRV9QT0lTT05JTkcgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19QQUdFX1JFRiBp cyBub3Qgc2V0CkNPTkZJR19ERUJVR19ST0RBVEFfVEVTVD15CkNPTkZJR19HRU5FUklDX1BURFVN UD15CiMgQ09ORklHX1BURFVNUF9ERUJVR0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfT0JK RUNUUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NMVUJfREVCVUdfT04gaXMgbm90IHNldAojIENPTkZJ R19TTFVCX1NUQVRTIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfREVCVUdfS01FTUxFQUs9eQojIENP TkZJR19ERUJVR19LTUVNTEVBSyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1NUQUNLX1VTQUdF IGlzIG5vdCBzZXQKIyBDT05GSUdfU0NIRURfU1RBQ0tfRU5EX0NIRUNLIGlzIG5vdCBzZXQKIyBD T05GSUdfREVCVUdfVk0gaXMgbm90IHNldApDT05GSUdfQVJDSF9IQVNfREVCVUdfVklSVFVBTD15 CiMgQ09ORklHX0RFQlVHX1ZJUlRVQUwgaXMgbm90IHNldApDT05GSUdfREVCVUdfTUVNT1JZX0lO SVQ9eQojIENPTkZJR19ERUJVR19QRVJfQ1BVX01BUFMgaXMgbm90IHNldApDT05GSUdfSEFWRV9B UkNIX0tBU0FOPXkKQ09ORklHX0hBVkVfQVJDSF9LQVNBTl9WTUFMTE9DPXkKQ09ORklHX0NDX0hB U19LQVNBTl9HRU5FUklDPXkKIyBDT05GSUdfS0FTQU4gaXMgbm90IHNldApDT05GSUdfS0FTQU5f U1RBQ0s9MQojIGVuZCBvZiBNZW1vcnkgRGVidWdnaW5nCgpDT05GSUdfREVCVUdfU0hJUlE9eQoK IwojIERlYnVnIE9vcHMsIExvY2t1cHMgYW5kIEhhbmdzCiMKQ09ORklHX1BBTklDX09OX09PUFM9 eQpDT05GSUdfUEFOSUNfT05fT09QU19WQUxVRT0xCkNPTkZJR19QQU5JQ19USU1FT1VUPTAKQ09O RklHX0xPQ0tVUF9ERVRFQ1RPUj15CkNPTkZJR19TT0ZUTE9DS1VQX0RFVEVDVE9SPXkKIyBDT05G SUdfQk9PVFBBUkFNX1NPRlRMT0NLVVBfUEFOSUMgaXMgbm90IHNldApDT05GSUdfQk9PVFBBUkFN X1NPRlRMT0NLVVBfUEFOSUNfVkFMVUU9MApDT05GSUdfSEFSRExPQ0tVUF9ERVRFQ1RPUl9QRVJG PXkKQ09ORklHX0hBUkRMT0NLVVBfQ0hFQ0tfVElNRVNUQU1QPXkKQ09ORklHX0hBUkRMT0NLVVBf REVURUNUT1I9eQpDT05GSUdfQk9PVFBBUkFNX0hBUkRMT0NLVVBfUEFOSUM9eQpDT05GSUdfQk9P VFBBUkFNX0hBUkRMT0NLVVBfUEFOSUNfVkFMVUU9MQojIENPTkZJR19ERVRFQ1RfSFVOR19UQVNL IGlzIG5vdCBzZXQKIyBDT05GSUdfV1FfV0FUQ0hET0cgaXMgbm90IHNldAojIENPTkZJR19URVNU X0xPQ0tVUCBpcyBub3Qgc2V0CiMgZW5kIG9mIERlYnVnIE9vcHMsIExvY2t1cHMgYW5kIEhhbmdz CgojCiMgU2NoZWR1bGVyIERlYnVnZ2luZwojCkNPTkZJR19TQ0hFRF9ERUJVRz15CkNPTkZJR19T Q0hFRF9JTkZPPXkKQ09ORklHX1NDSEVEU1RBVFM9eQojIGVuZCBvZiBTY2hlZHVsZXIgRGVidWdn aW5nCgojIENPTkZJR19ERUJVR19USU1FS0VFUElORyBpcyBub3Qgc2V0CgojCiMgTG9jayBEZWJ1 Z2dpbmcgKHNwaW5sb2NrcywgbXV0ZXhlcywgZXRjLi4uKQojCkNPTkZJR19MT0NLX0RFQlVHR0lO R19TVVBQT1JUPXkKIyBDT05GSUdfUFJPVkVfTE9DS0lORyBpcyBub3Qgc2V0CiMgQ09ORklHX0xP Q0tfU1RBVCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1JUX01VVEVYRVMgaXMgbm90IHNldAoj IENPTkZJR19ERUJVR19TUElOTE9DSyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX01VVEVYRVMg aXMgbm90IHNldAojIENPTkZJR19ERUJVR19XV19NVVRFWF9TTE9XUEFUSCBpcyBub3Qgc2V0CiMg Q09ORklHX0RFQlVHX1JXU0VNUyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0xPQ0tfQUxMT0Mg aXMgbm90IHNldApDT05GSUdfREVCVUdfQVRPTUlDX1NMRUVQPXkKIyBDT05GSUdfREVCVUdfTE9D S0lOR19BUElfU0VMRlRFU1RTIGlzIG5vdCBzZXQKQ09ORklHX0xPQ0tfVE9SVFVSRV9URVNUPW0K IyBDT05GSUdfV1dfTVVURVhfU0VMRlRFU1QgaXMgbm90IHNldAojIGVuZCBvZiBMb2NrIERlYnVn Z2luZyAoc3BpbmxvY2tzLCBtdXRleGVzLCBldGMuLi4pCgpDT05GSUdfU1RBQ0tUUkFDRT15CiMg Q09ORklHX1dBUk5fQUxMX1VOU0VFREVEX1JBTkRPTSBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVH X0tPQkpFQ1QgaXMgbm90IHNldAoKIwojIERlYnVnIGtlcm5lbCBkYXRhIHN0cnVjdHVyZXMKIwpD T05GSUdfREVCVUdfTElTVD15CiMgQ09ORklHX0RFQlVHX1BMSVNUIGlzIG5vdCBzZXQKIyBDT05G SUdfREVCVUdfU0cgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19OT1RJRklFUlMgaXMgbm90IHNl dAojIENPTkZJR19CVUdfT05fREFUQV9DT1JSVVBUSU9OIGlzIG5vdCBzZXQKIyBlbmQgb2YgRGVi dWcga2VybmVsIGRhdGEgc3RydWN0dXJlcwoKIyBDT05GSUdfREVCVUdfQ1JFREVOVElBTFMgaXMg bm90IHNldAoKIwojIFJDVSBEZWJ1Z2dpbmcKIwpDT05GSUdfVE9SVFVSRV9URVNUPW0KQ09ORklH X1JDVV9QRVJGX1RFU1Q9bQpDT05GSUdfUkNVX1RPUlRVUkVfVEVTVD1tCkNPTkZJR19SQ1VfQ1BV X1NUQUxMX1RJTUVPVVQ9NjAKIyBDT05GSUdfUkNVX1RSQUNFIGlzIG5vdCBzZXQKIyBDT05GSUdf UkNVX0VRU19ERUJVRyBpcyBub3Qgc2V0CiMgZW5kIG9mIFJDVSBEZWJ1Z2dpbmcKCiMgQ09ORklH X0RFQlVHX1dRX0ZPUkNFX1JSX0NQVSBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0JMT0NLX0VY VF9ERVZUIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVX0hPVFBMVUdfU1RBVEVfQ09OVFJPTCBpcyBu b3Qgc2V0CkNPTkZJR19MQVRFTkNZVE9QPXkKQ09ORklHX1VTRVJfU1RBQ0tUUkFDRV9TVVBQT1JU PXkKQ09ORklHX05PUF9UUkFDRVI9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9UUkFDRVI9eQpDT05G SUdfSEFWRV9GVU5DVElPTl9HUkFQSF9UUkFDRVI9eQpDT05GSUdfSEFWRV9EWU5BTUlDX0ZUUkFD RT15CkNPTkZJR19IQVZFX0RZTkFNSUNfRlRSQUNFX1dJVEhfUkVHUz15CkNPTkZJR19IQVZFX0RZ TkFNSUNfRlRSQUNFX1dJVEhfRElSRUNUX0NBTExTPXkKQ09ORklHX0hBVkVfRlRSQUNFX01DT1VO VF9SRUNPUkQ9eQpDT05GSUdfSEFWRV9TWVNDQUxMX1RSQUNFUE9JTlRTPXkKQ09ORklHX0hBVkVf RkVOVFJZPXkKQ09ORklHX0hBVkVfQ19SRUNPUkRNQ09VTlQ9eQpDT05GSUdfVFJBQ0VSX01BWF9U UkFDRT15CkNPTkZJR19UUkFDRV9DTE9DSz15CkNPTkZJR19SSU5HX0JVRkZFUj15CkNPTkZJR19F VkVOVF9UUkFDSU5HPXkKQ09ORklHX0NPTlRFWFRfU1dJVENIX1RSQUNFUj15CkNPTkZJR19SSU5H X0JVRkZFUl9BTExPV19TV0FQPXkKQ09ORklHX1RSQUNJTkc9eQpDT05GSUdfR0VORVJJQ19UUkFD RVI9eQpDT05GSUdfVFJBQ0lOR19TVVBQT1JUPXkKQ09ORklHX0ZUUkFDRT15CiMgQ09ORklHX0JP T1RUSU1FX1RSQUNJTkcgaXMgbm90IHNldApDT05GSUdfRlVOQ1RJT05fVFJBQ0VSPXkKQ09ORklH X0ZVTkNUSU9OX0dSQVBIX1RSQUNFUj15CkNPTkZJR19EWU5BTUlDX0ZUUkFDRT15CkNPTkZJR19E WU5BTUlDX0ZUUkFDRV9XSVRIX1JFR1M9eQpDT05GSUdfRFlOQU1JQ19GVFJBQ0VfV0lUSF9ESVJF Q1RfQ0FMTFM9eQpDT05GSUdfRlVOQ1RJT05fUFJPRklMRVI9eQpDT05GSUdfU1RBQ0tfVFJBQ0VS PXkKIyBDT05GSUdfUFJFRU1QVElSUV9FVkVOVFMgaXMgbm90IHNldAojIENPTkZJR19JUlFTT0ZG X1RSQUNFUiBpcyBub3Qgc2V0CkNPTkZJR19TQ0hFRF9UUkFDRVI9eQpDT05GSUdfSFdMQVRfVFJB Q0VSPXkKIyBDT05GSUdfTU1JT1RSQUNFIGlzIG5vdCBzZXQKQ09ORklHX0ZUUkFDRV9TWVNDQUxM Uz15CkNPTkZJR19UUkFDRVJfU05BUFNIT1Q9eQojIENPTkZJR19UUkFDRVJfU05BUFNIT1RfUEVS X0NQVV9TV0FQIGlzIG5vdCBzZXQKQ09ORklHX0JSQU5DSF9QUk9GSUxFX05PTkU9eQojIENPTkZJ R19QUk9GSUxFX0FOTk9UQVRFRF9CUkFOQ0hFUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BST0ZJTEVf QUxMX0JSQU5DSEVTIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfSU9fVFJBQ0U9eQpDT05GSUdf S1BST0JFX0VWRU5UUz15CiMgQ09ORklHX0tQUk9CRV9FVkVOVFNfT05fTk9UUkFDRSBpcyBub3Qg c2V0CkNPTkZJR19VUFJPQkVfRVZFTlRTPXkKQ09ORklHX0JQRl9FVkVOVFM9eQpDT05GSUdfRFlO QU1JQ19FVkVOVFM9eQpDT05GSUdfUFJPQkVfRVZFTlRTPXkKIyBDT05GSUdfQlBGX0tQUk9CRV9P VkVSUklERSBpcyBub3Qgc2V0CkNPTkZJR19GVFJBQ0VfTUNPVU5UX1JFQ09SRD15CkNPTkZJR19U UkFDSU5HX01BUD15CkNPTkZJR19ISVNUX1RSSUdHRVJTPXkKIyBDT05GSUdfVFJBQ0VfRVZFTlRf SU5KRUNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVFJBQ0VQT0lOVF9CRU5DSE1BUksgaXMgbm90IHNl dApDT05GSUdfUklOR19CVUZGRVJfQkVOQ0hNQVJLPW0KIyBDT05GSUdfVFJBQ0VfRVZBTF9NQVBf RklMRSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZUUkFDRV9TVEFSVFVQX1RFU1QgaXMgbm90IHNldAoj IENPTkZJR19SSU5HX0JVRkZFUl9TVEFSVFVQX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19QUkVF TVBUSVJRX0RFTEFZX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19TWU5USF9FVkVOVF9HRU5fVEVT VCBpcyBub3Qgc2V0CiMgQ09ORklHX0tQUk9CRV9FVkVOVF9HRU5fVEVTVCBpcyBub3Qgc2V0CkNP TkZJR19QUk9WSURFX09IQ0kxMzk0X0RNQV9JTklUPXkKIyBDT05GSUdfU0FNUExFUyBpcyBub3Qg c2V0CkNPTkZJR19BUkNIX0hBU19ERVZNRU1fSVNfQUxMT1dFRD15CkNPTkZJR19TVFJJQ1RfREVW TUVNPXkKIyBDT05GSUdfSU9fU1RSSUNUX0RFVk1FTSBpcyBub3Qgc2V0CgojCiMgeDg2IERlYnVn Z2luZwojCkNPTkZJR19UUkFDRV9JUlFGTEFHU19TVVBQT1JUPXkKQ09ORklHX0VBUkxZX1BSSU5U S19VU0I9eQpDT05GSUdfWDg2X1ZFUkJPU0VfQk9PVFVQPXkKQ09ORklHX0VBUkxZX1BSSU5USz15 CkNPTkZJR19FQVJMWV9QUklOVEtfREJHUD15CiMgQ09ORklHX0VBUkxZX1BSSU5US19VU0JfWERC QyBpcyBub3Qgc2V0CiMgQ09ORklHX0VGSV9QR1RfRFVNUCBpcyBub3Qgc2V0CiMgQ09ORklHX0RF QlVHX1dYIGlzIG5vdCBzZXQKQ09ORklHX0RPVUJMRUZBVUxUPXkKIyBDT05GSUdfREVCVUdfVExC RkxVU0ggaXMgbm90IHNldAojIENPTkZJR19JT01NVV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19I QVZFX01NSU9UUkFDRV9TVVBQT1JUPXkKQ09ORklHX1g4Nl9ERUNPREVSX1NFTEZURVNUPXkKQ09O RklHX0lPX0RFTEFZXzBYODA9eQojIENPTkZJR19JT19ERUxBWV8wWEVEIGlzIG5vdCBzZXQKIyBD T05GSUdfSU9fREVMQVlfVURFTEFZIGlzIG5vdCBzZXQKIyBDT05GSUdfSU9fREVMQVlfTk9ORSBp cyBub3Qgc2V0CkNPTkZJR19ERUJVR19CT09UX1BBUkFNUz15CiMgQ09ORklHX0NQQV9ERUJVRyBp cyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0VOVFJZIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdf Tk1JX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9ERUJVR19GUFU9eQojIENPTkZJR19Q VU5JVF9BVE9NX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1VOV0lOREVSX09SQz15CiMgQ09ORklH X1VOV0lOREVSX0ZSQU1FX1BPSU5URVIgaXMgbm90IHNldAojIGVuZCBvZiB4ODYgRGVidWdnaW5n CgojCiMgS2VybmVsIFRlc3RpbmcgYW5kIENvdmVyYWdlCiMKIyBDT05GSUdfS1VOSVQgaXMgbm90 IHNldAojIENPTkZJR19OT1RJRklFUl9FUlJPUl9JTkpFQ1RJT04gaXMgbm90IHNldApDT05GSUdf RlVOQ1RJT05fRVJST1JfSU5KRUNUSU9OPXkKQ09ORklHX0ZBVUxUX0lOSkVDVElPTj15CiMgQ09O RklHX0ZBSUxTTEFCIGlzIG5vdCBzZXQKIyBDT05GSUdfRkFJTF9QQUdFX0FMTE9DIGlzIG5vdCBz ZXQKQ09ORklHX0ZBSUxfTUFLRV9SRVFVRVNUPXkKIyBDT05GSUdfRkFJTF9JT19USU1FT1VUIGlz IG5vdCBzZXQKIyBDT05GSUdfRkFJTF9GVVRFWCBpcyBub3Qgc2V0CkNPTkZJR19GQVVMVF9JTkpF Q1RJT05fREVCVUdfRlM9eQojIENPTkZJR19GQUlMX0ZVTkNUSU9OIGlzIG5vdCBzZXQKIyBDT05G SUdfRkFJTF9NTUNfUkVRVUVTVCBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX0hBU19LQ09WPXkKQ09O RklHX0NDX0hBU19TQU5DT1ZfVFJBQ0VfUEM9eQojIENPTkZJR19LQ09WIGlzIG5vdCBzZXQKQ09O RklHX1JVTlRJTUVfVEVTVElOR19NRU5VPXkKIyBDT05GSUdfTEtEVE0gaXMgbm90IHNldAojIENP TkZJR19URVNUX0xJU1RfU09SVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfTUlOX0hFQVAgaXMg bm90IHNldAojIENPTkZJR19URVNUX1NPUlQgaXMgbm90IHNldAojIENPTkZJR19LUFJPQkVTX1NB TklUWV9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS1RSQUNFX1NFTEZfVEVTVCBpcyBub3Qg c2V0CiMgQ09ORklHX1JCVFJFRV9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfUkVFRF9TT0xPTU9O X1RFU1QgaXMgbm90IHNldAojIENPTkZJR19JTlRFUlZBTF9UUkVFX1RFU1QgaXMgbm90IHNldAoj IENPTkZJR19QRVJDUFVfVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19BVE9NSUM2NF9TRUxGVEVTVD15 CiMgQ09ORklHX0FTWU5DX1JBSUQ2X1RFU1QgaXMgbm90IHNldAojIENPTkZJR19URVNUX0hFWERV TVAgaXMgbm90IHNldAojIENPTkZJR19URVNUX1NUUklOR19IRUxQRVJTIGlzIG5vdCBzZXQKIyBD T05GSUdfVEVTVF9TVFJTQ1BZIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9LU1RSVE9YIGlzIG5v dCBzZXQKIyBDT05GSUdfVEVTVF9QUklOVEYgaXMgbm90IHNldAojIENPTkZJR19URVNUX0JJVE1B UCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfQklURklFTEQgaXMgbm90IHNldAojIENPTkZJR19U RVNUX1VVSUQgaXMgbm90IHNldAojIENPTkZJR19URVNUX1hBUlJBWSBpcyBub3Qgc2V0CiMgQ09O RklHX1RFU1RfT1ZFUkZMT1cgaXMgbm90IHNldAojIENPTkZJR19URVNUX1JIQVNIVEFCTEUgaXMg bm90IHNldAojIENPTkZJR19URVNUX0hBU0ggaXMgbm90IHNldAojIENPTkZJR19URVNUX0lEQSBp cyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfTEtNIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9WTUFM TE9DIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9VU0VSX0NPUFkgaXMgbm90IHNldApDT05GSUdf VEVTVF9CUEY9bQojIENPTkZJR19URVNUX0JMQUNLSE9MRV9ERVYgaXMgbm90IHNldAojIENPTkZJ R19GSU5EX0JJVF9CRU5DSE1BUksgaXMgbm90IHNldAojIENPTkZJR19URVNUX0ZJUk1XQVJFIGlz IG5vdCBzZXQKIyBDT05GSUdfVEVTVF9TWVNDVEwgaXMgbm90IHNldAojIENPTkZJR19URVNUX1VE RUxBWSBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfU1RBVElDX0tFWVMgaXMgbm90IHNldAojIENP TkZJR19URVNUX0tNT0QgaXMgbm90IHNldAojIENPTkZJR19URVNUX01FTUNBVF9QIGlzIG5vdCBz ZXQKIyBDT05GSUdfVEVTVF9MSVZFUEFUQ0ggaXMgbm90IHNldAojIENPTkZJR19URVNUX1NUQUNL SU5JVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfTUVNSU5JVCBpcyBub3Qgc2V0CiMgQ09ORklH X01FTVRFU1QgaXMgbm90IHNldAojIENPTkZJR19IWVBFUlZfVEVTVElORyBpcyBub3Qgc2V0CiMg ZW5kIG9mIEtlcm5lbCBUZXN0aW5nIGFuZCBDb3ZlcmFnZQojIGVuZCBvZiBLZXJuZWwgaGFja2lu Zwo= --===============2500316766844431847== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="job-script.ksh" IyEvYmluL3NoCgpleHBvcnRfdG9wX2VudigpCnsKCWV4cG9ydCBzdWl0ZT0nd2lsbC1pdC1zY2Fs ZScKCWV4cG9ydCB0ZXN0Y2FzZT0nd2lsbC1pdC1zY2FsZScKCWV4cG9ydCBjYXRlZ29yeT0nYmVu Y2htYXJrJwoJZXhwb3J0IG5yX3Rhc2s9Mjg4CglleHBvcnQgam9iX29yaWdpbj0nL2xrcC9sa3Av LnNyYy0yMDIwMDUxNC0xMDIyMjYvYWxsb3QvY3ljbGljOnAxOmxpbnV4LWRldmVsOmRldmVsLWhv dXJseS9sa3Ata25tMDEvd2lsbC1pdC1zY2FsZS0xMDAueWFtbCcKCWV4cG9ydCBxdWV1ZV9jbWRs aW5lX2tleXM9J2JyYW5jaApjb21taXQKcXVldWVfYXRfbGVhc3Rfb25jZScKCWV4cG9ydCBxdWV1 ZT0ndmFsaWRhdGUnCglleHBvcnQgdGVzdGJveD0nbGtwLWtubTAxJwoJZXhwb3J0IHRib3hfZ3Jv dXA9J2xrcC1rbm0wMScKCWV4cG9ydCBzdWJtaXRfaWQ9JzVlZjNhNTcwZDVkNTQyMGU1YWYyZWYy MCcKCWV4cG9ydCBqb2JfZmlsZT0nL2xrcC9qb2JzL3NjaGVkdWxlZC9sa3Ata25tMDEvd2lsbC1p dC1zY2FsZS1wZXJmb3JtYW5jZS10aHJlYWQtMTAwJS1wdGhyZWFkX211dGV4Mi11Y29kZT0weDEx LWRlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6LTQ5MmU2MzlmMGMyMjI3ODRlMmUwZjEyMTk2NjM3 NWY2NDFjNjEtMjAyMDA2MjUtMzY3NC1oemgydGgtMi55YW1sJwoJZXhwb3J0IGlkPSdjMDUyYjdh YjEyOTg3MjcwY2U1ZGY5Yzg5MWNiMzdmMTE2YjdhNzdmJwoJZXhwb3J0IHF1ZXVlcl92ZXJzaW9u PScvbGtwLXNyYycKCWV4cG9ydCBtb2RlbD0nS25pZ2h0cyBNaWxsJwoJZXhwb3J0IG5yX25vZGU9 MQoJZXhwb3J0IG5yX2NwdT0yODgKCWV4cG9ydCBtZW1vcnk9JzgwRycKCWV4cG9ydCBoZGRfcGFy dGl0aW9ucz0KCWV4cG9ydCBzd2FwX3BhcnRpdGlvbnM9J0xBQkVMPVNXQVAnCglleHBvcnQgcm9v dGZzX3BhcnRpdGlvbj0nL2Rldi9kaXNrL2J5LWlkL2F0YS1XRENfV0QzMEVaUlgtMDBTUEVCMF9X RC1XQ0M0RTRFSzVKMjMtcGFydDEnCglleHBvcnQgYnJhbmQ9J0ludGVsKFIpIFhlb24gUGhpKFRN KSBDUFUgNzI5NSBAIDEuNTBHSHonCglleHBvcnQgY29tbWl0PSc0OTJlNjM5ZjBjMjIyNzg0ZTJl MGYxMjE5NjYzNzVmNjQxYzYxYjE1JwoJZXhwb3J0IG5lZWRfa2NvbmZpZ19odz0nQ09ORklHX0lH Qj15CkNPTkZJR19TQVRBX0FIQ0knCglleHBvcnQgdWNvZGU9JzB4MTEnCglleHBvcnQga2NvbmZp Zz0neDg2XzY0LXJoZWwtNy42JwoJZXhwb3J0IGNvbXBpbGVyPSdnY2MtNycKCWV4cG9ydCBlbnF1 ZXVlX3RpbWU9JzIwMjAtMDYtMjUgMDM6MTE6NDUgKzA4MDAnCglleHBvcnQgX2lkPSc1ZWYzYTU3 MGQ1ZDU0MjBlNWFmMmVmMjAnCglleHBvcnQgX3J0PScvcmVzdWx0L3dpbGwtaXQtc2NhbGUvcGVy Zm9ybWFuY2UtdGhyZWFkLTEwMCUtcHRocmVhZF9tdXRleDItdWNvZGU9MHgxMS9sa3Ata25tMDEv ZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3oveDg2XzY0LXJoZWwtNy42L2djYy03LzQ5MmU2Mzlm MGMyMjI3ODRlMmUwZjEyMTk2NjM3NWY2NDFjNjFiMTUnCglleHBvcnQgdXNlcj0nbGtwJwoJZXhw b3J0IGhlYWRfY29tbWl0PSczM2RhYjVhY2NjMzE3YjVmNzc3ZjMwY2Y1MTU2NGZlMDJjNTAzYzAz JwoJZXhwb3J0IGJhc2VfY29tbWl0PScyZWY5NmE1YmIxMmJlNjJlZjc1YjU4MjhjMGFhYjgzOGVi YjI5Y2I4JwoJZXhwb3J0IGJyYW5jaD0nbGludXgtZGV2ZWwvZGV2ZWwtaG91cmx5LTIwMjAwNTE2 MDAnCglleHBvcnQgcm9vdGZzPSdkZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNneicKCWV4cG9ydCBy ZXN1bHRfcm9vdD0nL3Jlc3VsdC93aWxsLWl0LXNjYWxlL3BlcmZvcm1hbmNlLXRocmVhZC0xMDAl LXB0aHJlYWRfbXV0ZXgyLXVjb2RlPTB4MTEvbGtwLWtubTAxL2RlYmlhbi14ODZfNjQtMjAxOTEx MTQuY2d6L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy80OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYz NzVmNjQxYzYxYjE1LzMnCglleHBvcnQgc2NoZWR1bGVyX3ZlcnNpb249Jy9sa3AvbGtwLy5zcmMt MjAyMDA2MjQtMjIxNzI0JwoJZXhwb3J0IExLUF9TRVJWRVI9J2lubicKCWV4cG9ydCBhcmNoPSd4 ODZfNjQnCglleHBvcnQgbWF4X3VwdGltZT0xNTAwCglleHBvcnQgaW5pdHJkPScvb3NpbWFnZS9k ZWJpYW4vZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3onCglleHBvcnQgYm9vdGxvYWRlcl9hcHBl bmQ9J3Jvb3Q9L2Rldi9yYW0wCnVzZXI9bGtwCmpvYj0vbGtwL2pvYnMvc2NoZWR1bGVkL2xrcC1r bm0wMS93aWxsLWl0LXNjYWxlLXBlcmZvcm1hbmNlLXRocmVhZC0xMDAlLXB0aHJlYWRfbXV0ZXgy LXVjb2RlPTB4MTEtZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3otNDkyZTYzOWYwYzIyMjc4NGUy ZTBmMTIxOTY2Mzc1ZjY0MWM2MS0yMDIwMDYyNS0zNjc0LWh6aDJ0aC0yLnlhbWwKQVJDSD14ODZf NjQKa2NvbmZpZz14ODZfNjQtcmhlbC03LjYKYnJhbmNoPWxpbnV4LWRldmVsL2RldmVsLWhvdXJs eS0yMDIwMDUxNjAwCmNvbW1pdD00OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYzNzVmNjQxYzYx YjE1CkJPT1RfSU1BR0U9L3BrZy9saW51eC94ODZfNjQtcmhlbC03LjYvZ2NjLTcvNDkyZTYzOWYw YzIyMjc4NGUyZTBmMTIxOTY2Mzc1ZjY0MWM2MWIxNS92bWxpbnV6LTUuNy4wLXJjMi0wMTE4Mi1n NDkyZTYzOWYwYzIyMgptYXhfdXB0aW1lPTE1MDAKUkVTVUxUX1JPT1Q9L3Jlc3VsdC93aWxsLWl0 LXNjYWxlL3BlcmZvcm1hbmNlLXRocmVhZC0xMDAlLXB0aHJlYWRfbXV0ZXgyLXVjb2RlPTB4MTEv bGtwLWtubTAxL2RlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6L3g4Nl82NC1yaGVsLTcuNi9nY2Mt Ny80OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYzNzVmNjQxYzYxYjE1LzMKTEtQX1NFUlZFUj1p bm4Kbm9rYXNscgpzZWxpbnV4PTAKZGVidWcKYXBpYz1kZWJ1ZwpzeXNycV9hbHdheXNfZW5hYmxl ZApyY3VwZGF0ZS5yY3VfY3B1X3N0YWxsX3RpbWVvdXQ9MTAwCm5ldC5pZm5hbWVzPTAKcHJpbnRr LmRldmttc2c9b24KcGFuaWM9LTEKc29mdGxvY2t1cF9wYW5pYz0xCm5taV93YXRjaGRvZz1wYW5p Ywpvb3BzPXBhbmljCmxvYWRfcmFtZGlzaz0yCnByb21wdF9yYW1kaXNrPTAKZHJiZC5taW5vcl9j b3VudD04CnN5c3RlbWQubG9nX2xldmVsPWVycgppZ25vcmVfbG9nbGV2ZWwKY29uc29sZT10dHkw CmVhcmx5cHJpbnRrPXR0eVMwLDExNTIwMApjb25zb2xlPXR0eVMwLDExNTIwMAp2Z2E9bm9ybWFs CnJ3JwoJZXhwb3J0IG1vZHVsZXNfaW5pdHJkPScvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9n Y2MtNy80OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYzNzVmNjQxYzYxYjE1L21vZHVsZXMuY2d6 JwoJZXhwb3J0IGJtX2luaXRyZD0nL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAz LmNnei9ydW4taXBjb25maWdfMjAxOC0wNC0wMy5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2 XzY0LTIwMTgwNDAzLmNnei9sa3BfMjAxOS0wOC0wNS5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4t eDg2XzY0LTIwMTgwNDAzLmNnei9yc3luYy1yb290ZnNfMjAxOC0wNC0wMy5jZ3osL29zaW1hZ2Uv ZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei93aWxsLWl0LXNjYWxlXzIwMjAtMDEtMDcu Y2d6LC9vc2ltYWdlL3BrZy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei93aWxsLWl0LXNjYWxl LXg4Nl82NC0wZjI2MzY0LTFfMjAyMDA1MjguY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82 NC0yMDE4MDQwMy5jZ3ovbXBzdGF0XzIwMjAtMDEtMDMuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFu LXg4Nl82NC0yMDE4MDQwMy5jZ3ovdm1zdGF0XzIwMjAtMDEtMDcuY2d6LC9vc2ltYWdlL2RlcHMv ZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovcGVyZl8yMDIwMDMyNS5jZ3osL29zaW1hZ2UvcGtn L2RlYmlhbi14ODZfNjQtMjAxODA0MDMuY2d6L3BlcmYteDg2XzY0LTNlMDhhOTUyOTRhNC0xXzIw MjAwNjI0LmNneiwvb3NpbWFnZS9wa2cvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovc2FyLXg4 Nl82NC1lMDExZDk3LTFfMjAyMC0wMS0wMy5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0 LTIwMTgwNDAzLmNnei9od18yMDIwLTAxLTAyLmNneicKCWV4cG9ydCB1Y29kZV9pbml0cmQ9Jy9v c2ltYWdlL3Vjb2RlL2ludGVsLXVjb2RlLTIwMTkxMTE0LmNneicKCWV4cG9ydCBsa3BfaW5pdHJk PScvb3NpbWFnZS91c2VyL2xrcC9sa3AteDg2XzY0LmNneicKCWV4cG9ydCBzaXRlPSdpbm4nCgll eHBvcnQgTEtQX0NHSV9QT1JUPTgwCglleHBvcnQgTEtQX0NJRlNfUE9SVD0xMzkKCWV4cG9ydCBs YXN0X2tlcm5lbD0nNS43LjAtcmM1JwoJZXhwb3J0IHJlcGVhdF90bz00CglleHBvcnQgc2NoZWR1 bGVfbm90aWZ5X2FkZHJlc3M9CglleHBvcnQgcXVldWVfYXRfbGVhc3Rfb25jZT0xCglleHBvcnQg a2VybmVsPScvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy80OTJlNjM5ZjBjMjIyNzg0 ZTJlMGYxMjE5NjYzNzVmNjQxYzYxYjE1L3ZtbGludXotNS43LjAtcmMyLTAxMTgyLWc0OTJlNjM5 ZjBjMjIyJwoJZXhwb3J0IGRlcXVldWVfdGltZT0nMjAyMC0wNi0yNSAwMzoyNjozNSArMDgwMCcK CWV4cG9ydCBqb2JfaW5pdHJkPScvbGtwL2pvYnMvc2NoZWR1bGVkL2xrcC1rbm0wMS93aWxsLWl0 LXNjYWxlLXBlcmZvcm1hbmNlLXRocmVhZC0xMDAlLXB0aHJlYWRfbXV0ZXgyLXVjb2RlPTB4MTEt ZGViaWFuLXg4Nl82NC0yMDE5MTExNC5jZ3otNDkyZTYzOWYwYzIyMjc4NGUyZTBmMTIxOTY2Mzc1 ZjY0MWM2MS0yMDIwMDYyNS0zNjc0LWh6aDJ0aC0yLmNneicKCglbIC1uICIkTEtQX1NSQyIgXSB8 fAoJZXhwb3J0IExLUF9TUkM9L2xrcC8ke3VzZXI6LWxrcH0vc3JjCn0KCnJ1bl9qb2IoKQp7Cgll Y2hvICQkID4gJFRNUC9ydW4tam9iLnBpZAoKCS4gJExLUF9TUkMvbGliL2h0dHAuc2gKCS4gJExL UF9TUkMvbGliL2pvYi5zaAoJLiAkTEtQX1NSQy9saWIvZW52LnNoCgoJZXhwb3J0X3RvcF9lbnYK CglydW5fc2V0dXAgJExLUF9TUkMvc2V0dXAvY3B1ZnJlcV9nb3Zlcm5vciAncGVyZm9ybWFuY2Un CgoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBrbXNnCglydW5fbW9uaXRv ciAkTEtQX1NSQy9tb25pdG9ycy9uby1zdGRvdXQvd3JhcHBlciBib290LXRpbWUKCXJ1bl9tb25p dG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgaW9zdGF0CglydW5fbW9uaXRvciAkTEtQX1NS Qy9tb25pdG9ycy93cmFwcGVyIGhlYXJ0YmVhdAoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRv cnMvd3JhcHBlciB2bXN0YXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIg bnVtYS1udW1hc3RhdAoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBudW1h LXZtc3RhdAoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBudW1hLW1lbWlu Zm8KCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgcHJvYy12bXN0YXQKCXJ1 bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgcHJvYy1zdGF0CglydW5fbW9uaXRv ciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIG1lbWluZm8KCXJ1bl9tb25pdG9yICRMS1BfU1JD L21vbml0b3JzL3dyYXBwZXIgc2xhYmluZm8KCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3Jz L3dyYXBwZXIgaW50ZXJydXB0cwoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBl ciBsb2NrX3N0YXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgbGF0ZW5j eV9zdGF0cwoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBzb2Z0aXJxcwoJ cnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvb25lLXNob3Qvd3JhcHBlciBiZGlfZGV2X21h cHBpbmcKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgZGlza3N0YXRzCgly dW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIG5mc3N0YXQKCXJ1bl9tb25pdG9y ICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgY3B1aWRsZQoJcnVuX21vbml0b3IgJExLUF9TUkMv bW9uaXRvcnMvd3JhcHBlciBjcHVmcmVxLXN0YXRzCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25p dG9ycy93cmFwcGVyIHNjaGVkX2RlYnVnCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93 cmFwcGVyIHBlcmYtc3RhdAoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBt cHN0YXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL25vLXN0ZG91dC93cmFwcGVyIHBl cmYtcHJvZmlsZQoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBvb20ta2ls bGVyCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy9wbGFpbi93YXRjaGRvZwoKCXJ1bl90 ZXN0IG1vZGU9J3RocmVhZCcgdGVzdD0ncHRocmVhZF9tdXRleDInICRMS1BfU1JDL3Rlc3RzL3dy YXBwZXIgd2lsbC1pdC1zY2FsZQp9CgpleHRyYWN0X3N0YXRzKCkKewoJZXhwb3J0IHN0YXRzX3Bh cnRfYmVnaW49CglleHBvcnQgc3RhdHNfcGFydF9lbmQ9CgoJJExLUF9TUkMvc3RhdHMvd3JhcHBl ciB3aWxsLWl0LXNjYWxlCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGttc2cKCSRMS1BfU1JDL3N0 YXRzL3dyYXBwZXIgYm9vdC10aW1lCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGlvc3RhdAoJJExL UF9TUkMvc3RhdHMvd3JhcHBlciB2bXN0YXQKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgbnVtYS1u dW1hc3RhdAoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBudW1hLXZtc3RhdAoJJExLUF9TUkMvc3Rh dHMvd3JhcHBlciBudW1hLW1lbWluZm8KCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgcHJvYy12bXN0 YXQKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgbWVtaW5mbwoJJExLUF9TUkMvc3RhdHMvd3JhcHBl ciBzbGFiaW5mbwoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBpbnRlcnJ1cHRzCgkkTEtQX1NSQy9z dGF0cy93cmFwcGVyIGxvY2tfc3RhdAoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBsYXRlbmN5X3N0 YXRzCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIHNvZnRpcnFzCgkkTEtQX1NSQy9zdGF0cy93cmFw cGVyIGRpc2tzdGF0cwoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBuZnNzdGF0CgkkTEtQX1NSQy9z dGF0cy93cmFwcGVyIGNwdWlkbGUKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgc2NoZWRfZGVidWcK CSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgcGVyZi1zdGF0CgkkTEtQX1NSQy9zdGF0cy93cmFwcGVy IG1wc3RhdAoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBwZXJmLXByb2ZpbGUKCgkkTEtQX1NSQy9z dGF0cy93cmFwcGVyIHRpbWUgd2lsbC1pdC1zY2FsZS50aW1lCgkkTEtQX1NSQy9zdGF0cy93cmFw cGVyIGRtZXNnCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGttc2cKCSRMS1BfU1JDL3N0YXRzL3dy YXBwZXIgbGFzdF9zdGF0ZQoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBzdGRlcnIKCSRMS1BfU1JD L3N0YXRzL3dyYXBwZXIgdGltZQp9CgoiJEAiCg== --===============2500316766844431847== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="job.yaml" LS0tCgojISBqb2JzL3dpbGwtaXQtc2NhbGUtMTAwLnlhbWwKc3VpdGU6IHdpbGwtaXQtc2NhbGUK dGVzdGNhc2U6IHdpbGwtaXQtc2NhbGUKY2F0ZWdvcnk6IGJlbmNobWFyawpucl90YXNrOiAxMDAl CndpbGwtaXQtc2NhbGU6CiAgbW9kZTogdGhyZWFkCiAgdGVzdDogcHRocmVhZF9tdXRleDIKam9i X29yaWdpbjogIi9sa3AvbGtwLy5zcmMtMjAyMDA1MTQtMTAyMjI2L2FsbG90L2N5Y2xpYzpwMTps aW51eC1kZXZlbDpkZXZlbC1ob3VybHkvbGtwLWtubTAxL3dpbGwtaXQtc2NhbGUtMTAwLnlhbWwi CgojISBxdWV1ZSBvcHRpb25zCnF1ZXVlX2NtZGxpbmVfa2V5czoKLSBicmFuY2gKLSBjb21taXQK LSBxdWV1ZV9hdF9sZWFzdF9vbmNlCnF1ZXVlOiBiaXNlY3QKdGVzdGJveDogbGtwLWtubTAxCnRi b3hfZ3JvdXA6IGxrcC1rbm0wMQpzdWJtaXRfaWQ6IDVlYzIxODE5YzRkNGViMTNmOWM4ZGJjZApq b2JfZmlsZTogIi9sa3Avam9icy9zY2hlZHVsZWQvbGtwLWtubTAxL3dpbGwtaXQtc2NhbGUtcGVy Zm9ybWFuY2UtdGhyZWFkLTEwMCUtcHRocmVhZF9tdXRleDItdWNvZGU9MHgxMS1kZWJpYW4teDg2 XzY0LTIwMTkxMTE0LmNnei00OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYzNzVmNjQxYzYxLTIw MjAwNTE4LTcwNjQ5LTF3ZW4yNTItMC55YW1sIgppZDogZTFmMTY1OWViODc4ZWM3NWRlMjc1MmRk ZTYxMDI2OGIzMDZhODhlNgpxdWV1ZXJfdmVyc2lvbjogIi9sa3Atc3JjIgoKIyEgaG9zdHMvbGtw LWtubTAxCm1vZGVsOiBLbmlnaHRzIE1pbGwKbnJfbm9kZTogMQpucl9jcHU6IDI4OAptZW1vcnk6 IDgwRwpoZGRfcGFydGl0aW9uczogCnN3YXBfcGFydGl0aW9uczogTEFCRUw9U1dBUApyb290ZnNf cGFydGl0aW9uOiAiL2Rldi9kaXNrL2J5LWlkL2F0YS1XRENfV0QzMEVaUlgtMDBTUEVCMF9XRC1X Q0M0RTRFSzVKMjMtcGFydDEiCmJyYW5kOiBJbnRlbChSKSBYZW9uIFBoaShUTSkgQ1BVIDcyOTUg QCAxLjUwR0h6CgojISBpbmNsdWRlL2NhdGVnb3J5L2JlbmNobWFyawprbXNnOiAKYm9vdC10aW1l OiAKaW9zdGF0OiAKaGVhcnRiZWF0OiAKdm1zdGF0OiAKbnVtYS1udW1hc3RhdDogCm51bWEtdm1z dGF0OiAKbnVtYS1tZW1pbmZvOiAKcHJvYy12bXN0YXQ6IApwcm9jLXN0YXQ6IAptZW1pbmZvOiAK c2xhYmluZm86IAppbnRlcnJ1cHRzOiAKbG9ja19zdGF0OiAKbGF0ZW5jeV9zdGF0czogCnNvZnRp cnFzOiAKYmRpX2Rldl9tYXBwaW5nOiAKZGlza3N0YXRzOiAKbmZzc3RhdDogCmNwdWlkbGU6IApj cHVmcmVxLXN0YXRzOiAKc2NoZWRfZGVidWc6IApwZXJmLXN0YXQ6IAptcHN0YXQ6IApwZXJmLXBy b2ZpbGU6IAoKIyEgaW5jbHVkZS9jYXRlZ29yeS9BTEwKY3B1ZnJlcV9nb3Zlcm5vcjogcGVyZm9y bWFuY2UKCiMhIGluY2x1ZGUvcXVldWUvY3ljbGljCmNvbW1pdDogNDkyZTYzOWYwYzIyMjc4NGUy ZTBmMTIxOTY2Mzc1ZjY0MWM2MWIxNQoKIyEgaW5jbHVkZS90ZXN0Ym94L2xrcC1rbm0wMQpuZWVk X2tjb25maWdfaHc6Ci0gQ09ORklHX0lHQj15Ci0gQ09ORklHX1NBVEFfQUhDSQp1Y29kZTogJzB4 MTEnCgojISBkZWZhdWx0IHBhcmFtcwprY29uZmlnOiB4ODZfNjQtcmhlbC03LjYKY29tcGlsZXI6 IGdjYy03CmVucXVldWVfdGltZTogMjAyMC0wNS0xOCAxMzowNzo0My4xODgwMjcxMDIgKzA4OjAw Cl9pZDogNWVjMjE4MTljNGQ0ZWIxM2Y5YzhkYmNkCl9ydDogIi9yZXN1bHQvd2lsbC1pdC1zY2Fs ZS9wZXJmb3JtYW5jZS10aHJlYWQtMTAwJS1wdGhyZWFkX211dGV4Mi11Y29kZT0weDExL2xrcC1r bm0wMS9kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnei94ODZfNjQtcmhlbC03LjYvZ2NjLTcvNDky ZTYzOWYwYzIyMjc4NGUyZTBmMTIxOTY2Mzc1ZjY0MWM2MWIxNSIKCiMhIHNjaGVkdWxlIG9wdGlv bnMKdXNlcjogbGtwCmhlYWRfY29tbWl0OiAzM2RhYjVhY2NjMzE3YjVmNzc3ZjMwY2Y1MTU2NGZl MDJjNTAzYzAzCmJhc2VfY29tbWl0OiAyZWY5NmE1YmIxMmJlNjJlZjc1YjU4MjhjMGFhYjgzOGVi YjI5Y2I4CmJyYW5jaDogbGludXgtZGV2ZWwvZGV2ZWwtaG91cmx5LTIwMjAwNTE2MDAKcm9vdGZz OiBkZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnegpyZXN1bHRfcm9vdDogIi9yZXN1bHQvd2lsbC1p dC1zY2FsZS9wZXJmb3JtYW5jZS10aHJlYWQtMTAwJS1wdGhyZWFkX211dGV4Mi11Y29kZT0weDEx L2xrcC1rbm0wMS9kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnei94ODZfNjQtcmhlbC03LjYvZ2Nj LTcvNDkyZTYzOWYwYzIyMjc4NGUyZTBmMTIxOTY2Mzc1ZjY0MWM2MWIxNS8wIgpzY2hlZHVsZXJf dmVyc2lvbjogIi9sa3AvbGtwLy5zcmMtMjAyMDA1MTgtMTAzNzM4IgpMS1BfU0VSVkVSOiBpbm4K YXJjaDogeDg2XzY0Cm1heF91cHRpbWU6IDE1MDAKaW5pdHJkOiAiL29zaW1hZ2UvZGViaWFuL2Rl Ymlhbi14ODZfNjQtMjAxOTExMTQuY2d6Igpib290bG9hZGVyX2FwcGVuZDoKLSByb290PS9kZXYv cmFtMAotIHVzZXI9bGtwCi0gam9iPS9sa3Avam9icy9zY2hlZHVsZWQvbGtwLWtubTAxL3dpbGwt aXQtc2NhbGUtcGVyZm9ybWFuY2UtdGhyZWFkLTEwMCUtcHRocmVhZF9tdXRleDItdWNvZGU9MHgx MS1kZWJpYW4teDg2XzY0LTIwMTkxMTE0LmNnei00OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYz NzVmNjQxYzYxLTIwMjAwNTE4LTcwNjQ5LTF3ZW4yNTItMC55YW1sCi0gQVJDSD14ODZfNjQKLSBr Y29uZmlnPXg4Nl82NC1yaGVsLTcuNgotIGJyYW5jaD1saW51eC1kZXZlbC9kZXZlbC1ob3VybHkt MjAyMDA1MTYwMAotIGNvbW1pdD00OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYzNzVmNjQxYzYx YjE1Ci0gQk9PVF9JTUFHRT0vcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy80OTJlNjM5 ZjBjMjIyNzg0ZTJlMGYxMjE5NjYzNzVmNjQxYzYxYjE1L3ZtbGludXotNS43LjAtcmMyLTAxMTgy LWc0OTJlNjM5ZjBjMjIyCi0gbWF4X3VwdGltZT0xNTAwCi0gUkVTVUxUX1JPT1Q9L3Jlc3VsdC93 aWxsLWl0LXNjYWxlL3BlcmZvcm1hbmNlLXRocmVhZC0xMDAlLXB0aHJlYWRfbXV0ZXgyLXVjb2Rl PTB4MTEvbGtwLWtubTAxL2RlYmlhbi14ODZfNjQtMjAxOTExMTQuY2d6L3g4Nl82NC1yaGVsLTcu Ni9nY2MtNy80OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYzNzVmNjQxYzYxYjE1LzAKLSBMS1Bf U0VSVkVSPWlubgotIG5va2FzbHIKLSBzZWxpbnV4PTAKLSBkZWJ1ZwotIGFwaWM9ZGVidWcKLSBz eXNycV9hbHdheXNfZW5hYmxlZAotIHJjdXBkYXRlLnJjdV9jcHVfc3RhbGxfdGltZW91dD0xMDAK LSBuZXQuaWZuYW1lcz0wCi0gcHJpbnRrLmRldmttc2c9b24KLSBwYW5pYz0tMQotIHNvZnRsb2Nr dXBfcGFuaWM9MQotIG5taV93YXRjaGRvZz1wYW5pYwotIG9vcHM9cGFuaWMKLSBsb2FkX3JhbWRp c2s9MgotIHByb21wdF9yYW1kaXNrPTAKLSBkcmJkLm1pbm9yX2NvdW50PTgKLSBzeXN0ZW1kLmxv Z19sZXZlbD1lcnIKLSBpZ25vcmVfbG9nbGV2ZWwKLSBjb25zb2xlPXR0eTAKLSBlYXJseXByaW50 az10dHlTMCwxMTUyMDAKLSBjb25zb2xlPXR0eVMwLDExNTIwMAotIHZnYT1ub3JtYWwKLSBydwpt b2R1bGVzX2luaXRyZDogIi9wa2cvbGludXgveDg2XzY0LXJoZWwtNy42L2djYy03LzQ5MmU2Mzlm MGMyMjI3ODRlMmUwZjEyMTk2NjM3NWY2NDFjNjFiMTUvbW9kdWxlcy5jZ3oiCmJtX2luaXRyZDog Ii9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovcnVuLWlwY29uZmlnXzIw MTgtMDQtMDMuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovbGtw XzIwMTktMDgtMDUuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ov cnN5bmMtcm9vdGZzXzIwMTgtMDQtMDMuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0y MDE4MDQwMy5jZ3ovd2lsbC1pdC1zY2FsZV8yMDIwLTAxLTA3LmNneiwvb3NpbWFnZS9wa2cvZGVi aWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovd2lsbC1pdC1zY2FsZS14ODZfNjQtMWVlZjg5ZS0xXzIw MjAtMDEtMDcuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovbXBz dGF0XzIwMjAtMDEtMDMuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5j Z3ovdm1zdGF0XzIwMjAtMDEtMDcuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4 MDQwMy5jZ3ovcGVyZl8yMDIwMDMyNS5jZ3osL29zaW1hZ2UvcGtnL2RlYmlhbi14ODZfNjQtMjAx ODA0MDMuY2d6L3BlcmYteDg2XzY0LTc2Y2NkMjM0MjY5Yi0xXzIwMjAwMzI1LmNneiwvb3NpbWFn ZS9wa2cvZGViaWFuLXg4Nl82NC0yMDE4MDQwMy5jZ3ovc2FyLXg4Nl82NC1lMDExZDk3LTFfMjAy MC0wMS0wMy5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgwNDAzLmNnei9od18y MDIwLTAxLTAyLmNneiIKdWNvZGVfaW5pdHJkOiAiL29zaW1hZ2UvdWNvZGUvaW50ZWwtdWNvZGUt MjAxOTExMTQuY2d6Igpsa3BfaW5pdHJkOiAiL29zaW1hZ2UvdXNlci9sa3AvbGtwLXg4Nl82NC5j Z3oiCnNpdGU6IGlubgoKIyEgL2xrcC9sa3AvLnNyYy0yMDIwMDUxNC0xMDIyMjYvaW5jbHVkZS9z aXRlL2lubgpMS1BfQ0dJX1BPUlQ6IDgwCkxLUF9DSUZTX1BPUlQ6IDEzOQpvb20ta2lsbGVyOiAK d2F0Y2hkb2c6IAoKIyEgcnVudGltZSBzdGF0dXMKbGFzdF9rZXJuZWw6IDUuNy4wLXJjNQpyZXBl YXRfdG86IDIKc2NoZWR1bGVfbm90aWZ5X2FkZHJlc3M6IAoKIyEgdXNlciBvdmVycmlkZXMKcXVl dWVfYXRfbGVhc3Rfb25jZTogMAprZXJuZWw6ICIvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9n Y2MtNy80OTJlNjM5ZjBjMjIyNzg0ZTJlMGYxMjE5NjYzNzVmNjQxYzYxYjE1L3ZtbGludXotNS43 LjAtcmMyLTAxMTgyLWc0OTJlNjM5ZjBjMjIyIgpkZXF1ZXVlX3RpbWU6IDIwMjAtMDUtMTggMTM6 NDE6MTguODgzOTc3MzQ2ICswODowMAoKIyEgL2xrcC9sa3AvLnNyYy0yMDIwMDUxOC0xMDM3Mzgv aW5jbHVkZS9zaXRlL2lubgpqb2Jfc3RhdGU6IGZpbmlzaGVkCmxvYWRhdmc6IDE4OS40MyAxNzAu OTEgNzkuMzkgMS8xODUzIDExMzg3CnN0YXJ0X3RpbWU6ICcxNTg5NzgwNTgyJwplbmRfdGltZTog JzE1ODk3ODA4ODcnCnZlcnNpb246ICIvbGtwL2xrcC8uc3JjLTIwMjAwNTE0LTEwMjI1Nzo3Zjk1 NDc3Njo2ZTQ1MGNlNjIiCg== --===============2500316766844431847== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="reproduce.ksh" CmZvciBjcHVfZGlyIGluIC9zeXMvZGV2aWNlcy9zeXN0ZW0vY3B1L2NwdVswLTldKgpkbwoJb25s aW5lX2ZpbGU9IiRjcHVfZGlyIi9vbmxpbmUKCVsgLWYgIiRvbmxpbmVfZmlsZSIgXSAmJiBbICIk KGNhdCAiJG9ubGluZV9maWxlIikiIC1lcSAwIF0gJiYgY29udGludWUKCglmaWxlPSIkY3B1X2Rp ciIvY3B1ZnJlcS9zY2FsaW5nX2dvdmVybm9yCglbIC1mICIkZmlsZSIgXSAmJiBlY2hvICJwZXJm b3JtYW5jZSIgPiAiJGZpbGUiCmRvbmUKCiAiL2xrcC9iZW5jaG1hcmtzL3B5dGhvbjMvYmluL3B5 dGhvbjMiICIuL3J1bnRlc3QucHkiICJwdGhyZWFkX211dGV4MiIgIjI5NSIgInRocmVhZCIgIjI4 OCIK --===============2500316766844431847==-- From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.7 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS, UPPERCASE_50_75,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 67DDDC433E0 for ; Sat, 27 Jun 2020 08:29:36 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id AAF15214D8 for ; Sat, 27 Jun 2020 08:29:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726514AbgF0I3e (ORCPT ); Sat, 27 Jun 2020 04:29:34 -0400 Received: from mga06.intel.com ([134.134.136.31]:62367 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726404AbgF0I3d (ORCPT ); Sat, 27 Jun 2020 04:29:33 -0400 IronPort-SDR: xLuD4UvjVyGWijcTn4WltxuQXDZLWCz93KnZ+NoELXfNttQqER0Rk4NEFufqxzpvhr5FGPRzvF haha1+gmZZrA== X-IronPort-AV: E=McAfee;i="6000,8403,9664"; a="207151747" X-IronPort-AV: E=Sophos;i="5.75,287,1589266800"; d="yaml'?scan'208";a="207151747" X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Jun 2020 01:22:51 -0700 IronPort-SDR: OySZQII1Z8FvfYg0oFv3faqX2lgqTaWqYkrXMsjxZmPhsp/kFfu+D5c2N2swfGGqmg5cWaXb42 E5PTiYlUwfhw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.75,287,1589266800"; d="yaml'?scan'208";a="320204850" Received: from shao2-debian.sh.intel.com (HELO localhost) ([10.239.13.3]) by FMSMGA003.fm.intel.com with ESMTP; 27 Jun 2020 01:22:47 -0700 Date: Sat, 27 Jun 2020 16:22:22 +0800 From: kernel test robot To: Yonghong Song Cc: Alexei Starovoitov , Andrii Nakryiko , LKML , lkp@lists.01.org Subject: [bpf] will-it-scale.per_thread_ops 2.6% improvement Message-ID: <20200627082222.GG5535@shao2-debian> MIME-Version: 1.0 Content-Type: multipart/mixed; boundary="8TMLq6GPUuN4DysL" Content-Disposition: inline Content-Transfer-Encoding: 8bit User-Agent: NeoMutt/20170113 (1.7.2) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --8TMLq6GPUuN4DysL Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit Greeting, FYI, we noticed a 2.6% improvement of will-it-scale.per_thread_ops due to commit: commit: 492e639f0c222784e2e0f121966375f641c61b15 ("bpf: Add bpf_seq_printf and bpf_seq_write helpers") https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git master in testcase: will-it-scale on test machine: 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with 80G memory with following parameters: nr_task: 100% mode: thread test: pthread_mutex2 cpufreq_governor: performance ucode: 0x11 test-description: Will It Scale takes a testcase and runs it from 1 through to n parallel copies to see if the testcase will scale. It builds both a process and threads based test in order to see any differences between the two. test-url: https://github.com/antonblanchard/will-it-scale In addition to that, the commit also has significant impact on the following tests: +------------------+----------------------------------------------------------------------+ | testcase: change | will-it-scale: will-it-scale.per_process_ops 2.5% improvement | | test machine | 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with 80G memory | | test parameters | cpufreq_governor=performance | | | mode=process | | | nr_task=100% | | | test=malloc2 | | | ucode=0x11 | +------------------+----------------------------------------------------------------------+ Details are as below: --------------------------------------------------------------------------------------------------> To reproduce: git clone https://github.com/intel/lkp-tests.git cd lkp-tests bin/lkp install job.yaml # job file is attached in this email bin/lkp run job.yaml ========================================================================================= compiler/cpufreq_governor/kconfig/mode/nr_task/rootfs/tbox_group/test/testcase/ucode: gcc-7/performance/x86_64-rhel-7.6/thread/100%/debian-x86_64-20191114.cgz/lkp-knm01/pthread_mutex2/will-it-scale/0x11 commit: b121b341e5 ("bpf: Add PTR_TO_BTF_ID_OR_NULL support") 492e639f0c ("bpf: Add bpf_seq_printf and bpf_seq_write helpers") b121b341e5983bdc 492e639f0c222784e2e0f121966 ---------------- --------------------------- %stddev %change %stddev \ | \ 6105969 +2.6% 6265564 will-it-scale.per_thread_ops 9855 +1196.5% 127775 ± 92% will-it-scale.time.maximum_resident_set_size 1.759e+09 +2.6% 1.804e+09 will-it-scale.workload 330.50 ± 13% +71.4% 566.50 ± 21% cpuidle.POLL.usage 149.50 +3.3% 154.50 ± 2% proc-vmstat.nr_anon_transparent_hugepages 24750 +2.5% 25362 proc-vmstat.nr_shmem 22056 ± 6% -21.5% 17321 ± 27% proc-vmstat.numa_hint_faults 22056 ± 6% -21.5% 17321 ± 27% proc-vmstat.numa_hint_faults_local 451.64 ± 11% +27.3% 574.96 ± 21% sched_debug.cfs_rq:/.util_avg.min 0.46 ± 18% -58.7% 0.19 ±105% sched_debug.rt_rq:/.rt_time.avg 133.72 ± 18% -58.7% 55.26 ±105% sched_debug.rt_rq:/.rt_time.max 7.87 ± 18% -58.7% 3.25 ±105% sched_debug.rt_rq:/.rt_time.stddev 123790 ± 14% -13.1% 107602 ± 3% softirqs.CPU100.TIMER 124472 ± 14% -13.0% 108248 ± 5% softirqs.CPU142.TIMER 125239 ± 14% -12.4% 109741 ± 5% softirqs.CPU166.TIMER 130036 ± 11% -15.7% 109609 ± 3% softirqs.CPU170.TIMER 123083 ± 12% -14.6% 105115 ± 3% softirqs.CPU207.TIMER 137740 ± 13% -21.5% 108150 ± 4% softirqs.CPU209.TIMER 126203 ± 11% -11.0% 112261 ± 2% softirqs.CPU213.TIMER 126552 ± 13% -14.7% 107985 ± 2% softirqs.CPU226.TIMER 126084 ± 11% -13.6% 108956 ± 4% softirqs.CPU73.TIMER 3.162e+10 +2.8% 3.252e+10 perf-stat.i.branch-instructions 22.58 +0.3 22.90 perf-stat.i.branch-miss-rate% 7.165e+09 +4.3% 7.47e+09 perf-stat.i.branch-misses 82101720 +1.4% 83214202 perf-stat.i.cache-references 4.361e+11 +2.2% 4.455e+11 perf-stat.i.cpu-cycles 38454 ± 2% +5.2% 40469 ± 2% perf-stat.i.cycles-between-cache-misses 3.53 +0.0 3.57 perf-stat.i.iTLB-load-miss-rate% 3.786e+09 +3.8% 3.931e+09 perf-stat.i.iTLB-load-misses 1.032e+11 +2.4% 1.057e+11 perf-stat.i.iTLB-loads 1.028e+11 +2.7% 1.055e+11 perf-stat.i.instructions 27.45 -1.3% 27.08 perf-stat.i.instructions-per-iTLB-miss 1.51 +2.2% 1.55 perf-stat.i.metric.GHz 468.30 +2.5% 480.18 perf-stat.i.metric.M/sec 22.69 +0.3 23.00 perf-stat.overall.branch-miss-rate% 37831 ± 2% +5.2% 39799 perf-stat.overall.cycles-between-cache-misses 3.54 +0.0 3.59 perf-stat.overall.iTLB-load-miss-rate% 27.14 -1.1% 26.84 perf-stat.overall.instructions-per-iTLB-miss 3.152e+10 +2.8% 3.241e+10 perf-stat.ps.branch-instructions 7.152e+09 +4.2% 7.454e+09 perf-stat.ps.branch-misses 82017742 +1.3% 83120324 perf-stat.ps.cache-references 4.348e+11 +2.1% 4.441e+11 perf-stat.ps.cpu-cycles 3.775e+09 +3.8% 3.919e+09 perf-stat.ps.iTLB-load-misses 1.028e+11 +2.4% 1.053e+11 perf-stat.ps.iTLB-loads 1.025e+11 +2.6% 1.052e+11 perf-stat.ps.instructions 3.122e+13 +2.5% 3.2e+13 perf-stat.total.instructions 10.82 -0.1 10.70 perf-profile.calltrace.cycles-pp.pthread_mutex_unlock 0.72 ± 10% +0.2 0.89 ± 10% perf-profile.calltrace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt 0.79 ± 11% +0.2 0.96 ± 11% perf-profile.calltrace.cycles-pp.apic_timer_interrupt 0.84 ± 11% +0.3 1.09 ± 10% perf-profile.calltrace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.__pthread_mutex_unlock_usercnt 0.48 ± 58% +0.3 0.76 ± 9% perf-profile.calltrace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 1.11 ± 11% +0.3 1.39 ± 10% perf-profile.calltrace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.__pthread_mutex_unlock_usercnt 1.34 ± 10% +0.3 1.64 ± 11% perf-profile.calltrace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.__pthread_mutex_unlock_usercnt 1.47 ± 10% +0.3 1.78 ± 11% perf-profile.calltrace.cycles-pp.apic_timer_interrupt.__pthread_mutex_unlock_usercnt 0.14 ±173% +0.5 0.60 ± 9% perf-profile.calltrace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 1.64 ± 12% +0.5 2.15 ± 10% perf-profile.calltrace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.pthread_mutex_lock 2.17 ± 11% +0.6 2.74 ± 10% perf-profile.calltrace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.pthread_mutex_lock 2.62 ± 10% +0.6 3.24 ± 11% perf-profile.calltrace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.pthread_mutex_lock 2.89 ± 10% +0.6 3.51 ± 11% perf-profile.calltrace.cycles-pp.apic_timer_interrupt.pthread_mutex_lock 0.14 ±173% +0.7 0.86 ± 10% perf-profile.calltrace.cycles-pp.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues 0.47 ± 59% +1.4 1.83 ± 10% perf-profile.calltrace.cycles-pp.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt 0.48 ± 59% +1.4 1.90 ± 11% perf-profile.calltrace.cycles-pp.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt 0.67 ± 17% +1.5 2.19 ± 11% perf-profile.calltrace.cycles-pp.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 0.74 ± 12% -0.6 0.17 ± 10% perf-profile.children.cycles-pp.__remove_hrtimer 0.23 ± 7% -0.2 0.08 ± 20% perf-profile.children.cycles-pp.rb_next 0.29 ± 7% -0.2 0.14 ± 11% perf-profile.children.cycles-pp.timerqueue_del 0.41 ± 10% -0.1 0.32 ± 12% perf-profile.children.cycles-pp.perf_mux_hrtimer_handler 8.81 -0.1 8.72 perf-profile.children.cycles-pp.pthread_mutex_unlock 0.11 ± 18% -0.0 0.07 ± 30% perf-profile.children.cycles-pp.rcu_irq_enter 0.11 ± 10% +0.0 0.12 ± 4% perf-profile.children.cycles-pp.timerqueue_add 0.12 ± 11% +0.0 0.15 ± 5% perf-profile.children.cycles-pp.enqueue_hrtimer 0.17 ± 14% +0.0 0.21 ± 12% perf-profile.children.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.07 ± 15% +0.0 0.12 ± 13% perf-profile.children.cycles-pp._raw_spin_lock_irq 0.06 ± 20% +0.0 0.11 ± 10% perf-profile.children.cycles-pp.cpuacct_charge 0.00 +0.1 0.05 ± 8% perf-profile.children.cycles-pp.native_sched_clock 0.00 +0.1 0.05 ± 9% perf-profile.children.cycles-pp.sched_clock 0.00 +0.1 0.05 ± 9% perf-profile.children.cycles-pp.__calc_delta 0.00 +0.1 0.06 ± 11% perf-profile.children.cycles-pp.sched_clock_cpu 0.00 +0.1 0.06 ± 11% perf-profile.children.cycles-pp.raise_softirq 0.00 +0.1 0.06 ± 11% perf-profile.children.cycles-pp.cpuacct_account_field 0.00 +0.1 0.06 ± 13% perf-profile.children.cycles-pp.reweight_entity 0.01 ±173% +0.1 0.08 ± 6% perf-profile.children.cycles-pp.arch_scale_freq_tick 0.05 ± 58% +0.1 0.12 ± 20% perf-profile.children.cycles-pp.run_timer_softirq 0.01 ±173% +0.1 0.08 ± 29% perf-profile.children.cycles-pp.run_posix_cpu_timers 0.00 +0.1 0.07 ± 11% perf-profile.children.cycles-pp.hrtimer_active 0.00 +0.1 0.08 ± 24% perf-profile.children.cycles-pp.x86_pmu_disable 0.14 ± 15% +0.1 0.22 ± 8% perf-profile.children.cycles-pp.clockevents_program_event 0.09 ± 15% +0.1 0.18 ± 8% perf-profile.children.cycles-pp.__update_load_avg_cfs_rq 0.06 ± 60% +0.1 0.14 ± 12% perf-profile.children.cycles-pp.account_user_time 0.09 ± 19% +0.1 0.18 ± 7% perf-profile.children.cycles-pp._raw_spin_lock 0.09 ± 20% +0.1 0.18 ± 10% perf-profile.children.cycles-pp.__update_load_avg_se 0.01 ±173% +0.1 0.10 ± 15% perf-profile.children.cycles-pp.profile_tick 0.14 ± 12% +0.1 0.25 ± 11% perf-profile.children.cycles-pp.ktime_get 0.08 ± 21% +0.1 0.21 ± 13% perf-profile.children.cycles-pp.rcu_sched_clock_irq 0.24 ± 17% +0.1 0.37 ± 7% perf-profile.children.cycles-pp.update_curr 0.16 ± 11% +0.1 0.30 ± 18% perf-profile.children.cycles-pp.__softirqentry_text_start 0.01 ±173% +0.2 0.17 ± 15% perf-profile.children.cycles-pp.run_local_timers 0.04 ± 59% +0.2 0.20 ± 20% perf-profile.children.cycles-pp.update_rq_clock 0.26 ± 12% +0.2 0.43 ± 17% perf-profile.children.cycles-pp.irq_exit 0.59 ± 17% +0.5 1.14 ± 8% perf-profile.children.cycles-pp.task_tick_fair 0.88 ± 18% +0.9 1.76 ± 9% perf-profile.children.cycles-pp.scheduler_tick 3.39 ± 12% +1.1 4.47 ± 9% perf-profile.children.cycles-pp.__hrtimer_run_queues 4.47 ± 11% +1.2 5.63 ± 10% perf-profile.children.cycles-pp.hrtimer_interrupt 5.38 ± 10% +1.2 6.62 ± 11% perf-profile.children.cycles-pp.smp_apic_timer_interrupt 5.93 ± 10% +1.3 7.19 ± 11% perf-profile.children.cycles-pp.apic_timer_interrupt 1.19 ± 18% +1.3 2.48 ± 10% perf-profile.children.cycles-pp.update_process_times 1.23 ± 18% +1.4 2.58 ± 10% perf-profile.children.cycles-pp.tick_sched_handle 1.39 ± 17% +1.6 2.96 ± 10% perf-profile.children.cycles-pp.tick_sched_timer 0.22 ± 6% -0.1 0.07 ± 21% perf-profile.self.cycles-pp.rb_next 5.98 -0.1 5.85 perf-profile.self.cycles-pp.pthread_mutex_unlock 0.25 ± 10% -0.1 0.14 ± 15% perf-profile.self.cycles-pp.perf_mux_hrtimer_handler 0.11 ± 18% -0.1 0.06 ± 65% perf-profile.self.cycles-pp.rcu_irq_enter 0.04 ± 58% +0.0 0.07 ± 7% perf-profile.self.cycles-pp.prepare_exit_to_usermode 0.07 ± 10% +0.0 0.11 ± 14% perf-profile.self.cycles-pp._raw_spin_lock_irq 0.15 ± 16% +0.0 0.19 ± 6% perf-profile.self.cycles-pp.update_curr 0.06 ± 20% +0.0 0.11 ± 10% perf-profile.self.cycles-pp.cpuacct_charge 0.04 ± 58% +0.1 0.09 ± 19% perf-profile.self.cycles-pp.__softirqentry_text_start 0.00 +0.1 0.06 ± 11% perf-profile.self.cycles-pp.raise_softirq 0.00 +0.1 0.06 ± 11% perf-profile.self.cycles-pp.cpuacct_account_field 0.03 ±100% +0.1 0.09 ± 17% perf-profile.self.cycles-pp.run_timer_softirq 0.01 ±173% +0.1 0.08 ± 21% perf-profile.self.cycles-pp.account_user_time 0.08 ± 17% +0.1 0.15 ± 8% perf-profile.self.cycles-pp.__update_load_avg_cfs_rq 0.01 ±173% +0.1 0.08 ± 29% perf-profile.self.cycles-pp.run_posix_cpu_timers 0.00 +0.1 0.07 ± 11% perf-profile.self.cycles-pp.hrtimer_active 0.00 +0.1 0.08 ± 24% perf-profile.self.cycles-pp.x86_pmu_disable 0.07 ± 20% +0.1 0.15 ± 8% perf-profile.self.cycles-pp.__update_load_avg_se 0.09 ± 19% +0.1 0.18 ± 7% perf-profile.self.cycles-pp._raw_spin_lock 0.01 ±173% +0.1 0.10 ± 14% perf-profile.self.cycles-pp.profile_tick 0.04 ± 58% +0.1 0.13 ± 12% perf-profile.self.cycles-pp.rcu_sched_clock_irq 0.03 ±102% +0.1 0.12 ± 13% perf-profile.self.cycles-pp.tick_sched_timer 0.11 ± 11% +0.1 0.21 ± 12% perf-profile.self.cycles-pp.ktime_get 0.00 +0.1 0.13 ± 16% perf-profile.self.cycles-pp.run_local_timers 0.00 +0.1 0.14 ± 22% perf-profile.self.cycles-pp.update_rq_clock 0.11 ± 20% +0.1 0.25 ± 10% perf-profile.self.cycles-pp.task_tick_fair 3759 +52.3% 5725 ± 33% interrupts.CPU0.NMI:Non-maskable_interrupts 3759 +52.3% 5725 ± 33% interrupts.CPU0.PMI:Performance_monitoring_interrupts 4752 ± 34% +40.9% 6695 ± 24% interrupts.CPU1.NMI:Non-maskable_interrupts 4752 ± 34% +40.9% 6695 ± 24% interrupts.CPU1.PMI:Performance_monitoring_interrupts 607.50 ± 12% +38.6% 842.25 ± 12% interrupts.CPU10.RES:Rescheduling_interrupts 4635 ± 34% +62.9% 7551 interrupts.CPU104.NMI:Non-maskable_interrupts 4635 ± 34% +62.9% 7551 interrupts.CPU104.PMI:Performance_monitoring_interrupts 896.00 ± 40% -45.1% 492.25 ± 79% interrupts.CPU106.RES:Rescheduling_interrupts 28.50 ± 54% +860.5% 273.75 ± 64% interrupts.CPU107.RES:Rescheduling_interrupts 115.00 ± 48% -64.8% 40.50 ± 21% interrupts.CPU119.RES:Rescheduling_interrupts 4633 ± 34% +22.5% 5675 ± 33% interrupts.CPU124.NMI:Non-maskable_interrupts 4633 ± 34% +22.5% 5675 ± 33% interrupts.CPU124.PMI:Performance_monitoring_interrupts 3724 +52.3% 5673 ± 33% interrupts.CPU129.NMI:Non-maskable_interrupts 3724 +52.3% 5673 ± 33% interrupts.CPU129.PMI:Performance_monitoring_interrupts 3705 +54.9% 5741 ± 33% interrupts.CPU13.NMI:Non-maskable_interrupts 3705 +54.9% 5741 ± 33% interrupts.CPU13.PMI:Performance_monitoring_interrupts 537.50 ± 57% +136.8% 1273 ± 53% interrupts.CPU130.RES:Rescheduling_interrupts 4635 ± 34% +22.8% 5692 ± 33% interrupts.CPU131.NMI:Non-maskable_interrupts 4635 ± 34% +22.8% 5692 ± 33% interrupts.CPU131.PMI:Performance_monitoring_interrupts 4648 ± 34% +42.1% 6603 ± 24% interrupts.CPU147.NMI:Non-maskable_interrupts 4648 ± 34% +42.1% 6603 ± 24% interrupts.CPU147.PMI:Performance_monitoring_interrupts 3720 +52.9% 5689 ± 33% interrupts.CPU148.NMI:Non-maskable_interrupts 3720 +52.9% 5689 ± 33% interrupts.CPU148.PMI:Performance_monitoring_interrupts 3725 +52.9% 5695 ± 33% interrupts.CPU149.NMI:Non-maskable_interrupts 3725 +52.9% 5695 ± 33% interrupts.CPU149.PMI:Performance_monitoring_interrupts 4626 ± 34% +23.3% 5704 ± 33% interrupts.CPU152.NMI:Non-maskable_interrupts 4626 ± 34% +23.3% 5704 ± 33% interrupts.CPU152.PMI:Performance_monitoring_interrupts 4657 ± 34% +42.4% 6630 ± 24% interrupts.CPU154.NMI:Non-maskable_interrupts 4657 ± 34% +42.4% 6630 ± 24% interrupts.CPU154.PMI:Performance_monitoring_interrupts 260.00 ± 59% -55.9% 114.75 ± 31% interrupts.CPU156.RES:Rescheduling_interrupts 3729 +77.2% 6608 ± 24% interrupts.CPU163.NMI:Non-maskable_interrupts 3729 +77.2% 6608 ± 24% interrupts.CPU163.PMI:Performance_monitoring_interrupts 4634 ± 34% +22.6% 5681 ± 33% interrupts.CPU164.NMI:Non-maskable_interrupts 4634 ± 34% +22.6% 5681 ± 33% interrupts.CPU164.PMI:Performance_monitoring_interrupts 95.25 ± 48% +415.7% 491.25 ± 64% interrupts.CPU164.RES:Rescheduling_interrupts 7422 -48.8% 3798 interrupts.CPU168.NMI:Non-maskable_interrupts 7422 -48.8% 3798 interrupts.CPU168.PMI:Performance_monitoring_interrupts 3717 +52.6% 5672 ± 33% interrupts.CPU173.NMI:Non-maskable_interrupts 3717 +52.6% 5672 ± 33% interrupts.CPU173.PMI:Performance_monitoring_interrupts 4682 ± 34% +21.4% 5682 ± 33% interrupts.CPU179.NMI:Non-maskable_interrupts 4682 ± 34% +21.4% 5682 ± 33% interrupts.CPU179.PMI:Performance_monitoring_interrupts 4675 ± 33% +23.6% 5778 ± 33% interrupts.CPU19.NMI:Non-maskable_interrupts 4675 ± 33% +23.6% 5778 ± 33% interrupts.CPU19.PMI:Performance_monitoring_interrupts 3718 +52.6% 5675 ± 33% interrupts.CPU197.NMI:Non-maskable_interrupts 3718 +52.6% 5675 ± 33% interrupts.CPU197.PMI:Performance_monitoring_interrupts 3801 +77.3% 6740 ± 24% interrupts.CPU2.NMI:Non-maskable_interrupts 3801 +77.3% 6740 ± 24% interrupts.CPU2.PMI:Performance_monitoring_interrupts 3702 +78.6% 6612 ± 24% interrupts.CPU204.NMI:Non-maskable_interrupts 3702 +78.6% 6612 ± 24% interrupts.CPU204.PMI:Performance_monitoring_interrupts 3701 +52.9% 5660 ± 33% interrupts.CPU205.NMI:Non-maskable_interrupts 3701 +52.9% 5660 ± 33% interrupts.CPU205.PMI:Performance_monitoring_interrupts 156.50 ± 49% +160.7% 408.00 ± 18% interrupts.CPU206.RES:Rescheduling_interrupts 4657 ± 34% +21.6% 5662 ± 33% interrupts.CPU208.NMI:Non-maskable_interrupts 4657 ± 34% +21.6% 5662 ± 33% interrupts.CPU208.PMI:Performance_monitoring_interrupts 3725 +51.9% 5659 ± 33% interrupts.CPU209.NMI:Non-maskable_interrupts 3725 +51.9% 5659 ± 33% interrupts.CPU209.PMI:Performance_monitoring_interrupts 4616 ± 34% +23.2% 5684 ± 33% interrupts.CPU210.NMI:Non-maskable_interrupts 4616 ± 34% +23.2% 5684 ± 33% interrupts.CPU210.PMI:Performance_monitoring_interrupts 4632 ± 34% +43.5% 6645 ± 24% interrupts.CPU211.NMI:Non-maskable_interrupts 4632 ± 34% +43.5% 6645 ± 24% interrupts.CPU211.PMI:Performance_monitoring_interrupts 4570 ± 34% +43.5% 6557 ± 24% interrupts.CPU214.NMI:Non-maskable_interrupts 4570 ± 34% +43.5% 6557 ± 24% interrupts.CPU214.PMI:Performance_monitoring_interrupts 3698 +54.0% 5695 ± 33% interrupts.CPU217.NMI:Non-maskable_interrupts 3698 +54.0% 5695 ± 33% interrupts.CPU217.PMI:Performance_monitoring_interrupts 4659 ± 34% +42.1% 6622 ± 24% interrupts.CPU218.NMI:Non-maskable_interrupts 4659 ± 34% +42.1% 6622 ± 24% interrupts.CPU218.PMI:Performance_monitoring_interrupts 4647 ± 35% +42.8% 6636 ± 24% interrupts.CPU219.NMI:Non-maskable_interrupts 4647 ± 35% +42.8% 6636 ± 24% interrupts.CPU219.PMI:Performance_monitoring_interrupts 46.75 ± 39% +387.2% 227.75 ± 78% interrupts.CPU222.RES:Rescheduling_interrupts 18.00 ±102% +212.5% 56.25 ± 71% interrupts.CPU225.RES:Rescheduling_interrupts 4667 ± 34% +21.4% 5668 ± 33% interrupts.CPU231.NMI:Non-maskable_interrupts 4667 ± 34% +21.4% 5668 ± 33% interrupts.CPU231.PMI:Performance_monitoring_interrupts 4660 ± 34% +21.8% 5674 ± 33% interrupts.CPU232.NMI:Non-maskable_interrupts 4660 ± 34% +21.8% 5674 ± 33% interrupts.CPU232.PMI:Performance_monitoring_interrupts 4633 ± 34% +22.6% 5679 ± 33% interrupts.CPU237.NMI:Non-maskable_interrupts 4633 ± 34% +22.6% 5679 ± 33% interrupts.CPU237.PMI:Performance_monitoring_interrupts 4646 ± 34% +21.3% 5638 ± 33% interrupts.CPU238.NMI:Non-maskable_interrupts 4646 ± 34% +21.3% 5638 ± 33% interrupts.CPU238.PMI:Performance_monitoring_interrupts 3719 +52.1% 5657 ± 33% interrupts.CPU245.NMI:Non-maskable_interrupts 3719 +52.1% 5657 ± 33% interrupts.CPU245.PMI:Performance_monitoring_interrupts 4635 ± 34% +22.1% 5660 ± 32% interrupts.CPU255.NMI:Non-maskable_interrupts 4635 ± 34% +22.1% 5660 ± 32% interrupts.CPU255.PMI:Performance_monitoring_interrupts 54.50 ± 28% +242.2% 186.50 ± 54% interrupts.CPU256.RES:Rescheduling_interrupts 39.50 ± 19% +162.0% 103.50 ± 45% interrupts.CPU260.RES:Rescheduling_interrupts 4662 ± 34% +22.9% 5730 ± 33% interrupts.CPU267.NMI:Non-maskable_interrupts 4662 ± 34% +22.9% 5730 ± 33% interrupts.CPU267.PMI:Performance_monitoring_interrupts 4613 ± 34% +24.1% 5724 ± 33% interrupts.CPU269.NMI:Non-maskable_interrupts 4613 ± 34% +24.1% 5724 ± 33% interrupts.CPU269.PMI:Performance_monitoring_interrupts 4669 ± 34% +22.6% 5723 ± 33% interrupts.CPU27.NMI:Non-maskable_interrupts 4669 ± 34% +22.6% 5723 ± 33% interrupts.CPU27.PMI:Performance_monitoring_interrupts 4616 ± 34% +24.1% 5727 ± 33% interrupts.CPU274.NMI:Non-maskable_interrupts 4616 ± 34% +24.1% 5727 ± 33% interrupts.CPU274.PMI:Performance_monitoring_interrupts 3732 +52.4% 5689 ± 33% interrupts.CPU276.NMI:Non-maskable_interrupts 3732 +52.4% 5689 ± 33% interrupts.CPU276.PMI:Performance_monitoring_interrupts 3718 +53.7% 5713 ± 33% interrupts.CPU277.NMI:Non-maskable_interrupts 3718 +53.7% 5713 ± 33% interrupts.CPU277.PMI:Performance_monitoring_interrupts 4639 ± 34% +44.0% 6682 ± 24% interrupts.CPU278.NMI:Non-maskable_interrupts 4639 ± 34% +44.0% 6682 ± 24% interrupts.CPU278.PMI:Performance_monitoring_interrupts 3707 +79.7% 6663 ± 24% interrupts.CPU279.NMI:Non-maskable_interrupts 3707 +79.7% 6663 ± 24% interrupts.CPU279.PMI:Performance_monitoring_interrupts 133.50 ± 44% -80.1% 26.50 ± 36% interrupts.CPU279.RES:Rescheduling_interrupts 3722 +79.1% 6668 ± 24% interrupts.CPU281.NMI:Non-maskable_interrupts 3722 +79.1% 6668 ± 24% interrupts.CPU281.PMI:Performance_monitoring_interrupts 3726 +53.5% 5719 ± 33% interrupts.CPU283.NMI:Non-maskable_interrupts 3726 +53.5% 5719 ± 33% interrupts.CPU283.PMI:Performance_monitoring_interrupts 4642 ± 34% +43.8% 6678 ± 24% interrupts.CPU285.NMI:Non-maskable_interrupts 4642 ± 34% +43.8% 6678 ± 24% interrupts.CPU285.PMI:Performance_monitoring_interrupts 3775 +77.7% 6709 ± 24% interrupts.CPU32.NMI:Non-maskable_interrupts 3775 +77.7% 6709 ± 24% interrupts.CPU32.PMI:Performance_monitoring_interrupts 4681 ± 33% +22.9% 5755 ± 33% interrupts.CPU34.NMI:Non-maskable_interrupts 4681 ± 33% +22.9% 5755 ± 33% interrupts.CPU34.PMI:Performance_monitoring_interrupts 354.25 ± 9% +30.3% 461.75 ± 20% interrupts.CPU36.RES:Rescheduling_interrupts 337.75 ± 4% +30.6% 441.25 ± 19% interrupts.CPU38.RES:Rescheduling_interrupts 4633 ± 34% +23.7% 5729 ± 33% interrupts.CPU48.NMI:Non-maskable_interrupts 4633 ± 34% +23.7% 5729 ± 33% interrupts.CPU48.PMI:Performance_monitoring_interrupts 233.50 ± 18% +47.9% 345.25 ± 7% interrupts.CPU54.RES:Rescheduling_interrupts 4682 ± 34% +22.9% 5756 ± 33% interrupts.CPU6.NMI:Non-maskable_interrupts 4682 ± 34% +22.9% 5756 ± 33% interrupts.CPU6.PMI:Performance_monitoring_interrupts 656.50 ± 17% +54.4% 1013 ± 16% interrupts.CPU6.RES:Rescheduling_interrupts 3726 +53.9% 5736 ± 33% interrupts.CPU64.NMI:Non-maskable_interrupts 3726 +53.9% 5736 ± 33% interrupts.CPU64.PMI:Performance_monitoring_interrupts 3724 +53.3% 5708 ± 33% interrupts.CPU65.NMI:Non-maskable_interrupts 3724 +53.3% 5708 ± 33% interrupts.CPU65.PMI:Performance_monitoring_interrupts 4543 ± 33% +23.7% 5618 ± 33% interrupts.CPU71.NMI:Non-maskable_interrupts 4543 ± 33% +23.7% 5618 ± 33% interrupts.CPU71.PMI:Performance_monitoring_interrupts 902.50 ± 69% -68.4% 285.00 ± 27% interrupts.CPU72.RES:Rescheduling_interrupts 4647 ± 34% +22.2% 5677 ± 33% interrupts.CPU73.NMI:Non-maskable_interrupts 4647 ± 34% +22.2% 5677 ± 33% interrupts.CPU73.PMI:Performance_monitoring_interrupts 3736 +77.2% 6622 ± 24% interrupts.CPU79.NMI:Non-maskable_interrupts 3736 +77.2% 6622 ± 24% interrupts.CPU79.PMI:Performance_monitoring_interrupts 4705 ± 34% +22.2% 5750 ± 33% interrupts.CPU8.NMI:Non-maskable_interrupts 4705 ± 34% +22.2% 5750 ± 33% interrupts.CPU8.PMI:Performance_monitoring_interrupts 4666 ± 34% +41.7% 6613 ± 24% interrupts.CPU83.NMI:Non-maskable_interrupts 4666 ± 34% +41.7% 6613 ± 24% interrupts.CPU83.PMI:Performance_monitoring_interrupts 4644 ± 34% +22.3% 5680 ± 33% interrupts.CPU84.NMI:Non-maskable_interrupts 4644 ± 34% +22.3% 5680 ± 33% interrupts.CPU84.PMI:Performance_monitoring_interrupts 4653 ± 35% +22.1% 5682 ± 33% interrupts.CPU86.NMI:Non-maskable_interrupts 4653 ± 35% +22.1% 5682 ± 33% interrupts.CPU86.PMI:Performance_monitoring_interrupts 3712 +52.5% 5660 ± 33% interrupts.CPU87.NMI:Non-maskable_interrupts 3712 +52.5% 5660 ± 33% interrupts.CPU87.PMI:Performance_monitoring_interrupts 3741 +77.5% 6640 ± 24% interrupts.CPU88.NMI:Non-maskable_interrupts 3741 +77.5% 6640 ± 24% interrupts.CPU88.PMI:Performance_monitoring_interrupts 1278 ± 17% -49.1% 650.50 ± 51% interrupts.CPU88.RES:Rescheduling_interrupts 3716 +77.9% 6611 ± 24% interrupts.CPU89.NMI:Non-maskable_interrupts 3716 +77.9% 6611 ± 24% interrupts.CPU89.PMI:Performance_monitoring_interrupts 511.25 ± 14% +63.9% 837.75 ± 33% interrupts.CPU9.RES:Rescheduling_interrupts 4648 ± 34% +42.8% 6639 ± 24% interrupts.CPU91.NMI:Non-maskable_interrupts 4648 ± 34% +42.8% 6639 ± 24% interrupts.CPU91.PMI:Performance_monitoring_interrupts 4648 ± 34% +22.4% 5689 ± 33% interrupts.CPU92.NMI:Non-maskable_interrupts 4648 ± 34% +22.4% 5689 ± 33% interrupts.CPU92.PMI:Performance_monitoring_interrupts 3716 +103.5% 7565 interrupts.CPU95.NMI:Non-maskable_interrupts 3716 +103.5% 7565 interrupts.CPU95.PMI:Performance_monitoring_interrupts 4639 ± 34% +22.1% 5664 ± 33% interrupts.CPU96.NMI:Non-maskable_interrupts 4639 ± 34% +22.1% 5664 ± 33% interrupts.CPU96.PMI:Performance_monitoring_interrupts 3722 +53.1% 5699 ± 33% interrupts.CPU98.NMI:Non-maskable_interrupts 3722 +53.1% 5699 ± 33% interrupts.CPU98.PMI:Performance_monitoring_interrupts will-it-scale.per_thread_ops 7e+06 +-------------------------------------------------------------------+ | O O O O O O O O O O O O O O O O O O O | 6e+06 |.+..+.+.+ +.+..+.+.+..+.+.+..+.+..+.+.+..+.+.+..+.+.+..+.+.+..+.| | : : | 5e+06 |-+ : : | | : : | 4e+06 |-+ : : | | : : | 3e+06 |-+ : : | | : : | 2e+06 |-+ : : | | : : | 1e+06 |-+ : | | : | 0 +-------------------------------------------------------------------+ will-it-scale.workload 2e+09 +-----------------------------------------------------------------+ 1.8e+09 |-O O O O O O O O O O O O O O O O O O O O | |.+..+.+.+ +.+.+.+..+.+.+..+.+.+.+..+.+.+..+.+.+.+..+.+.+.+..+.| 1.6e+09 |-+ : : | 1.4e+09 |-+ : : | | : : | 1.2e+09 |-+ : : | 1e+09 |-+ : : | 8e+08 |-+ : : | | : : | 6e+08 |-+ : : | 4e+08 |-+ :: | | :: | 2e+08 |-+ : | 0 +-----------------------------------------------------------------+ [*] bisect-good sample [O] bisect-bad sample *************************************************************************************************** lkp-knm01: 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with 80G memory ========================================================================================= compiler/cpufreq_governor/kconfig/mode/nr_task/rootfs/tbox_group/test/testcase/ucode: gcc-9/performance/x86_64-rhel-7.6/process/100%/debian-x86_64-20191114.cgz/lkp-knm01/malloc2/will-it-scale/0x11 commit: b121b341e5 ("bpf: Add PTR_TO_BTF_ID_OR_NULL support") 492e639f0c ("bpf: Add bpf_seq_printf and bpf_seq_write helpers") b121b341e5983bdc 492e639f0c222784e2e0f121966 ---------------- --------------------------- fail:runs %reproduction fail:runs | | | 4:4 -100% :4 dmesg.WARNING:at#for_ip_swapgs_restore_regs_and_return_to_usermode/0x %stddev %change %stddev \ | \ 969613 +2.5% 993613 will-it-scale.per_process_ops 9816 +1.7% 9984 will-it-scale.time.maximum_resident_set_size 2.792e+08 +2.5% 2.862e+08 will-it-scale.workload 329.25 ± 13% +43.7% 473.00 cpuidle.POLL.usage 7397888 ± 5% +17.6% 8699904 meminfo.DirectMap2M 2259 ± 2% +7.5% 2429 vmstat.system.cs 5771 ± 5% -7.8% 5323 numa-vmstat.node1.nr_slab_reclaimable 3003 ± 13% +34.0% 4024 numa-vmstat.node1.nr_slab_unreclaimable 23875 +3.1% 24612 proc-vmstat.nr_shmem 1959 +3.3% 2024 proc-vmstat.pgactivate 23087 ± 5% -7.8% 21292 numa-meminfo.node1.KReclaimable 23087 ± 5% -7.8% 21292 numa-meminfo.node1.SReclaimable 12013 ± 13% +34.0% 16096 numa-meminfo.node1.SUnreclaim 1094 ± 9% +20.5% 1319 slabinfo.dmaengine-unmap-16.active_objs 1094 ± 9% +20.5% 1319 slabinfo.dmaengine-unmap-16.num_objs 1573 ± 4% -18.9% 1275 slabinfo.file_lock_cache.active_objs 1573 ± 4% -18.9% 1275 slabinfo.file_lock_cache.num_objs 20496 ± 2% -10.1% 18432 slabinfo.skbuff_head_cache.active_objs 20496 ± 2% -10.1% 18432 slabinfo.skbuff_head_cache.num_objs 4.371e+10 +2.6% 4.486e+10 perf-stat.i.branch-instructions 4.12 -0.1 4.05 perf-stat.i.branch-miss-rate% 2.36 -0.0 2.31 perf-stat.i.cache-miss-rate% 8.193e+08 +2.1% 8.365e+08 perf-stat.i.cache-references 2224 ± 2% +7.9% 2400 perf-stat.i.context-switches 4.33e+11 +2.3% 4.428e+11 perf-stat.i.cpu-cycles 279.15 -1.5% 275.01 perf-stat.i.cpu-migrations 9.822e+08 +1.7% 9.991e+08 perf-stat.i.iTLB-load-misses 1.56e+11 +2.3% 1.596e+11 perf-stat.i.iTLB-loads 1.554e+11 +2.6% 1.594e+11 perf-stat.i.instructions 1.52 +2.2% 1.55 perf-stat.i.metric.GHz 0.03 +3.7% 0.03 perf-stat.i.metric.K/sec 701.66 +2.3% 717.66 perf-stat.i.metric.M/sec 2740 +2.8% 2816 perf-stat.i.minor-faults 2740 +2.8% 2816 perf-stat.i.page-faults 4.10 -0.1 4.04 perf-stat.overall.branch-miss-rate% 2.24 -0.1 2.19 perf-stat.overall.cache-miss-rate% 4.36e+10 +2.6% 4.473e+10 perf-stat.ps.branch-instructions 8.182e+08 +2.1% 8.35e+08 perf-stat.ps.cache-references 2185 ± 2% +7.9% 2359 perf-stat.ps.context-switches 4.32e+11 +2.3% 4.418e+11 perf-stat.ps.cpu-cycles 269.08 -1.6% 264.85 perf-stat.ps.cpu-migrations 9.792e+08 +1.7% 9.958e+08 perf-stat.ps.iTLB-load-misses 1.556e+11 +2.3% 1.591e+11 perf-stat.ps.iTLB-loads 1.55e+11 +2.5% 1.59e+11 perf-stat.ps.instructions 2694 +2.5% 2760 perf-stat.ps.minor-faults 2694 +2.5% 2760 perf-stat.ps.page-faults 4.754e+13 +2.7% 4.882e+13 perf-stat.total.instructions 3888 ± 8% -14.7% 3317 sched_debug.cfs_rq:/.load.avg 137829 ± 62% -80.9% 26264 sched_debug.cfs_rq:/.load.max 2980 -19.8% 2390 sched_debug.cfs_rq:/.load.min 9697 ± 53% -75.3% 2397 sched_debug.cfs_rq:/.load.stddev 3.52 ± 9% -15.9% 2.97 sched_debug.cfs_rq:/.load_avg.avg 105.71 ± 63% -72.1% 29.50 sched_debug.cfs_rq:/.load_avg.max 8.21 ± 50% -66.4% 2.76 sched_debug.cfs_rq:/.load_avg.stddev 1.30 -13.4% 1.12 sched_debug.cfs_rq:/.nr_spread_over.avg 407305 ± 5% +17.4% 478222 sched_debug.cfs_rq:/.spread0.max -5404888 -3.2% -5231353 sched_debug.cfs_rq:/.spread0.min 0.83 +160.0% 2.17 sched_debug.cfs_rq:/.util_est_enqueued.min 7576 -9.1% 6888 sched_debug.cpu.curr->pid.max 335.97 ± 5% +11.0% 373.05 sched_debug.cpu.curr->pid.stddev 23888 ± 52% +214.7% 75185 sched_debug.cpu.nr_switches.max 878.67 ± 17% -25.1% 658.33 sched_debug.cpu.nr_switches.min 2016 ± 30% +129.0% 4618 sched_debug.cpu.nr_switches.stddev 0.00 ± 20% -100.0% 0.00 sched_debug.cpu.nr_uninterruptible.avg 16513 ± 86% +329.7% 70964 sched_debug.cpu.sched_count.max 1557 ± 42% +176.4% 4305 sched_debug.cpu.sched_count.stddev 2278 +29.0% 2939 sched_debug.cpu.sched_goidle.max 202.41 +11.1% 224.95 sched_debug.cpu.sched_goidle.stddev 6738 ± 44% +230.4% 22261 sched_debug.cpu.ttwu_count.max 673.86 ± 23% +112.5% 1431 sched_debug.cpu.ttwu_count.stddev 4944 ± 77% +343.2% 21913 sched_debug.cpu.ttwu_local.max 463.98 ± 43% +189.1% 1341 sched_debug.cpu.ttwu_local.stddev 0.20 ± 74% -100.0% 0.00 sched_debug.rt_rq:/.rt_time.avg 57.79 ± 74% -100.0% 0.00 sched_debug.rt_rq:/.rt_time.max 3.40 ± 74% -100.0% 0.00 sched_debug.rt_rq:/.rt_time.stddev 50.90 ± 10% -11.0 39.91 perf-profile.calltrace.cycles-pp.malloc 17.95 ± 10% -3.5 14.47 perf-profile.calltrace.cycles-pp.free 2.32 ± 30% -1.5 0.84 perf-profile.calltrace.cycles-pp.__remove_hrtimer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 2.02 ± 14% -1.0 1.02 perf-profile.calltrace.cycles-pp.perf_mux_hrtimer_handler.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 1.05 ± 28% -0.3 0.75 perf-profile.calltrace.cycles-pp.timerqueue_del.__remove_hrtimer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt 0.65 ± 17% +0.3 0.97 perf-profile.calltrace.cycles-pp.ktime_get_update_offsets_now.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 0.13 ±173% +0.4 0.55 perf-profile.calltrace.cycles-pp.enqueue_hrtimer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 1.89 ± 13% +0.4 2.34 perf-profile.calltrace.cycles-pp.change_prot_numa.task_numa_work.task_work_run.exit_to_usermode_loop.prepare_exit_to_usermode 1.89 ± 13% +0.5 2.34 perf-profile.calltrace.cycles-pp.change_protection.change_prot_numa.task_numa_work.task_work_run.exit_to_usermode_loop 0.30 ±101% +0.5 0.75 perf-profile.calltrace.cycles-pp.clockevents_program_event.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 1.92 ± 13% +0.5 2.38 perf-profile.calltrace.cycles-pp.exit_to_usermode_loop.prepare_exit_to_usermode.swapgs_restore_regs_and_return_to_usermode 1.90 ± 13% +0.5 2.36 perf-profile.calltrace.cycles-pp.task_work_run.exit_to_usermode_loop.prepare_exit_to_usermode.swapgs_restore_regs_and_return_to_usermode 0.00 +0.5 0.50 perf-profile.calltrace.cycles-pp.ktime_get.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt 0.00 +0.5 0.50 perf-profile.calltrace.cycles-pp.rcu_core.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt 0.00 +0.5 0.51 perf-profile.calltrace.cycles-pp.__acct_update_integrals.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues 0.00 +0.6 0.55 perf-profile.calltrace.cycles-pp.__run_timers.run_timer_softirq.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt 0.00 +0.6 0.60 perf-profile.calltrace.cycles-pp.cpuacct_charge.update_curr.task_tick_fair.scheduler_tick.update_process_times 0.00 +0.6 0.64 perf-profile.calltrace.cycles-pp._raw_spin_lock.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_timer 0.13 ±173% +0.7 0.84 perf-profile.calltrace.cycles-pp.__update_load_avg_cfs_rq.update_load_avg.task_tick_fair.scheduler_tick.update_process_times 0.13 ±173% +0.8 0.91 perf-profile.calltrace.cycles-pp.__update_load_avg_se.update_load_avg.task_tick_fair.scheduler_tick.update_process_times 0.00 +0.9 0.89 perf-profile.calltrace.cycles-pp.run_local_timers.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues 0.00 +0.9 0.95 perf-profile.calltrace.cycles-pp.rcu_sched_clock_irq.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues 0.00 +1.0 0.98 perf-profile.calltrace.cycles-pp.account_user_time.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues 1.02 ± 22% +1.0 2.01 perf-profile.calltrace.cycles-pp.update_curr.task_tick_fair.scheduler_tick.update_process_times.tick_sched_handle 0.00 +1.0 0.99 perf-profile.calltrace.cycles-pp.run_timer_softirq.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt 0.00 +1.0 1.00 perf-profile.calltrace.cycles-pp.ksoftirqd_running.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt 2.62 ± 16% +1.0 3.63 perf-profile.calltrace.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.00 +1.1 1.11 perf-profile.calltrace.cycles-pp.run_posix_cpu_timers.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt 0.00 +1.1 1.15 perf-profile.calltrace.cycles-pp.update_rq_clock.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_timer 1.15 ± 23% +1.6 2.78 perf-profile.calltrace.cycles-pp.update_load_avg.task_tick_fair.scheduler_tick.update_process_times.tick_sched_handle 0.71 ± 36% +1.8 2.54 perf-profile.calltrace.cycles-pp.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt 1.20 ± 30% +2.8 4.00 perf-profile.calltrace.cycles-pp.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt 2.75 ± 24% +3.7 6.47 perf-profile.calltrace.cycles-pp.task_tick_fair.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_timer 4.15 ± 25% +6.5 10.63 perf-profile.calltrace.cycles-pp.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues 6.49 ± 18% +8.8 15.25 perf-profile.calltrace.cycles-pp.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt 14.71 ± 23% +8.8 23.52 perf-profile.calltrace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 19.68 ± 24% +9.5 29.17 perf-profile.calltrace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 6.81 ± 19% +9.8 16.62 perf-profile.calltrace.cycles-pp.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt 7.62 ± 19% +10.9 18.52 perf-profile.calltrace.cycles-pp.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 26.15 ± 25% +13.0 39.11 perf-profile.calltrace.cycles-pp.apic_timer_interrupt 23.59 ± 25% +13.2 36.78 perf-profile.calltrace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt 51.00 ± 10% -11.0 40.04 perf-profile.children.cycles-pp.malloc 16.65 ± 10% -3.3 13.31 perf-profile.children.cycles-pp.free 2.71 ± 25% -1.8 0.92 perf-profile.children.cycles-pp.__remove_hrtimer 2.36 ± 11% -1.2 1.15 perf-profile.children.cycles-pp.perf_mux_hrtimer_handler 1.86 ± 12% -0.4 1.43 perf-profile.children.cycles-pp.malloc@plt 1.26 ± 23% -0.4 0.84 perf-profile.children.cycles-pp.timerqueue_del 0.88 ± 29% -0.4 0.48 perf-profile.children.cycles-pp.rb_next 0.67 ± 28% -0.3 0.36 perf-profile.children.cycles-pp.rcu_irq_enter 0.17 ± 12% -0.1 0.05 perf-profile.children.cycles-pp.__intel_pmu_enable_all 0.37 ± 12% -0.0 0.32 perf-profile.children.cycles-pp.native_write_msr 0.25 ± 9% -0.0 0.21 perf-profile.children.cycles-pp.native_apic_msr_eoi_write 0.14 ± 5% -0.0 0.12 perf-profile.children.cycles-pp.irq_work_tick 0.07 ± 13% +0.0 0.10 perf-profile.children.cycles-pp.irq_work_run_list 0.00 +0.1 0.05 perf-profile.children.cycles-pp.account_entity_enqueue 0.00 +0.1 0.05 perf-profile.children.cycles-pp.rebalance_domains 0.00 +0.1 0.05 perf-profile.children.cycles-pp.account_process_tick 0.14 ± 19% +0.1 0.19 perf-profile.children.cycles-pp.ret_from_intr 0.30 ± 7% +0.1 0.36 perf-profile.children.cycles-pp.vm_normal_page 0.18 ± 13% +0.1 0.24 perf-profile.children.cycles-pp.fpregs_assert_state_consistent 0.00 +0.1 0.06 perf-profile.children.cycles-pp.rcu_qs 0.17 ± 9% +0.1 0.24 perf-profile.children.cycles-pp.x86_pmu_disable 0.01 ±173% +0.1 0.08 perf-profile.children.cycles-pp.nohz_balance_exit_idle 0.00 +0.1 0.07 perf-profile.children.cycles-pp.native_queued_spin_lock_slowpath 0.00 +0.1 0.07 perf-profile.children.cycles-pp.__note_gp_changes 0.23 ± 19% +0.1 0.30 perf-profile.children.cycles-pp.__x86_indirect_thunk_rax 0.01 ±173% +0.1 0.10 perf-profile.children.cycles-pp.update_min_vruntime 0.03 ±102% +0.1 0.13 perf-profile.children.cycles-pp.account_entity_dequeue 0.11 ± 17% +0.1 0.22 perf-profile.children.cycles-pp.update_cfs_group 0.10 ± 15% +0.1 0.20 perf-profile.children.cycles-pp.native_read_msr 0.39 ± 11% +0.1 0.50 perf-profile.children.cycles-pp._raw_spin_unlock_irqrestore 0.28 ± 18% +0.1 0.39 perf-profile.children.cycles-pp.lapic_next_deadline 0.09 ± 19% +0.1 0.20 perf-profile.children.cycles-pp.__accumulate_pelt_segments 0.39 ± 9% +0.1 0.50 perf-profile.children.cycles-pp.timerqueue_add 0.48 ± 12% +0.1 0.61 perf-profile.children.cycles-pp.enqueue_hrtimer 0.11 ± 23% +0.1 0.25 perf-profile.children.cycles-pp.__calc_delta 0.05 ± 67% +0.2 0.21 perf-profile.children.cycles-pp.note_gp_changes 0.14 ± 27% +0.2 0.31 perf-profile.children.cycles-pp.trigger_load_balance 0.02 ±173% +0.2 0.19 perf-profile.children.cycles-pp.calc_global_load_tick 0.09 ± 17% +0.2 0.27 perf-profile.children.cycles-pp.native_sched_clock 0.07 ± 6% +0.2 0.25 perf-profile.children.cycles-pp.hrtimer_run_queues 0.18 ± 18% +0.2 0.37 perf-profile.children.cycles-pp.arch_scale_freq_tick 0.10 ± 17% +0.2 0.29 perf-profile.children.cycles-pp.sched_clock 0.16 ± 23% +0.2 0.39 perf-profile.children.cycles-pp.reweight_entity 0.68 ± 13% +0.2 0.91 perf-profile.children.cycles-pp.ktime_get 0.11 ± 17% +0.2 0.34 perf-profile.children.cycles-pp.sched_clock_cpu 0.61 ± 17% +0.2 0.85 perf-profile.children.cycles-pp.clockevents_program_event 0.21 ± 7% +0.3 0.50 perf-profile.children.cycles-pp.cpuacct_account_field 0.09 ± 19% +0.3 0.42 perf-profile.children.cycles-pp.hrtimer_active 2.15 ± 8% +0.3 2.48 perf-profile.children.cycles-pp.change_p4d_range 2.13 ± 8% +0.3 2.46 perf-profile.children.cycles-pp.change_pte_range 0.81 ± 14% +0.3 1.15 perf-profile.children.cycles-pp.ktime_get_update_offsets_now 2.15 ± 8% +0.3 2.49 perf-profile.children.cycles-pp.change_protection 2.15 ± 8% +0.3 2.49 perf-profile.children.cycles-pp.change_prot_numa 0.15 ± 13% +0.3 0.49 perf-profile.children.cycles-pp.raise_softirq 0.23 ± 9% +0.3 0.57 perf-profile.children.cycles-pp.__acct_update_integrals 2.16 ± 8% +0.3 2.51 perf-profile.children.cycles-pp.task_work_run 2.16 ± 8% +0.3 2.51 perf-profile.children.cycles-pp.task_numa_work 0.15 ± 16% +0.3 0.50 perf-profile.children.cycles-pp.profile_tick 2.19 ± 8% +0.3 2.54 perf-profile.children.cycles-pp.exit_to_usermode_loop 0.31 ± 9% +0.4 0.67 perf-profile.children.cycles-pp.cpuacct_charge 0.37 ± 15% +0.4 0.75 perf-profile.children.cycles-pp._raw_spin_lock_irq 0.55 ± 10% +0.4 0.94 perf-profile.children.cycles-pp._raw_spin_lock 0.14 ± 34% +0.4 0.58 perf-profile.children.cycles-pp.rcu_core 2.58 ± 9% +0.5 3.04 perf-profile.children.cycles-pp.prepare_exit_to_usermode 0.46 ± 18% +0.5 0.95 perf-profile.children.cycles-pp.__update_load_avg_cfs_rq 0.44 ± 16% +0.6 1.02 perf-profile.children.cycles-pp.__update_load_avg_se 0.24 ± 30% +0.6 0.84 perf-profile.children.cycles-pp.__run_timers 0.47 ± 3% +0.6 1.08 perf-profile.children.cycles-pp.account_user_time 0.45 ± 14% +0.6 1.07 perf-profile.children.cycles-pp.rcu_sched_clock_irq 0.30 ± 7% +0.7 0.99 perf-profile.children.cycles-pp.run_local_timers 0.28 ± 31% +0.8 1.10 perf-profile.children.cycles-pp.run_timer_softirq 0.17 ± 44% +0.9 1.11 perf-profile.children.cycles-pp.ksoftirqd_running 2.99 ± 11% +0.9 3.94 perf-profile.children.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.26 ± 45% +1.0 1.23 perf-profile.children.cycles-pp.run_posix_cpu_timers 0.25 ± 23% +1.0 1.27 perf-profile.children.cycles-pp.update_rq_clock 1.23 ± 19% +1.1 2.31 perf-profile.children.cycles-pp.update_curr 1.35 ± 19% +1.8 3.10 perf-profile.children.cycles-pp.update_load_avg 0.83 ± 31% +2.0 2.85 perf-profile.children.cycles-pp.__softirqentry_text_start 1.40 ± 27% +3.1 4.46 perf-profile.children.cycles-pp.irq_exit 3.20 ± 20% +4.0 7.18 perf-profile.children.cycles-pp.task_tick_fair 4.84 ± 21% +6.1 10.97 perf-profile.children.cycles-pp.scheduler_tick 6.83 ± 17% +8.9 15.73 perf-profile.children.cycles-pp.update_process_times 17.23 ± 19% +9.0 26.21 perf-profile.children.cycles-pp.__hrtimer_run_queues 22.90 ± 19% +9.5 32.43 perf-profile.children.cycles-pp.hrtimer_interrupt 7.16 ± 18% +10.0 17.12 perf-profile.children.cycles-pp.tick_sched_handle 8.02 ± 18% +11.1 19.09 perf-profile.children.cycles-pp.tick_sched_timer 29.66 ± 21% +13.1 42.74 perf-profile.children.cycles-pp.apic_timer_interrupt 27.48 ± 21% +13.2 40.69 perf-profile.children.cycles-pp.smp_apic_timer_interrupt 46.00 ± 10% -10.4 35.62 perf-profile.self.cycles-pp.malloc 13.39 ± 11% -2.9 10.47 perf-profile.self.cycles-pp.free 1.45 ± 27% -1.4 0.09 perf-profile.self.cycles-pp.__remove_hrtimer 1.41 ± 12% -0.9 0.55 perf-profile.self.cycles-pp.perf_mux_hrtimer_handler 1.75 ± 12% -0.4 1.31 perf-profile.self.cycles-pp.malloc@plt 0.84 ± 29% -0.4 0.47 perf-profile.self.cycles-pp.rb_next 0.66 ± 29% -0.3 0.36 perf-profile.self.cycles-pp.rcu_irq_enter 0.25 ± 14% -0.0 0.20 perf-profile.self.cycles-pp.timerqueue_del 0.24 ± 9% -0.0 0.20 perf-profile.self.cycles-pp.native_apic_msr_eoi_write 0.36 ± 12% -0.0 0.32 perf-profile.self.cycles-pp.native_write_msr 0.14 ± 5% -0.0 0.11 perf-profile.self.cycles-pp.irq_work_tick 0.10 ± 17% +0.0 0.13 perf-profile.self.cycles-pp.lapic_next_deadline 0.07 ± 7% +0.0 0.11 perf-profile.self.cycles-pp.update_process_times 0.26 ± 9% +0.0 0.31 perf-profile.self.cycles-pp.vm_normal_page 0.00 +0.1 0.05 perf-profile.self.cycles-pp.__note_gp_changes 0.00 +0.1 0.05 perf-profile.self.cycles-pp.account_entity_enqueue 0.00 +0.1 0.06 perf-profile.self.cycles-pp.rcu_qs 0.11 ± 14% +0.1 0.17 perf-profile.self.cycles-pp.clockevents_program_event 0.01 ±173% +0.1 0.08 perf-profile.self.cycles-pp.irq_work_run_list 0.01 ±173% +0.1 0.08 perf-profile.self.cycles-pp.nohz_balance_exit_idle 0.00 +0.1 0.07 perf-profile.self.cycles-pp.sched_clock_cpu 0.00 +0.1 0.07 perf-profile.self.cycles-pp.native_queued_spin_lock_slowpath 0.17 ± 12% +0.1 0.24 perf-profile.self.cycles-pp.x86_pmu_disable 0.01 ±173% +0.1 0.09 perf-profile.self.cycles-pp.update_min_vruntime 0.21 ± 18% +0.1 0.29 perf-profile.self.cycles-pp.__x86_indirect_thunk_rax 0.09 ± 21% +0.1 0.17 perf-profile.self.cycles-pp.arch_scale_freq_tick 0.23 ± 13% +0.1 0.32 perf-profile.self.cycles-pp.prepare_exit_to_usermode 0.06 ± 20% +0.1 0.15 perf-profile.self.cycles-pp.tick_sched_handle 0.00 +0.1 0.09 perf-profile.self.cycles-pp.note_gp_changes 0.03 ±100% +0.1 0.12 perf-profile.self.cycles-pp.account_entity_dequeue 0.30 ± 9% +0.1 0.39 perf-profile.self.cycles-pp.irq_exit 0.11 ± 19% +0.1 0.21 perf-profile.self.cycles-pp.update_cfs_group 0.39 ± 11% +0.1 0.49 perf-profile.self.cycles-pp._raw_spin_unlock_irqrestore 0.08 ± 26% +0.1 0.19 perf-profile.self.cycles-pp.reweight_entity 0.09 ± 17% +0.1 0.20 perf-profile.self.cycles-pp.native_read_msr 0.09 ± 24% +0.1 0.20 perf-profile.self.cycles-pp.__accumulate_pelt_segments 0.11 ± 26% +0.1 0.23 perf-profile.self.cycles-pp.trigger_load_balance 0.31 ± 7% +0.1 0.43 perf-profile.self.cycles-pp.timerqueue_add 0.11 ± 19% +0.1 0.25 perf-profile.self.cycles-pp.__calc_delta 0.02 ±173% +0.2 0.18 perf-profile.self.cycles-pp.rcu_core 0.02 ±173% +0.2 0.18 perf-profile.self.cycles-pp.calc_global_load_tick 0.09 ± 19% +0.2 0.26 perf-profile.self.cycles-pp.native_sched_clock 0.07 ± 7% +0.2 0.25 perf-profile.self.cycles-pp.hrtimer_run_queues 0.53 ± 14% +0.2 0.72 perf-profile.self.cycles-pp.ktime_get 0.21 ± 7% +0.3 0.50 perf-profile.self.cycles-pp.cpuacct_account_field 0.27 +0.3 0.58 perf-profile.self.cycles-pp.account_user_time 0.09 ± 15% +0.3 0.42 perf-profile.self.cycles-pp.hrtimer_active 0.23 ± 9% +0.3 0.57 perf-profile.self.cycles-pp.__acct_update_integrals 0.15 ± 14% +0.3 0.49 perf-profile.self.cycles-pp.raise_softirq 0.15 ± 16% +0.3 0.50 perf-profile.self.cycles-pp.profile_tick 0.67 ± 12% +0.4 1.03 perf-profile.self.cycles-pp.ktime_get_update_offsets_now 0.30 ± 9% +0.4 0.67 perf-profile.self.cycles-pp.cpuacct_charge 0.12 ± 29% +0.4 0.49 perf-profile.self.cycles-pp.run_timer_softirq 0.37 ± 14% +0.4 0.75 perf-profile.self.cycles-pp._raw_spin_lock_irq 0.54 ± 9% +0.4 0.93 perf-profile.self.cycles-pp._raw_spin_lock 0.16 ± 32% +0.4 0.59 perf-profile.self.cycles-pp.__run_timers 0.42 ± 17% +0.5 0.87 perf-profile.self.cycles-pp.__update_load_avg_cfs_rq 0.23 ± 11% +0.5 0.69 perf-profile.self.cycles-pp.rcu_sched_clock_irq 0.27 ± 19% +0.5 0.75 perf-profile.self.cycles-pp.tick_sched_timer 0.42 ± 25% +0.5 0.90 perf-profile.self.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.23 ± 8% +0.5 0.73 perf-profile.self.cycles-pp.run_local_timers 0.39 ± 16% +0.5 0.90 perf-profile.self.cycles-pp.__update_load_avg_se 0.78 ± 24% +0.5 1.29 perf-profile.self.cycles-pp.update_curr 0.28 ± 29% +0.5 0.80 perf-profile.self.cycles-pp.task_tick_fair 0.27 ± 33% +0.5 0.81 perf-profile.self.cycles-pp.__softirqentry_text_start 0.45 ± 24% +0.7 1.14 perf-profile.self.cycles-pp.update_load_avg 0.14 ± 31% +0.8 0.93 perf-profile.self.cycles-pp.update_rq_clock 0.17 ± 44% +0.9 1.10 perf-profile.self.cycles-pp.ksoftirqd_running 0.26 ± 45% +1.0 1.22 perf-profile.self.cycles-pp.run_posix_cpu_timers 1251 ±134% +6253.9% 79487 interrupts.33:IR-PCI-MSI.2097156-edge.eth0-TxRx-3 1867 ± 12% -27.6% 1351 interrupts.CPU0.RES:Rescheduling_interrupts 551.25 ± 53% -45.2% 302.00 interrupts.CPU10.RES:Rescheduling_interrupts 140.00 ± 87% -92.9% 10.00 interrupts.CPU101.RES:Rescheduling_interrupts 1121 ± 88% -79.4% 231.00 interrupts.CPU102.RES:Rescheduling_interrupts 118.50 ± 31% -68.8% 37.00 interrupts.CPU103.RES:Rescheduling_interrupts 387.25 ± 43% +187.4% 1113 interrupts.CPU104.RES:Rescheduling_interrupts 1326 ± 84% -78.1% 291.00 interrupts.CPU106.RES:Rescheduling_interrupts 86.50 ± 19% -52.6% 41.00 interrupts.CPU109.RES:Rescheduling_interrupts 589.75 ± 18% -54.6% 268.00 interrupts.CPU11.RES:Rescheduling_interrupts 1711 ± 39% -85.9% 242.00 interrupts.CPU110.RES:Rescheduling_interrupts 97.75 ± 62% -83.6% 16.00 interrupts.CPU113.RES:Rescheduling_interrupts 897.75 ± 44% +145.7% 2206 interrupts.CPU120.RES:Rescheduling_interrupts 1079 ± 71% +310.7% 4433 interrupts.CPU122.RES:Rescheduling_interrupts 4608 ± 34% +63.4% 7532 interrupts.CPU123.NMI:Non-maskable_interrupts 4608 ± 34% +63.4% 7532 interrupts.CPU123.PMI:Performance_monitoring_interrupts 240.75 ±105% -93.8% 15.00 interrupts.CPU125.RES:Rescheduling_interrupts 134.00 ± 62% -95.5% 6.00 interrupts.CPU129.RES:Rescheduling_interrupts 1251 ±134% +6253.9% 79487 interrupts.CPU13.33:IR-PCI-MSI.2097156-edge.eth0-TxRx-3 607.50 ± 34% -58.7% 251.00 interrupts.CPU13.RES:Rescheduling_interrupts 3690 +103.5% 7510 interrupts.CPU130.NMI:Non-maskable_interrupts 3690 +103.5% 7510 interrupts.CPU130.PMI:Performance_monitoring_interrupts 3693 +103.6% 7521 interrupts.CPU131.NMI:Non-maskable_interrupts 3693 +103.6% 7521 interrupts.CPU131.PMI:Performance_monitoring_interrupts 4588 ± 33% +63.9% 7522 interrupts.CPU132.NMI:Non-maskable_interrupts 4588 ± 33% +63.9% 7522 interrupts.CPU132.PMI:Performance_monitoring_interrupts 1734 ± 91% -79.5% 356.00 interrupts.CPU132.RES:Rescheduling_interrupts 1104 ± 87% -85.2% 163.00 interrupts.CPU134.RES:Rescheduling_interrupts 3664 +105.1% 7515 interrupts.CPU136.NMI:Non-maskable_interrupts 3664 +105.1% 7515 interrupts.CPU136.PMI:Performance_monitoring_interrupts 685.00 ± 73% +233.7% 2286 interrupts.CPU138.RES:Rescheduling_interrupts 481.75 ± 25% -35.4% 311.00 interrupts.CPU14.RES:Rescheduling_interrupts 110.25 ± 27% -69.2% 34.00 interrupts.CPU143.RES:Rescheduling_interrupts 248.25 ± 46% +102.2% 502.00 interrupts.CPU144.RES:Rescheduling_interrupts 4612 ± 35% +62.9% 7514 interrupts.CPU145.NMI:Non-maskable_interrupts 4612 ± 35% +62.9% 7514 interrupts.CPU145.PMI:Performance_monitoring_interrupts 180.00 ± 75% -79.4% 37.00 interrupts.CPU145.RES:Rescheduling_interrupts 4620 ± 34% +62.4% 7506 interrupts.CPU149.NMI:Non-maskable_interrupts 4620 ± 34% +62.4% 7506 interrupts.CPU149.PMI:Performance_monitoring_interrupts 276.75 ±116% -97.8% 6.00 interrupts.CPU149.RES:Rescheduling_interrupts 4688 ± 35% +62.8% 7635 interrupts.CPU15.NMI:Non-maskable_interrupts 4688 ± 35% +62.8% 7635 interrupts.CPU15.PMI:Performance_monitoring_interrupts 495.25 ± 12% -47.7% 259.00 interrupts.CPU15.RES:Rescheduling_interrupts 409.25 ± 30% +97.2% 807.00 interrupts.CPU150.RES:Rescheduling_interrupts 4628 ± 34% +62.7% 7530 interrupts.CPU152.NMI:Non-maskable_interrupts 4628 ± 34% +62.7% 7530 interrupts.CPU152.PMI:Performance_monitoring_interrupts 4614 ± 34% +64.1% 7573 interrupts.CPU153.NMI:Non-maskable_interrupts 4614 ± 34% +64.1% 7573 interrupts.CPU153.PMI:Performance_monitoring_interrupts 212.00 ± 84% +230.2% 700.00 interrupts.CPU156.RES:Rescheduling_interrupts 4621 ± 34% +62.5% 7512 interrupts.CPU159.NMI:Non-maskable_interrupts 4621 ± 34% +62.5% 7512 interrupts.CPU159.PMI:Performance_monitoring_interrupts 4633 ± 34% +64.9% 7640 interrupts.CPU16.NMI:Non-maskable_interrupts 4633 ± 34% +64.9% 7640 interrupts.CPU16.PMI:Performance_monitoring_interrupts 4623 ± 35% +62.8% 7525 interrupts.CPU163.NMI:Non-maskable_interrupts 4623 ± 35% +62.8% 7525 interrupts.CPU163.PMI:Performance_monitoring_interrupts 4623 ± 35% +62.4% 7509 interrupts.CPU164.NMI:Non-maskable_interrupts 4623 ± 35% +62.4% 7509 interrupts.CPU164.PMI:Performance_monitoring_interrupts 4649 ± 34% +61.9% 7527 interrupts.CPU165.NMI:Non-maskable_interrupts 4649 ± 34% +61.9% 7527 interrupts.CPU165.PMI:Performance_monitoring_interrupts 226.75 ± 63% -78.4% 49.00 interrupts.CPU166.RES:Rescheduling_interrupts 100.75 ± 69% -94.0% 6.00 interrupts.CPU169.RES:Rescheduling_interrupts 425.25 ± 20% -42.4% 245.00 interrupts.CPU17.RES:Rescheduling_interrupts 4603 ± 35% +63.7% 7537 interrupts.CPU170.NMI:Non-maskable_interrupts 4603 ± 35% +63.7% 7537 interrupts.CPU170.PMI:Performance_monitoring_interrupts 4635 ± 34% +62.0% 7508 interrupts.CPU171.NMI:Non-maskable_interrupts 4635 ± 34% +62.0% 7508 interrupts.CPU171.PMI:Performance_monitoring_interrupts 165.00 ± 50% +269.1% 609.00 interrupts.CPU174.RES:Rescheduling_interrupts 219.50 ± 55% +134.2% 514.00 interrupts.CPU176.RES:Rescheduling_interrupts 3689 +104.2% 7535 interrupts.CPU177.NMI:Non-maskable_interrupts 3689 +104.2% 7535 interrupts.CPU177.PMI:Performance_monitoring_interrupts 250.50 ± 35% +108.8% 523.00 interrupts.CPU178.RES:Rescheduling_interrupts 534.50 ± 7% -44.1% 299.00 interrupts.CPU18.RES:Rescheduling_interrupts 1195 -48.7% 613.00 interrupts.CPU181.CAL:Function_call_interrupts 3684 +104.3% 7525 interrupts.CPU184.NMI:Non-maskable_interrupts 3684 +104.3% 7525 interrupts.CPU184.PMI:Performance_monitoring_interrupts 243.75 ± 19% +35.4% 330.00 interrupts.CPU190.RES:Rescheduling_interrupts 61.25 ± 59% -91.8% 5.00 interrupts.CPU191.RES:Rescheduling_interrupts 114.00 ±120% -94.7% 6.00 interrupts.CPU195.RES:Rescheduling_interrupts 538.75 ± 84% -77.4% 122.00 interrupts.CPU196.RES:Rescheduling_interrupts 193.50 ± 10% -95.3% 9.00 interrupts.CPU197.RES:Rescheduling_interrupts 454.00 ± 22% -55.5% 202.00 interrupts.CPU198.RES:Rescheduling_interrupts 764.75 ± 56% -58.9% 314.00 interrupts.CPU2.RES:Rescheduling_interrupts 463.50 ± 9% -23.0% 357.00 interrupts.CPU20.RES:Rescheduling_interrupts 243.50 ± 48% -96.3% 9.00 interrupts.CPU200.RES:Rescheduling_interrupts 82.25 ± 49% -83.0% 14.00 interrupts.CPU205.RES:Rescheduling_interrupts 349.75 ± 12% +120.4% 771.00 interrupts.CPU206.RES:Rescheduling_interrupts 222.25 ± 56% -80.7% 43.00 interrupts.CPU208.RES:Rescheduling_interrupts 4685 ± 35% +61.5% 7565 interrupts.CPU21.NMI:Non-maskable_interrupts 4685 ± 35% +61.5% 7565 interrupts.CPU21.PMI:Performance_monitoring_interrupts 394.50 ± 48% -92.1% 31.00 interrupts.CPU210.RES:Rescheduling_interrupts 457.50 ± 74% -78.6% 98.00 interrupts.CPU212.RES:Rescheduling_interrupts 107.50 ± 51% -86.0% 15.00 interrupts.CPU213.RES:Rescheduling_interrupts 79.75 ± 53% -88.7% 9.00 interrupts.CPU215.RES:Rescheduling_interrupts 137.25 ± 24% -46.8% 73.00 interrupts.CPU218.RES:Rescheduling_interrupts 84.25 ± 29% -90.5% 8.00 interrupts.CPU219.RES:Rescheduling_interrupts 3707 +105.5% 7619 interrupts.CPU22.NMI:Non-maskable_interrupts 3707 +105.5% 7619 interrupts.CPU22.PMI:Performance_monitoring_interrupts 512.75 ± 29% -43.6% 289.00 interrupts.CPU22.RES:Rescheduling_interrupts 157.75 ± 42% -77.8% 35.00 interrupts.CPU220.RES:Rescheduling_interrupts 93.00 ±103% -92.5% 7.00 interrupts.CPU221.RES:Rescheduling_interrupts 73.75 ± 22% -67.5% 24.00 interrupts.CPU222.RES:Rescheduling_interrupts 4615 ± 35% +63.0% 7521 interrupts.CPU225.NMI:Non-maskable_interrupts 4615 ± 35% +63.0% 7521 interrupts.CPU225.PMI:Performance_monitoring_interrupts 75.00 ± 44% -93.3% 5.00 interrupts.CPU225.RES:Rescheduling_interrupts 144.75 ± 46% -76.5% 34.00 interrupts.CPU226.RES:Rescheduling_interrupts 3740 +104.5% 7648 interrupts.CPU23.NMI:Non-maskable_interrupts 3740 +104.5% 7648 interrupts.CPU23.PMI:Performance_monitoring_interrupts 404.75 ± 23% -38.7% 248.00 interrupts.CPU23.RES:Rescheduling_interrupts 154.75 ± 62% +122.9% 345.00 interrupts.CPU232.RES:Rescheduling_interrupts 69.25 ± 32% -85.6% 10.00 interrupts.CPU233.RES:Rescheduling_interrupts 121.50 ± 53% -76.1% 29.00 interrupts.CPU236.RES:Rescheduling_interrupts 3772 +102.4% 7636 interrupts.CPU24.NMI:Non-maskable_interrupts 3772 +102.4% 7636 interrupts.CPU24.PMI:Performance_monitoring_interrupts 683.25 ± 43% -58.4% 284.00 interrupts.CPU24.RES:Rescheduling_interrupts 218.25 ±101% -78.9% 46.00 interrupts.CPU240.RES:Rescheduling_interrupts 4616 ± 34% +62.7% 7509 interrupts.CPU242.NMI:Non-maskable_interrupts 4616 ± 34% +62.7% 7509 interrupts.CPU242.PMI:Performance_monitoring_interrupts 108.50 ± 30% -39.2% 66.00 interrupts.CPU242.RES:Rescheduling_interrupts 113.25 ± 44% -93.8% 7.00 interrupts.CPU243.RES:Rescheduling_interrupts 60.50 ± 83% -88.4% 7.00 interrupts.CPU247.RES:Rescheduling_interrupts 161.75 ±125% -96.9% 5.00 interrupts.CPU249.RES:Rescheduling_interrupts 239.50 ± 65% -80.0% 48.00 interrupts.CPU250.RES:Rescheduling_interrupts 105.25 ± 51% +286.7% 407.00 interrupts.CPU252.RES:Rescheduling_interrupts 4622 ± 35% +62.5% 7510 interrupts.CPU253.NMI:Non-maskable_interrupts 4622 ± 35% +62.5% 7510 interrupts.CPU253.PMI:Performance_monitoring_interrupts 151.50 ± 36% -48.5% 78.00 interrupts.CPU256.RES:Rescheduling_interrupts 3669 +105.7% 7547 interrupts.CPU257.NMI:Non-maskable_interrupts 3669 +105.7% 7547 interrupts.CPU257.PMI:Performance_monitoring_interrupts 63.75 ± 52% -90.6% 6.00 interrupts.CPU257.RES:Rescheduling_interrupts 168.00 ± 56% -64.9% 59.00 interrupts.CPU258.RES:Rescheduling_interrupts 90.75 ± 86% -91.2% 8.00 interrupts.CPU259.RES:Rescheduling_interrupts 1164 ± 63% -75.5% 285.00 interrupts.CPU26.RES:Rescheduling_interrupts 4592 ± 34% +63.5% 7507 interrupts.CPU260.NMI:Non-maskable_interrupts 4592 ± 34% +63.5% 7507 interrupts.CPU260.PMI:Performance_monitoring_interrupts 119.25 ± 28% -74.0% 31.00 interrupts.CPU260.RES:Rescheduling_interrupts 4595 ± 35% +63.3% 7505 interrupts.CPU262.NMI:Non-maskable_interrupts 4595 ± 35% +63.3% 7505 interrupts.CPU262.PMI:Performance_monitoring_interrupts 4590 ± 34% +63.7% 7514 interrupts.CPU263.NMI:Non-maskable_interrupts 4590 ± 34% +63.7% 7514 interrupts.CPU263.PMI:Performance_monitoring_interrupts 62.25 ± 56% -92.0% 5.00 interrupts.CPU263.RES:Rescheduling_interrupts 98.50 ± 36% +383.2% 476.00 interrupts.CPU264.RES:Rescheduling_interrupts 51.25 ± 80% -86.3% 7.00 interrupts.CPU265.RES:Rescheduling_interrupts 244.75 ± 84% -86.1% 34.00 interrupts.CPU266.RES:Rescheduling_interrupts 114.50 ± 13% -79.0% 24.00 interrupts.CPU268.RES:Rescheduling_interrupts 4610 ± 35% +64.0% 7559 interrupts.CPU269.NMI:Non-maskable_interrupts 4610 ± 35% +64.0% 7559 interrupts.CPU269.PMI:Performance_monitoring_interrupts 441.50 ± 27% -36.6% 280.00 interrupts.CPU27.RES:Rescheduling_interrupts 129.00 ± 62% +20168.2% 26146 interrupts.CPU272.RES:Rescheduling_interrupts 109.25 ± 65% -93.6% 7.00 interrupts.CPU279.RES:Rescheduling_interrupts 3728 +104.8% 7636 interrupts.CPU28.NMI:Non-maskable_interrupts 3728 +104.8% 7636 interrupts.CPU28.PMI:Performance_monitoring_interrupts 556.75 ± 23% -47.9% 290.00 interrupts.CPU28.RES:Rescheduling_interrupts 358.50 ± 79% -86.1% 50.00 interrupts.CPU282.RES:Rescheduling_interrupts 202.75 ± 54% -83.2% 34.00 interrupts.CPU284.RES:Rescheduling_interrupts 242.25 ± 69% -88.0% 29.00 interrupts.CPU287.RES:Rescheduling_interrupts 3718 +105.0% 7623 interrupts.CPU29.NMI:Non-maskable_interrupts 3718 +105.0% 7623 interrupts.CPU29.PMI:Performance_monitoring_interrupts 389.25 ± 14% -32.2% 264.00 interrupts.CPU29.RES:Rescheduling_interrupts 3757 +102.6% 7612 interrupts.CPU30.NMI:Non-maskable_interrupts 3757 +102.6% 7612 interrupts.CPU30.PMI:Performance_monitoring_interrupts 941.25 ± 19% -63.3% 345.00 interrupts.CPU30.RES:Rescheduling_interrupts 3730 +104.4% 7625 interrupts.CPU31.NMI:Non-maskable_interrupts 3730 +104.4% 7625 interrupts.CPU31.PMI:Performance_monitoring_interrupts 3744 +103.8% 7632 interrupts.CPU32.NMI:Non-maskable_interrupts 3744 +103.8% 7632 interrupts.CPU32.PMI:Performance_monitoring_interrupts 637.75 ± 41% -56.6% 277.00 interrupts.CPU32.RES:Rescheduling_interrupts 4649 ± 34% +64.3% 7637 interrupts.CPU34.NMI:Non-maskable_interrupts 4649 ± 34% +64.3% 7637 interrupts.CPU34.PMI:Performance_monitoring_interrupts 416.25 ± 16% -30.3% 290.00 interrupts.CPU34.RES:Rescheduling_interrupts 3725 +104.1% 7602 interrupts.CPU35.NMI:Non-maskable_interrupts 3725 +104.1% 7602 interrupts.CPU35.PMI:Performance_monitoring_interrupts 3695 +104.7% 7562 interrupts.CPU36.NMI:Non-maskable_interrupts 3695 +104.7% 7562 interrupts.CPU36.PMI:Performance_monitoring_interrupts 3748 +104.3% 7657 interrupts.CPU37.NMI:Non-maskable_interrupts 3748 +104.3% 7657 interrupts.CPU37.PMI:Performance_monitoring_interrupts 324.00 ± 9% -18.8% 263.00 interrupts.CPU37.RES:Rescheduling_interrupts 436.00 ± 5% -27.8% 315.00 interrupts.CPU38.RES:Rescheduling_interrupts 4671 ± 34% +61.0% 7521 interrupts.CPU39.NMI:Non-maskable_interrupts 4671 ± 34% +61.0% 7521 interrupts.CPU39.PMI:Performance_monitoring_interrupts 349.25 ± 14% -30.7% 242.00 interrupts.CPU39.RES:Rescheduling_interrupts 710.50 ± 32% -52.9% 335.00 interrupts.CPU4.RES:Rescheduling_interrupts 3707 +103.9% 7560 interrupts.CPU42.NMI:Non-maskable_interrupts 3707 +103.9% 7560 interrupts.CPU42.PMI:Performance_monitoring_interrupts 4597 ± 35% +63.4% 7513 interrupts.CPU43.NMI:Non-maskable_interrupts 4597 ± 35% +63.4% 7513 interrupts.CPU43.PMI:Performance_monitoring_interrupts 4610 ± 35% +64.1% 7568 interrupts.CPU44.NMI:Non-maskable_interrupts 4610 ± 35% +64.1% 7568 interrupts.CPU44.PMI:Performance_monitoring_interrupts 887.25 ± 95% -67.7% 287.00 interrupts.CPU44.RES:Rescheduling_interrupts 3669 +106.6% 7582 interrupts.CPU45.NMI:Non-maskable_interrupts 3669 +106.6% 7582 interrupts.CPU45.PMI:Performance_monitoring_interrupts 604.50 ± 66% -55.0% 272.00 interrupts.CPU47.RES:Rescheduling_interrupts 3717 +103.6% 7570 interrupts.CPU49.NMI:Non-maskable_interrupts 3717 +103.6% 7570 interrupts.CPU49.PMI:Performance_monitoring_interrupts 160.50 ± 20% +63.9% 263.00 interrupts.CPU49.RES:Rescheduling_interrupts 4601 ± 34% +64.8% 7585 interrupts.CPU50.NMI:Non-maskable_interrupts 4601 ± 34% +64.8% 7585 interrupts.CPU50.PMI:Performance_monitoring_interrupts 170.50 ± 36% +67.2% 285.00 interrupts.CPU50.RES:Rescheduling_interrupts 4590 ± 34% +65.5% 7595 interrupts.CPU51.NMI:Non-maskable_interrupts 4590 ± 34% +65.5% 7595 interrupts.CPU51.PMI:Performance_monitoring_interrupts 146.75 ± 43% -78.9% 31.00 interrupts.CPU51.RES:Rescheduling_interrupts 4627 ± 35% +62.4% 7514 interrupts.CPU52.NMI:Non-maskable_interrupts 4627 ± 35% +62.4% 7514 interrupts.CPU52.PMI:Performance_monitoring_interrupts 266.25 ± 57% -58.3% 111.00 interrupts.CPU54.RES:Rescheduling_interrupts 204.00 ± 71% -87.7% 25.00 interrupts.CPU55.RES:Rescheduling_interrupts 3703 +105.1% 7596 interrupts.CPU58.NMI:Non-maskable_interrupts 3703 +105.1% 7596 interrupts.CPU58.PMI:Performance_monitoring_interrupts 589.00 ± 41% -45.8% 319.00 interrupts.CPU6.RES:Rescheduling_interrupts 255.25 ± 57% -63.6% 93.00 interrupts.CPU60.RES:Rescheduling_interrupts 174.25 ± 19% -62.1% 66.00 interrupts.CPU62.RES:Rescheduling_interrupts 207.25 ± 50% -65.3% 72.00 interrupts.CPU66.RES:Rescheduling_interrupts 169.00 ± 54% -65.1% 59.00 interrupts.CPU68.RES:Rescheduling_interrupts 103.25 ± 66% -84.5% 16.00 interrupts.CPU69.RES:Rescheduling_interrupts 501.75 ± 24% -43.4% 284.00 interrupts.CPU7.RES:Rescheduling_interrupts 286.50 ± 53% +388.3% 1399 interrupts.CPU72.RES:Rescheduling_interrupts 634.25 ± 71% +406.0% 3209 interrupts.CPU74.RES:Rescheduling_interrupts 484.00 ± 55% +147.3% 1197 interrupts.CPU76.RES:Rescheduling_interrupts 85.75 ± 53% -63.8% 31.00 interrupts.CPU77.RES:Rescheduling_interrupts 539.25 ± 18% +73.9% 938.00 interrupts.CPU8.RES:Rescheduling_interrupts 755.25 ± 91% -77.0% 174.00 interrupts.CPU80.RES:Rescheduling_interrupts 63.25 ± 53% +119.8% 139.00 interrupts.CPU81.RES:Rescheduling_interrupts 519.25 ± 33% -65.1% 181.00 interrupts.CPU82.RES:Rescheduling_interrupts 517.25 ± 28% -60.8% 203.00 interrupts.CPU84.RES:Rescheduling_interrupts 132.25 ± 50% -61.4% 51.00 interrupts.CPU85.RES:Rescheduling_interrupts 382.00 ± 35% +77.2% 677.00 interrupts.CPU86.RES:Rescheduling_interrupts 62.50 ± 62% -74.4% 16.00 interrupts.CPU87.RES:Rescheduling_interrupts 92.00 ± 32% -66.3% 31.00 interrupts.CPU89.RES:Rescheduling_interrupts 436.75 ± 19% -39.1% 266.00 interrupts.CPU9.RES:Rescheduling_interrupts 1072 ± 76% -73.7% 282.00 interrupts.CPU92.RES:Rescheduling_interrupts 167.00 ± 75% -82.6% 29.00 interrupts.CPU93.RES:Rescheduling_interrupts 952.75 ± 66% -68.1% 304.00 interrupts.CPU96.RES:Rescheduling_interrupts 96.50 ± 25% +217.1% 306.00 interrupts.CPU97.RES:Rescheduling_interrupts 54.25 ± 22% +351.6% 245.00 interrupts.CPU99.RES:Rescheduling_interrupts 39164 ± 11% +56.5% 61282 softirqs.CPU0.RCU 119211 ± 14% +35.1% 161073 softirqs.CPU0.TIMER 39132 ± 15% +54.9% 60633 softirqs.CPU1.RCU 106485 ± 10% +39.0% 148019 softirqs.CPU1.TIMER 40469 ± 13% +46.2% 59148 softirqs.CPU10.RCU 33205 ± 16% +58.8% 52724 softirqs.CPU100.RCU 33017 ± 16% +58.1% 52202 softirqs.CPU101.RCU 32946 ± 16% +59.9% 52688 softirqs.CPU102.RCU 32954 ± 16% +58.7% 52303 softirqs.CPU103.RCU 32712 ± 16% +59.2% 52093 softirqs.CPU104.RCU 32374 ± 16% +62.4% 52576 softirqs.CPU105.RCU 32420 ± 16% +63.4% 52971 softirqs.CPU106.RCU 32316 ± 15% +62.9% 52648 softirqs.CPU107.RCU 32685 ± 15% +62.1% 52968 softirqs.CPU108.RCU 132926 ± 9% +18.9% 157999 softirqs.CPU108.TIMER 32436 ± 16% +61.6% 52414 softirqs.CPU109.RCU 40413 ± 14% +60.2% 64751 softirqs.CPU11.RCU 115232 ± 12% +21.9% 140473 softirqs.CPU11.TIMER 32751 ± 16% +60.0% 52403 softirqs.CPU110.RCU 32850 ± 16% +60.6% 52742 softirqs.CPU111.RCU 32532 ± 17% +60.8% 52319 softirqs.CPU112.RCU 32501 ± 16% +60.8% 52267 softirqs.CPU113.RCU 31957 ± 16% +64.6% 52601 softirqs.CPU114.RCU 32115 ± 15% +62.2% 52104 softirqs.CPU115.RCU 32767 ± 16% +59.3% 52200 softirqs.CPU116.RCU 32625 ± 15% +61.7% 52741 softirqs.CPU117.RCU 32319 ± 16% +61.3% 52142 softirqs.CPU118.RCU 32227 ± 15% +61.7% 52110 softirqs.CPU119.RCU 43084 ± 21% +41.9% 61121 softirqs.CPU12.RCU 31813 ± 17% +64.6% 52360 softirqs.CPU120.RCU 31512 ± 15% +66.8% 52559 softirqs.CPU121.RCU 32569 ± 15% +61.6% 52619 softirqs.CPU122.RCU 32337 ± 16% +61.7% 52276 softirqs.CPU123.RCU 32442 ± 15% +61.9% 52524 softirqs.CPU124.RCU 32258 ± 15% +63.3% 52680 softirqs.CPU125.RCU 32480 ± 16% +61.6% 52500 softirqs.CPU126.RCU 32535 ± 17% +60.8% 52330 softirqs.CPU127.RCU 32059 ± 16% +60.4% 51435 softirqs.CPU128.RCU 32312 ± 16% +61.8% 52278 softirqs.CPU129.RCU 1056 ±137% +3671.0% 39822 softirqs.CPU13.NET_RX 40034 ± 11% +51.2% 60514 softirqs.CPU13.RCU 108802 ± 10% +29.6% 141012 softirqs.CPU13.TIMER 32215 ± 16% +62.1% 52205 softirqs.CPU130.RCU 32315 ± 16% +61.1% 52075 softirqs.CPU131.RCU 33006 ± 15% +59.0% 52476 softirqs.CPU132.RCU 32266 ± 17% +61.9% 52250 softirqs.CPU133.RCU 32626 ± 16% +62.9% 53136 softirqs.CPU134.RCU 32433 ± 18% +58.8% 51494 softirqs.CPU135.RCU 32294 ± 14% +58.7% 51235 softirqs.CPU136.RCU 31820 ± 16% +63.5% 52021 softirqs.CPU137.RCU 32892 ± 16% +58.8% 52227 softirqs.CPU138.RCU 32976 ± 15% +57.9% 52060 softirqs.CPU139.RCU 40138 ± 12% +60.0% 64221 softirqs.CPU14.RCU 117850 ± 9% +15.9% 136643 softirqs.CPU14.TIMER 32440 ± 16% +59.4% 51714 softirqs.CPU140.RCU 32239 ± 16% +65.8% 53461 softirqs.CPU141.RCU 32639 ± 16% +59.7% 52137 softirqs.CPU142.RCU 32350 ± 16% +62.3% 52492 softirqs.CPU143.RCU 32203 ± 16% +61.8% 52101 softirqs.CPU144.RCU 32170 ± 17% +60.4% 51609 softirqs.CPU145.RCU 32892 ± 16% +65.1% 54293 softirqs.CPU146.RCU 32355 ± 16% +61.3% 52182 softirqs.CPU147.RCU 32385 ± 16% +60.7% 52047 softirqs.CPU148.RCU 32356 ± 17% +62.5% 52581 softirqs.CPU149.RCU 38976 ± 16% +61.0% 62748 softirqs.CPU15.RCU 110967 ± 12% +24.7% 138390 softirqs.CPU15.TIMER 32399 ± 16% +63.3% 52903 softirqs.CPU150.RCU 32238 ± 15% +57.9% 50889 softirqs.CPU151.RCU 32360 ± 16% +62.0% 52413 softirqs.CPU152.RCU 32475 ± 16% +60.2% 52015 softirqs.CPU153.RCU 32209 ± 16% +61.4% 51998 softirqs.CPU154.RCU 32373 ± 16% +61.2% 52181 softirqs.CPU155.RCU 32295 ± 15% +65.9% 53590 softirqs.CPU156.RCU 32127 ± 16% +57.1% 50483 softirqs.CPU157.RCU 32514 ± 16% +60.6% 52204 softirqs.CPU158.RCU 32857 ± 16% +58.2% 51977 softirqs.CPU159.RCU 39215 ± 11% +54.0% 60374 softirqs.CPU16.RCU 116903 ± 13% +28.9% 150659 softirqs.CPU16.TIMER 32327 ± 16% +61.5% 52199 softirqs.CPU160.RCU 32410 ± 16% +60.4% 51970 softirqs.CPU161.RCU 32024 ± 16% +60.8% 51503 softirqs.CPU162.RCU 31125 ± 14% +67.1% 52016 softirqs.CPU163.RCU 32266 ± 16% +60.0% 51633 softirqs.CPU164.RCU 32209 ± 17% +61.9% 52135 softirqs.CPU165.RCU 32200 ± 16% +61.4% 51956 softirqs.CPU166.RCU 31951 ± 16% +62.5% 51932 softirqs.CPU167.RCU 31914 ± 16% +62.4% 51836 softirqs.CPU168.RCU 32081 ± 16% +62.3% 52066 softirqs.CPU169.RCU 39400 ± 11% +52.2% 59956 softirqs.CPU17.RCU 107863 ± 7% +37.2% 147984 softirqs.CPU17.TIMER 32016 ± 17% +63.9% 52460 softirqs.CPU170.RCU 31961 ± 16% +62.7% 51996 softirqs.CPU171.RCU 32978 ± 15% +56.1% 51468 softirqs.CPU172.RCU 32233 ± 16% +62.1% 52246 softirqs.CPU173.RCU 32152 ± 16% +63.4% 52543 softirqs.CPU174.RCU 32075 ± 16% +62.0% 51952 softirqs.CPU175.RCU 32196 ± 16% +60.3% 51620 softirqs.CPU176.RCU 32269 ± 17% +59.5% 51462 softirqs.CPU177.RCU 32096 ± 15% +61.7% 51886 softirqs.CPU178.RCU 32182 ± 16% +60.2% 51570 softirqs.CPU179.RCU 38279 ± 15% +55.2% 59426 softirqs.CPU18.RCU 117158 ± 13% +31.0% 153465 softirqs.CPU18.TIMER 31735 ± 16% +62.2% 51480 softirqs.CPU180.RCU 29335 ± 5% +75.2% 51409 softirqs.CPU181.RCU 31981 ± 16% +60.1% 51205 softirqs.CPU182.RCU 31948 ± 15% +57.6% 50365 softirqs.CPU183.RCU 32189 ± 17% +59.1% 51205 softirqs.CPU184.RCU 31957 ± 16% +60.7% 51344 softirqs.CPU185.RCU 32298 ± 17% +58.2% 51080 softirqs.CPU186.RCU 32335 ± 16% +58.8% 51344 softirqs.CPU187.RCU 32287 ± 16% +59.6% 51540 softirqs.CPU188.RCU 31965 ± 16% +59.1% 50857 softirqs.CPU189.RCU 39495 ± 14% +53.9% 60800 softirqs.CPU19.RCU 114131 ± 9% +20.9% 138034 softirqs.CPU19.TIMER 31213 ± 17% +65.4% 51631 softirqs.CPU190.RCU 31471 ± 17% +64.1% 51645 softirqs.CPU191.RCU 31760 ± 17% +62.9% 51728 softirqs.CPU192.RCU 32147 ± 16% +61.8% 52016 softirqs.CPU193.RCU 32079 ± 17% +62.9% 52256 softirqs.CPU194.RCU 31755 ± 16% +63.2% 51815 softirqs.CPU195.RCU 32240 ± 16% +62.6% 52417 softirqs.CPU196.RCU 32033 ± 16% +60.6% 51435 softirqs.CPU197.RCU 32041 ± 17% +62.4% 52022 softirqs.CPU198.RCU 31849 ± 17% +64.2% 52294 softirqs.CPU199.RCU 39674 ± 10% +54.8% 61436 softirqs.CPU2.RCU 40657 ± 17% +48.6% 60422 softirqs.CPU20.RCU 113465 ± 13% +32.5% 150390 softirqs.CPU20.TIMER 31959 ± 16% +62.8% 52023 softirqs.CPU200.RCU 31710 ± 16% +62.6% 51548 softirqs.CPU201.RCU 32021 ± 17% +61.8% 51801 softirqs.CPU202.RCU 32269 ± 16% +59.5% 51463 softirqs.CPU203.RCU 31922 ± 15% +60.0% 51087 softirqs.CPU204.RCU 31672 ± 17% +63.4% 51740 softirqs.CPU205.RCU 31875 ± 16% +63.2% 52006 softirqs.CPU206.RCU 31746 ± 16% +63.5% 51898 softirqs.CPU207.RCU 32414 ± 16% +61.0% 52186 softirqs.CPU208.RCU 32251 ± 16% +60.8% 51875 softirqs.CPU209.RCU 40977 ± 13% +46.2% 59928 softirqs.CPU21.RCU 109618 ± 13% +23.9% 135789 softirqs.CPU21.TIMER 32763 ± 15% +58.2% 51825 softirqs.CPU210.RCU 32054 ± 15% +62.8% 52195 softirqs.CPU211.RCU 32462 ± 16% +61.6% 52468 softirqs.CPU212.RCU 32438 ± 16% +61.8% 52499 softirqs.CPU213.RCU 31689 ± 17% +62.5% 51498 softirqs.CPU214.RCU 32181 ± 16% +63.6% 52657 softirqs.CPU215.RCU 32243 ± 16% +60.5% 51745 softirqs.CPU216.RCU 32122 ± 15% +59.8% 51345 softirqs.CPU217.RCU 32194 ± 16% +62.6% 52340 softirqs.CPU218.RCU 33401 ± 15% +58.2% 52834 softirqs.CPU219.RCU 39309 ± 19% +53.5% 60334 softirqs.CPU22.RCU 119248 ± 16% +23.3% 147000 softirqs.CPU22.TIMER 31767 ± 16% +63.9% 52051 softirqs.CPU220.RCU 32483 ± 15% +60.4% 52113 softirqs.CPU221.RCU 32330 ± 16% +61.1% 52088 softirqs.CPU222.RCU 32645 ± 15% +59.9% 52206 softirqs.CPU223.RCU 32122 ± 17% +59.0% 51071 softirqs.CPU224.RCU 32307 ± 16% +60.0% 51695 softirqs.CPU225.RCU 32176 ± 16% +61.2% 51868 softirqs.CPU226.RCU 32405 ± 16% +60.4% 51994 softirqs.CPU227.RCU 32186 ± 20% +61.2% 51874 softirqs.CPU228.RCU 31808 ± 16% +63.5% 52008 softirqs.CPU229.RCU 40782 ± 17% +48.6% 60604 softirqs.CPU23.RCU 32003 ± 16% +58.8% 50807 softirqs.CPU230.RCU 32424 ± 16% +58.7% 51456 softirqs.CPU231.RCU 32316 ± 16% +60.7% 51924 softirqs.CPU232.RCU 32725 ± 15% +59.2% 52098 softirqs.CPU233.RCU 31237 ± 15% +65.4% 51666 softirqs.CPU234.RCU 32479 ± 15% +60.3% 52063 softirqs.CPU235.RCU 133723 ± 7% +15.4% 154367 softirqs.CPU235.TIMER 32028 ± 16% +62.2% 51963 softirqs.CPU236.RCU 32136 ± 16% +62.4% 52192 softirqs.CPU237.RCU 32023 ± 16% +60.5% 51408 softirqs.CPU238.RCU 32055 ± 16% +60.7% 51524 softirqs.CPU239.RCU 39888 ± 17% +53.7% 61300 softirqs.CPU24.RCU 112430 ± 15% +27.1% 142949 softirqs.CPU24.TIMER 31745 ± 17% +63.8% 52007 softirqs.CPU240.RCU 32474 ± 16% +60.9% 52242 softirqs.CPU241.RCU 31904 ± 16% +62.7% 51899 softirqs.CPU242.RCU 32032 ± 16% +61.9% 51868 softirqs.CPU243.RCU 31357 ± 18% +64.8% 51685 softirqs.CPU244.RCU 132812 ± 8% +15.3% 153157 softirqs.CPU244.TIMER 31549 ± 16% +64.3% 51841 softirqs.CPU245.RCU 32027 ± 16% +60.8% 51504 softirqs.CPU246.RCU 32033 ± 16% +77.1% 56745 softirqs.CPU247.RCU 141833 ± 5% +19.5% 169427 softirqs.CPU247.TIMER 31859 ± 17% +65.0% 52580 softirqs.CPU248.RCU 32090 ± 16% +62.2% 52055 softirqs.CPU249.RCU 39971 ± 13% +52.6% 61007 softirqs.CPU25.RCU 114330 ± 12% +28.9% 147423 softirqs.CPU25.TIMER 31491 ± 16% +64.9% 51918 softirqs.CPU250.RCU 31766 ± 15% +64.4% 52234 softirqs.CPU251.RCU 32019 ± 16% +61.0% 51544 softirqs.CPU252.RCU 31922 ± 17% +59.7% 50971 softirqs.CPU253.RCU 31514 ± 16% +64.1% 51705 softirqs.CPU254.RCU 31765 ± 17% +64.6% 52276 softirqs.CPU255.RCU 31738 ± 16% +60.0% 50780 softirqs.CPU256.RCU 33985 ± 11% +48.7% 50523 softirqs.CPU257.RCU 31187 ± 17% +57.1% 49000 softirqs.CPU258.RCU 32031 ± 14% +50.2% 48097 softirqs.CPU259.RCU 39939 ± 11% +53.3% 61220 softirqs.CPU26.RCU 115081 ± 12% +24.6% 143406 softirqs.CPU26.TIMER 31401 ± 16% +60.2% 50314 softirqs.CPU260.RCU 30452 ± 16% +62.8% 49574 softirqs.CPU261.RCU 30819 ± 16% +62.0% 49913 softirqs.CPU262.RCU 31668 ± 22% +57.4% 49847 softirqs.CPU263.RCU 32298 ± 16% +58.0% 51038 softirqs.CPU264.RCU 31601 ± 13% +57.3% 49722 softirqs.CPU265.RCU 123387 ± 6% +17.4% 144849 softirqs.CPU265.TIMER 31810 ± 16% +60.5% 51049 softirqs.CPU266.RCU 32986 ± 14% +51.1% 49844 softirqs.CPU267.RCU 32309 ± 16% +58.0% 51060 softirqs.CPU268.RCU 32278 ± 16% +59.2% 51371 softirqs.CPU269.RCU 40744 ± 17% +58.9% 64726 softirqs.CPU27.RCU 108716 ± 13% +41.4% 153739 softirqs.CPU27.TIMER 32431 ± 16% +56.5% 50753 softirqs.CPU270.RCU 32242 ± 16% +55.4% 50109 softirqs.CPU271.RCU 33991 ± 15% -25.3% 25388 softirqs.CPU272.RCU 122760 ± 13% +26.1% 154830 softirqs.CPU272.TIMER 33868 ± 16% +45.9% 49423 softirqs.CPU273.RCU 125322 ± 12% +22.9% 154051 softirqs.CPU273.TIMER 33902 ± 15% +57.9% 53546 softirqs.CPU274.RCU 33622 ± 16% +53.0% 51450 softirqs.CPU275.RCU 133137 ± 8% +16.5% 155075 softirqs.CPU275.TIMER 33881 ± 16% +59.1% 53894 softirqs.CPU276.RCU 33983 ± 16% +60.2% 54449 softirqs.CPU277.RCU 33462 ± 15% +57.7% 52778 softirqs.CPU278.RCU 126550 ± 9% +18.6% 150046 softirqs.CPU278.TIMER 34169 ± 16% +58.3% 54100 softirqs.CPU279.RCU 40134 ± 12% +54.1% 61856 softirqs.CPU28.RCU 106399 ± 7% +36.8% 145511 softirqs.CPU28.TIMER 34216 ± 15% +54.1% 52717 softirqs.CPU280.RCU 34772 ± 14% +49.9% 52127 softirqs.CPU281.RCU 34184 ± 16% +55.3% 53074 softirqs.CPU282.RCU 33411 ± 17% +57.4% 52591 softirqs.CPU283.RCU 33482 ± 17% +59.2% 53316 softirqs.CPU284.RCU 124921 ± 7% +18.4% 147846 softirqs.CPU284.TIMER 34232 ± 16% +59.9% 54735 softirqs.CPU285.RCU 33099 ± 16% +61.5% 53454 softirqs.CPU286.RCU 128032 ± 6% +15.8% 148252 softirqs.CPU286.TIMER 33660 ± 14% +60.2% 53931 softirqs.CPU287.RCU 39735 ± 14% +52.4% 60570 softirqs.CPU29.RCU 109107 ± 10% +31.4% 143385 softirqs.CPU29.TIMER 38978 ± 17% +58.8% 61916 softirqs.CPU3.RCU 114894 ± 13% +24.5% 143095 softirqs.CPU3.TIMER 39122 ± 13% +57.3% 61555 softirqs.CPU30.RCU 112105 ± 11% +29.4% 145113 softirqs.CPU30.TIMER 40231 ± 15% +58.2% 63642 softirqs.CPU31.RCU 106758 ± 9% +28.5% 137237 softirqs.CPU31.TIMER 36607 ± 12% +49.8% 54850 softirqs.CPU32.RCU 107614 ± 10% +30.6% 140576 softirqs.CPU32.TIMER 38637 ± 11% +41.5% 54675 softirqs.CPU33.RCU 111703 ± 10% +25.3% 139965 softirqs.CPU33.TIMER 37654 ± 14% +48.0% 55715 softirqs.CPU34.RCU 108130 ± 10% +29.2% 139690 softirqs.CPU34.TIMER 37742 ± 14% +48.5% 56044 softirqs.CPU35.RCU 111809 ± 13% +35.7% 151748 softirqs.CPU35.TIMER 37760 ± 13% +50.7% 56894 softirqs.CPU36.RCU 104801 ± 6% +41.3% 148074 softirqs.CPU36.TIMER 38759 ± 10% +44.3% 55925 softirqs.CPU37.RCU 110484 ± 10% +31.8% 145580 softirqs.CPU37.TIMER 37881 ± 13% +52.6% 57806 softirqs.CPU38.RCU 111036 ± 14% +28.4% 142517 softirqs.CPU38.TIMER 37751 ± 13% +53.5% 57963 softirqs.CPU39.RCU 109975 ± 12% +29.8% 142703 softirqs.CPU39.TIMER 40700 ± 15% +55.2% 63155 softirqs.CPU4.RCU 33795 ± 15% +53.5% 51887 softirqs.CPU40.RCU 32637 ± 15% +67.7% 54725 softirqs.CPU41.RCU 33955 ± 15% +66.4% 56488 softirqs.CPU42.RCU 128703 ± 11% +31.3% 168987 softirqs.CPU42.TIMER 34606 ± 14% +54.9% 53594 softirqs.CPU43.RCU 124225 ± 11% +22.8% 152583 softirqs.CPU43.TIMER 34280 ± 14% +61.1% 55211 softirqs.CPU44.RCU 33700 ± 16% +64.4% 55416 softirqs.CPU45.RCU 122489 ± 7% +23.4% 151156 softirqs.CPU45.TIMER 34421 ± 14% +60.7% 55327 softirqs.CPU46.RCU 124335 ± 12% +22.7% 152608 softirqs.CPU46.TIMER 32622 ± 17% +63.8% 53430 softirqs.CPU47.RCU 34127 ± 16% +59.8% 54523 softirqs.CPU48.RCU 35165 ± 16% +58.9% 55872 softirqs.CPU49.RCU 40442 ± 11% +56.7% 63356 softirqs.CPU5.RCU 109994 ± 13% +22.7% 135002 softirqs.CPU5.TIMER 34820 ± 16% +61.1% 56093 softirqs.CPU50.RCU 35464 ± 15% +59.4% 56524 softirqs.CPU51.RCU 125051 ± 11% +24.2% 155354 softirqs.CPU51.TIMER 36036 ± 18% +53.7% 55396 softirqs.CPU52.RCU 35654 ± 16% +52.6% 54416 softirqs.CPU53.RCU 35691 ± 11% +52.4% 54411 softirqs.CPU54.RCU 34660 ± 13% +53.3% 53123 softirqs.CPU55.RCU 126943 ± 9% +21.1% 153725 softirqs.CPU55.TIMER 34264 ± 15% +62.4% 55653 softirqs.CPU56.RCU 125229 ± 7% +20.9% 151461 softirqs.CPU56.TIMER 34576 ± 16% +62.1% 56057 softirqs.CPU57.RCU 34536 ± 16% +61.4% 55726 softirqs.CPU58.RCU 129172 ± 5% +16.5% 150459 softirqs.CPU58.TIMER 35042 ± 16% +57.1% 55050 softirqs.CPU59.RCU 40606 ± 12% +60.2% 65069 softirqs.CPU6.RCU 109977 ± 9% +23.9% 136257 softirqs.CPU6.TIMER 35058 ± 16% +57.7% 55277 softirqs.CPU60.RCU 34951 ± 15% +52.2% 53188 softirqs.CPU61.RCU 35594 ± 14% +54.4% 54950 softirqs.CPU62.RCU 35217 ± 15% +52.7% 53790 softirqs.CPU63.RCU 33270 ± 15% +59.3% 52990 softirqs.CPU64.RCU 33326 ± 16% +55.1% 51696 softirqs.CPU65.RCU 33573 ± 15% +56.8% 52631 softirqs.CPU66.RCU 33582 ± 15% +53.8% 51642 softirqs.CPU67.RCU 32917 ± 15% +59.9% 52644 softirqs.CPU68.RCU 33037 ± 15% +63.0% 53849 softirqs.CPU69.RCU 39522 ± 10% +60.3% 63357 softirqs.CPU7.RCU 33226 ± 16% +59.2% 52908 softirqs.CPU70.RCU 32781 ± 15% +58.6% 51989 softirqs.CPU71.RCU 33064 ± 13% +80.6% 59702 softirqs.CPU72.RCU 32784 ± 14% +56.8% 51422 softirqs.CPU73.RCU 32988 ± 17% +60.6% 52968 softirqs.CPU74.RCU 32197 ± 15% +61.3% 51922 softirqs.CPU75.RCU 32210 ± 15% +55.6% 50127 softirqs.CPU76.RCU 31828 ± 15% +57.7% 50193 softirqs.CPU77.RCU 33704 ± 14% +52.1% 51273 softirqs.CPU78.RCU 33146 ± 17% +53.4% 50850 softirqs.CPU79.RCU 40019 ± 14% +53.5% 61416 softirqs.CPU8.RCU 122353 ± 9% +21.5% 148650 softirqs.CPU8.TIMER 32597 ± 15% +64.3% 53549 softirqs.CPU80.RCU 134840 ± 5% +15.2% 155292 softirqs.CPU80.TIMER 32221 ± 15% +64.6% 53052 softirqs.CPU81.RCU 33039 ± 15% +59.6% 52743 softirqs.CPU82.RCU 32787 ± 16% +59.1% 52164 softirqs.CPU83.RCU 32695 ± 15% +58.8% 51926 softirqs.CPU84.RCU 32467 ± 16% +64.0% 53258 softirqs.CPU85.RCU 136153 ± 7% +14.7% 156116 softirqs.CPU85.TIMER 32705 ± 16% +62.3% 53086 softirqs.CPU86.RCU 32601 ± 16% +62.1% 52854 softirqs.CPU87.RCU 32995 ± 15% +59.9% 52757 softirqs.CPU88.RCU 32822 ± 16% +59.3% 52298 softirqs.CPU89.RCU 40364 ± 14% +52.0% 61352 softirqs.CPU9.RCU 112908 ± 14% +33.1% 150306 softirqs.CPU9.TIMER 32824 ± 16% +62.8% 53450 softirqs.CPU90.RCU 32906 ± 16% +64.4% 54093 softirqs.CPU91.RCU 32596 ± 15% +61.9% 52772 softirqs.CPU92.RCU 32472 ± 16% +66.6% 54103 softirqs.CPU93.RCU 32897 ± 16% +60.2% 52703 softirqs.CPU94.RCU 32672 ± 16% +62.5% 53086 softirqs.CPU95.RCU 32311 ± 15% +57.7% 50960 softirqs.CPU96.RCU 32505 ± 15% +58.6% 51551 softirqs.CPU97.RCU 32357 ± 13% +64.3% 53148 softirqs.CPU98.RCU 32434 ± 16% +63.6% 53073 softirqs.CPU99.RCU 9259 ±127% +353.8% 42022 softirqs.NET_RX 9669747 ± 15% +59.0% 15377610 softirqs.RCU *************************************************************************************************** lkp-knm01: 288 threads Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz with 80G memory ========================================================================================= compiler/cpufreq_governor/kconfig/mode/nr_task/rootfs/tbox_group/test/testcase/ucode: gcc-9/performance/x86_64-rhel-7.6/thread/100%/debian-x86_64-20191114.cgz/lkp-knm01/context_switch1/will-it-scale/0x11 commit: b121b341e5 ("bpf: Add PTR_TO_BTF_ID_OR_NULL support") 492e639f0c ("bpf: Add bpf_seq_printf and bpf_seq_write helpers") b121b341e5983bdc 492e639f0c222784e2e0f121966 ---------------- --------------------------- fail:runs %reproduction fail:runs | | | 2:2 -100% :2 dmesg.WARNING:at#for_ip_swapgs_restore_regs_and_return_to_usermode/0x 2:2 -100% :2 dmesg.WARNING:stack_recursion Disclaimer: Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance. Thanks, Rong Chen --8TMLq6GPUuN4DysL Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename="config-5.7.0-rc2-01182-g492e639f0c222" # # Automatically generated file; DO NOT EDIT. # Linux/x86_64 5.7.0-rc2 Kernel Configuration # # # Compiler: gcc-7 (Ubuntu 7.5.0-6ubuntu2) 7.5.0 # CONFIG_CC_IS_GCC=y CONFIG_GCC_VERSION=70500 CONFIG_LD_VERSION=234000000 CONFIG_CLANG_VERSION=0 CONFIG_CC_CAN_LINK=y CONFIG_CC_HAS_ASM_GOTO=y CONFIG_CC_HAS_ASM_INLINE=y CONFIG_CC_HAS_WARN_MAYBE_UNINITIALIZED=y CONFIG_IRQ_WORK=y CONFIG_BUILDTIME_TABLE_SORT=y CONFIG_THREAD_INFO_IN_TASK=y # # General setup # CONFIG_INIT_ENV_ARG_LIMIT=32 # CONFIG_COMPILE_TEST is not set CONFIG_LOCALVERSION="" CONFIG_LOCALVERSION_AUTO=y CONFIG_BUILD_SALT="" CONFIG_HAVE_KERNEL_GZIP=y CONFIG_HAVE_KERNEL_BZIP2=y CONFIG_HAVE_KERNEL_LZMA=y CONFIG_HAVE_KERNEL_XZ=y CONFIG_HAVE_KERNEL_LZO=y CONFIG_HAVE_KERNEL_LZ4=y CONFIG_KERNEL_GZIP=y # CONFIG_KERNEL_BZIP2 is not set # CONFIG_KERNEL_LZMA is not set # CONFIG_KERNEL_XZ is not set # CONFIG_KERNEL_LZO is not set # CONFIG_KERNEL_LZ4 is not set CONFIG_DEFAULT_HOSTNAME="(none)" CONFIG_SWAP=y CONFIG_SYSVIPC=y CONFIG_SYSVIPC_SYSCTL=y CONFIG_POSIX_MQUEUE=y CONFIG_POSIX_MQUEUE_SYSCTL=y CONFIG_CROSS_MEMORY_ATTACH=y CONFIG_USELIB=y CONFIG_AUDIT=y CONFIG_HAVE_ARCH_AUDITSYSCALL=y CONFIG_AUDITSYSCALL=y # # IRQ subsystem # CONFIG_GENERIC_IRQ_PROBE=y CONFIG_GENERIC_IRQ_SHOW=y CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y CONFIG_GENERIC_PENDING_IRQ=y CONFIG_GENERIC_IRQ_MIGRATION=y CONFIG_GENERIC_IRQ_INJECTION=y CONFIG_HARDIRQS_SW_RESEND=y CONFIG_IRQ_DOMAIN=y CONFIG_IRQ_DOMAIN_HIERARCHY=y CONFIG_GENERIC_MSI_IRQ=y CONFIG_GENERIC_MSI_IRQ_DOMAIN=y CONFIG_IRQ_MSI_IOMMU=y CONFIG_GENERIC_IRQ_MATRIX_ALLOCATOR=y CONFIG_GENERIC_IRQ_RESERVATION_MODE=y CONFIG_IRQ_FORCED_THREADING=y CONFIG_SPARSE_IRQ=y # CONFIG_GENERIC_IRQ_DEBUGFS is not set # end of IRQ subsystem CONFIG_CLOCKSOURCE_WATCHDOG=y CONFIG_ARCH_CLOCKSOURCE_INIT=y CONFIG_CLOCKSOURCE_VALIDATE_LAST_CYCLE=y CONFIG_GENERIC_TIME_VSYSCALL=y CONFIG_GENERIC_CLOCKEVENTS=y CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y CONFIG_GENERIC_CLOCKEVENTS_MIN_ADJUST=y CONFIG_GENERIC_CMOS_UPDATE=y # # Timers subsystem # CONFIG_TICK_ONESHOT=y CONFIG_NO_HZ_COMMON=y # CONFIG_HZ_PERIODIC is not set # CONFIG_NO_HZ_IDLE is not set CONFIG_NO_HZ_FULL=y CONFIG_CONTEXT_TRACKING=y # CONFIG_CONTEXT_TRACKING_FORCE is not set CONFIG_NO_HZ=y CONFIG_HIGH_RES_TIMERS=y # end of Timers subsystem # CONFIG_PREEMPT_NONE is not set CONFIG_PREEMPT_VOLUNTARY=y # CONFIG_PREEMPT is not set CONFIG_PREEMPT_COUNT=y # # CPU/Task time and stats accounting # CONFIG_VIRT_CPU_ACCOUNTING=y CONFIG_VIRT_CPU_ACCOUNTING_GEN=y # CONFIG_IRQ_TIME_ACCOUNTING is not set CONFIG_HAVE_SCHED_AVG_IRQ=y # CONFIG_SCHED_THERMAL_PRESSURE is not set CONFIG_BSD_PROCESS_ACCT=y CONFIG_BSD_PROCESS_ACCT_V3=y CONFIG_TASKSTATS=y CONFIG_TASK_DELAY_ACCT=y CONFIG_TASK_XACCT=y CONFIG_TASK_IO_ACCOUNTING=y # CONFIG_PSI is not set # end of CPU/Task time and stats accounting CONFIG_CPU_ISOLATION=y # # RCU Subsystem # CONFIG_TREE_RCU=y # CONFIG_RCU_EXPERT is not set CONFIG_SRCU=y CONFIG_TREE_SRCU=y CONFIG_TASKS_RCU=y CONFIG_RCU_STALL_COMMON=y CONFIG_RCU_NEED_SEGCBLIST=y CONFIG_RCU_NOCB_CPU=y # end of RCU Subsystem CONFIG_BUILD_BIN2C=y CONFIG_IKCONFIG=y CONFIG_IKCONFIG_PROC=y # CONFIG_IKHEADERS is not set CONFIG_LOG_BUF_SHIFT=20 CONFIG_LOG_CPU_MAX_BUF_SHIFT=12 CONFIG_PRINTK_SAFE_LOG_BUF_SHIFT=13 CONFIG_HAVE_UNSTABLE_SCHED_CLOCK=y # # Scheduler features # # CONFIG_UCLAMP_TASK is not set # end of Scheduler features CONFIG_ARCH_SUPPORTS_NUMA_BALANCING=y CONFIG_ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH=y CONFIG_CC_HAS_INT128=y CONFIG_ARCH_SUPPORTS_INT128=y CONFIG_NUMA_BALANCING=y CONFIG_NUMA_BALANCING_DEFAULT_ENABLED=y CONFIG_CGROUPS=y CONFIG_PAGE_COUNTER=y CONFIG_MEMCG=y CONFIG_MEMCG_SWAP=y CONFIG_MEMCG_SWAP_ENABLED=y CONFIG_MEMCG_KMEM=y CONFIG_BLK_CGROUP=y CONFIG_CGROUP_WRITEBACK=y CONFIG_CGROUP_SCHED=y CONFIG_FAIR_GROUP_SCHED=y CONFIG_CFS_BANDWIDTH=y CONFIG_RT_GROUP_SCHED=y CONFIG_CGROUP_PIDS=y CONFIG_CGROUP_RDMA=y CONFIG_CGROUP_FREEZER=y CONFIG_CGROUP_HUGETLB=y CONFIG_CPUSETS=y CONFIG_PROC_PID_CPUSET=y CONFIG_CGROUP_DEVICE=y CONFIG_CGROUP_CPUACCT=y CONFIG_CGROUP_PERF=y # CONFIG_CGROUP_BPF is not set # CONFIG_CGROUP_DEBUG is not set CONFIG_SOCK_CGROUP_DATA=y CONFIG_NAMESPACES=y CONFIG_UTS_NS=y CONFIG_TIME_NS=y CONFIG_IPC_NS=y CONFIG_USER_NS=y CONFIG_PID_NS=y CONFIG_NET_NS=y CONFIG_CHECKPOINT_RESTORE=y CONFIG_SCHED_AUTOGROUP=y # CONFIG_SYSFS_DEPRECATED is not set CONFIG_RELAY=y CONFIG_BLK_DEV_INITRD=y CONFIG_INITRAMFS_SOURCE="" CONFIG_RD_GZIP=y CONFIG_RD_BZIP2=y CONFIG_RD_LZMA=y CONFIG_RD_XZ=y CONFIG_RD_LZO=y CONFIG_RD_LZ4=y # CONFIG_BOOT_CONFIG is not set CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y # CONFIG_CC_OPTIMIZE_FOR_SIZE is not set CONFIG_SYSCTL=y CONFIG_HAVE_UID16=y CONFIG_SYSCTL_EXCEPTION_TRACE=y CONFIG_HAVE_PCSPKR_PLATFORM=y CONFIG_BPF=y # CONFIG_EXPERT is not set CONFIG_UID16=y CONFIG_MULTIUSER=y CONFIG_SGETMASK_SYSCALL=y CONFIG_SYSFS_SYSCALL=y CONFIG_FHANDLE=y CONFIG_POSIX_TIMERS=y CONFIG_PRINTK=y CONFIG_PRINTK_NMI=y CONFIG_BUG=y CONFIG_ELF_CORE=y CONFIG_PCSPKR_PLATFORM=y CONFIG_BASE_FULL=y CONFIG_FUTEX=y CONFIG_FUTEX_PI=y CONFIG_EPOLL=y CONFIG_SIGNALFD=y CONFIG_TIMERFD=y CONFIG_EVENTFD=y CONFIG_SHMEM=y CONFIG_AIO=y CONFIG_IO_URING=y CONFIG_ADVISE_SYSCALLS=y CONFIG_HAVE_ARCH_USERFAULTFD_WP=y CONFIG_MEMBARRIER=y CONFIG_KALLSYMS=y CONFIG_KALLSYMS_ALL=y CONFIG_KALLSYMS_ABSOLUTE_PERCPU=y CONFIG_KALLSYMS_BASE_RELATIVE=y # CONFIG_BPF_LSM is not set CONFIG_BPF_SYSCALL=y CONFIG_ARCH_WANT_DEFAULT_BPF_JIT=y CONFIG_BPF_JIT_ALWAYS_ON=y CONFIG_BPF_JIT_DEFAULT_ON=y CONFIG_USERFAULTFD=y CONFIG_ARCH_HAS_MEMBARRIER_SYNC_CORE=y CONFIG_RSEQ=y # CONFIG_EMBEDDED is not set CONFIG_HAVE_PERF_EVENTS=y # # Kernel Performance Events And Counters # CONFIG_PERF_EVENTS=y # CONFIG_DEBUG_PERF_USE_VMALLOC is not set # end of Kernel Performance Events And Counters CONFIG_VM_EVENT_COUNTERS=y CONFIG_SLUB_DEBUG=y # CONFIG_COMPAT_BRK is not set # CONFIG_SLAB is not set CONFIG_SLUB=y CONFIG_SLAB_MERGE_DEFAULT=y # CONFIG_SLAB_FREELIST_RANDOM is not set # CONFIG_SLAB_FREELIST_HARDENED is not set # CONFIG_SHUFFLE_PAGE_ALLOCATOR is not set CONFIG_SLUB_CPU_PARTIAL=y CONFIG_SYSTEM_DATA_VERIFICATION=y CONFIG_PROFILING=y CONFIG_TRACEPOINTS=y # end of General setup CONFIG_64BIT=y CONFIG_X86_64=y CONFIG_X86=y CONFIG_INSTRUCTION_DECODER=y CONFIG_OUTPUT_FORMAT="elf64-x86-64" CONFIG_LOCKDEP_SUPPORT=y CONFIG_STACKTRACE_SUPPORT=y CONFIG_MMU=y CONFIG_ARCH_MMAP_RND_BITS_MIN=28 CONFIG_ARCH_MMAP_RND_BITS_MAX=32 CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MIN=8 CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=16 CONFIG_GENERIC_ISA_DMA=y CONFIG_GENERIC_BUG=y CONFIG_GENERIC_BUG_RELATIVE_POINTERS=y CONFIG_ARCH_MAY_HAVE_PC_FDC=y CONFIG_GENERIC_CALIBRATE_DELAY=y CONFIG_ARCH_HAS_CPU_RELAX=y CONFIG_ARCH_HAS_CACHE_LINE_SIZE=y CONFIG_ARCH_HAS_FILTER_PGPROT=y CONFIG_HAVE_SETUP_PER_CPU_AREA=y CONFIG_NEED_PER_CPU_EMBED_FIRST_CHUNK=y CONFIG_NEED_PER_CPU_PAGE_FIRST_CHUNK=y CONFIG_ARCH_HIBERNATION_POSSIBLE=y CONFIG_ARCH_SUSPEND_POSSIBLE=y CONFIG_ARCH_WANT_GENERAL_HUGETLB=y CONFIG_ZONE_DMA32=y CONFIG_AUDIT_ARCH=y CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y CONFIG_HAVE_INTEL_TXT=y CONFIG_X86_64_SMP=y CONFIG_ARCH_SUPPORTS_UPROBES=y CONFIG_FIX_EARLYCON_MEM=y CONFIG_DYNAMIC_PHYSICAL_MASK=y CONFIG_PGTABLE_LEVELS=5 CONFIG_CC_HAS_SANE_STACKPROTECTOR=y # # Processor type and features # CONFIG_ZONE_DMA=y CONFIG_SMP=y CONFIG_X86_FEATURE_NAMES=y CONFIG_X86_X2APIC=y CONFIG_X86_MPPARSE=y # CONFIG_GOLDFISH is not set CONFIG_RETPOLINE=y CONFIG_X86_CPU_RESCTRL=y CONFIG_X86_EXTENDED_PLATFORM=y # CONFIG_X86_NUMACHIP is not set # CONFIG_X86_VSMP is not set CONFIG_X86_UV=y # CONFIG_X86_GOLDFISH is not set # CONFIG_X86_INTEL_MID is not set CONFIG_X86_INTEL_LPSS=y CONFIG_X86_AMD_PLATFORM_DEVICE=y CONFIG_IOSF_MBI=y # CONFIG_IOSF_MBI_DEBUG is not set CONFIG_X86_SUPPORTS_MEMORY_FAILURE=y # CONFIG_SCHED_OMIT_FRAME_POINTER is not set CONFIG_HYPERVISOR_GUEST=y CONFIG_PARAVIRT=y CONFIG_PARAVIRT_XXL=y # CONFIG_PARAVIRT_DEBUG is not set CONFIG_PARAVIRT_SPINLOCKS=y CONFIG_X86_HV_CALLBACK_VECTOR=y CONFIG_XEN=y CONFIG_XEN_PV=y CONFIG_XEN_PV_SMP=y # CONFIG_XEN_DOM0 is not set CONFIG_XEN_PVHVM=y CONFIG_XEN_PVHVM_SMP=y CONFIG_XEN_512GB=y CONFIG_XEN_SAVE_RESTORE=y # CONFIG_XEN_DEBUG_FS is not set # CONFIG_XEN_PVH is not set CONFIG_KVM_GUEST=y CONFIG_ARCH_CPUIDLE_HALTPOLL=y # CONFIG_PVH is not set # CONFIG_KVM_DEBUG_FS is not set CONFIG_PARAVIRT_TIME_ACCOUNTING=y CONFIG_PARAVIRT_CLOCK=y # CONFIG_JAILHOUSE_GUEST is not set # CONFIG_ACRN_GUEST is not set # CONFIG_MK8 is not set # CONFIG_MPSC is not set # CONFIG_MCORE2 is not set # CONFIG_MATOM is not set CONFIG_GENERIC_CPU=y CONFIG_X86_INTERNODE_CACHE_SHIFT=6 CONFIG_X86_L1_CACHE_SHIFT=6 CONFIG_X86_TSC=y CONFIG_X86_CMPXCHG64=y CONFIG_X86_CMOV=y CONFIG_X86_MINIMUM_CPU_FAMILY=64 CONFIG_X86_DEBUGCTLMSR=y CONFIG_IA32_FEAT_CTL=y CONFIG_X86_VMX_FEATURE_NAMES=y CONFIG_CPU_SUP_INTEL=y CONFIG_CPU_SUP_AMD=y CONFIG_CPU_SUP_HYGON=y CONFIG_CPU_SUP_CENTAUR=y CONFIG_CPU_SUP_ZHAOXIN=y CONFIG_HPET_TIMER=y CONFIG_HPET_EMULATE_RTC=y CONFIG_DMI=y CONFIG_GART_IOMMU=y CONFIG_MAXSMP=y CONFIG_NR_CPUS_RANGE_BEGIN=8192 CONFIG_NR_CPUS_RANGE_END=8192 CONFIG_NR_CPUS_DEFAULT=8192 CONFIG_NR_CPUS=8192 CONFIG_SCHED_SMT=y CONFIG_SCHED_MC=y CONFIG_SCHED_MC_PRIO=y CONFIG_X86_LOCAL_APIC=y CONFIG_X86_IO_APIC=y CONFIG_X86_REROUTE_FOR_BROKEN_BOOT_IRQS=y CONFIG_X86_MCE=y CONFIG_X86_MCELOG_LEGACY=y CONFIG_X86_MCE_INTEL=y CONFIG_X86_MCE_AMD=y CONFIG_X86_MCE_THRESHOLD=y CONFIG_X86_MCE_INJECT=m CONFIG_X86_THERMAL_VECTOR=y # # Performance monitoring # CONFIG_PERF_EVENTS_INTEL_UNCORE=y CONFIG_PERF_EVENTS_INTEL_RAPL=y CONFIG_PERF_EVENTS_INTEL_CSTATE=y # CONFIG_PERF_EVENTS_AMD_POWER is not set # end of Performance monitoring CONFIG_X86_16BIT=y CONFIG_X86_ESPFIX64=y CONFIG_X86_VSYSCALL_EMULATION=y CONFIG_X86_IOPL_IOPERM=y CONFIG_I8K=m CONFIG_MICROCODE=y CONFIG_MICROCODE_INTEL=y CONFIG_MICROCODE_AMD=y CONFIG_MICROCODE_OLD_INTERFACE=y CONFIG_X86_MSR=y CONFIG_X86_CPUID=y CONFIG_X86_5LEVEL=y CONFIG_X86_DIRECT_GBPAGES=y # CONFIG_X86_CPA_STATISTICS is not set CONFIG_AMD_MEM_ENCRYPT=y # CONFIG_AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT is not set CONFIG_NUMA=y CONFIG_AMD_NUMA=y CONFIG_X86_64_ACPI_NUMA=y CONFIG_NODES_SPAN_OTHER_NODES=y CONFIG_NUMA_EMU=y CONFIG_NODES_SHIFT=10 CONFIG_ARCH_SPARSEMEM_ENABLE=y CONFIG_ARCH_SPARSEMEM_DEFAULT=y CONFIG_ARCH_SELECT_MEMORY_MODEL=y CONFIG_ARCH_MEMORY_PROBE=y CONFIG_ARCH_PROC_KCORE_TEXT=y CONFIG_ILLEGAL_POINTER_VALUE=0xdead000000000000 CONFIG_X86_PMEM_LEGACY_DEVICE=y CONFIG_X86_PMEM_LEGACY=m CONFIG_X86_CHECK_BIOS_CORRUPTION=y # CONFIG_X86_BOOTPARAM_MEMORY_CORRUPTION_CHECK is not set CONFIG_X86_RESERVE_LOW=64 CONFIG_MTRR=y CONFIG_MTRR_SANITIZER=y CONFIG_MTRR_SANITIZER_ENABLE_DEFAULT=1 CONFIG_MTRR_SANITIZER_SPARE_REG_NR_DEFAULT=1 CONFIG_X86_PAT=y CONFIG_ARCH_USES_PG_UNCACHED=y CONFIG_ARCH_RANDOM=y CONFIG_X86_SMAP=y CONFIG_X86_UMIP=y CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS=y CONFIG_X86_INTEL_TSX_MODE_OFF=y # CONFIG_X86_INTEL_TSX_MODE_ON is not set # CONFIG_X86_INTEL_TSX_MODE_AUTO is not set CONFIG_EFI=y CONFIG_EFI_STUB=y CONFIG_EFI_MIXED=y CONFIG_SECCOMP=y # CONFIG_HZ_100 is not set # CONFIG_HZ_250 is not set # CONFIG_HZ_300 is not set CONFIG_HZ_1000=y CONFIG_HZ=1000 CONFIG_SCHED_HRTICK=y CONFIG_KEXEC=y CONFIG_KEXEC_FILE=y CONFIG_ARCH_HAS_KEXEC_PURGATORY=y # CONFIG_KEXEC_SIG is not set CONFIG_CRASH_DUMP=y CONFIG_KEXEC_JUMP=y CONFIG_PHYSICAL_START=0x1000000 CONFIG_RELOCATABLE=y CONFIG_RANDOMIZE_BASE=y CONFIG_X86_NEED_RELOCS=y CONFIG_PHYSICAL_ALIGN=0x200000 CONFIG_DYNAMIC_MEMORY_LAYOUT=y CONFIG_RANDOMIZE_MEMORY=y CONFIG_RANDOMIZE_MEMORY_PHYSICAL_PADDING=0xa CONFIG_HOTPLUG_CPU=y CONFIG_BOOTPARAM_HOTPLUG_CPU0=y # CONFIG_DEBUG_HOTPLUG_CPU0 is not set # CONFIG_COMPAT_VDSO is not set CONFIG_LEGACY_VSYSCALL_EMULATE=y # CONFIG_LEGACY_VSYSCALL_XONLY is not set # CONFIG_LEGACY_VSYSCALL_NONE is not set # CONFIG_CMDLINE_BOOL is not set CONFIG_MODIFY_LDT_SYSCALL=y CONFIG_HAVE_LIVEPATCH=y CONFIG_LIVEPATCH=y # end of Processor type and features CONFIG_ARCH_HAS_ADD_PAGES=y CONFIG_ARCH_ENABLE_MEMORY_HOTPLUG=y CONFIG_ARCH_ENABLE_MEMORY_HOTREMOVE=y CONFIG_USE_PERCPU_NUMA_NODE_ID=y CONFIG_ARCH_ENABLE_SPLIT_PMD_PTLOCK=y CONFIG_ARCH_ENABLE_HUGEPAGE_MIGRATION=y CONFIG_ARCH_ENABLE_THP_MIGRATION=y # # Power management and ACPI options # CONFIG_ARCH_HIBERNATION_HEADER=y CONFIG_SUSPEND=y CONFIG_SUSPEND_FREEZER=y CONFIG_HIBERNATE_CALLBACKS=y CONFIG_HIBERNATION=y CONFIG_PM_STD_PARTITION="" CONFIG_PM_SLEEP=y CONFIG_PM_SLEEP_SMP=y # CONFIG_PM_AUTOSLEEP is not set # CONFIG_PM_WAKELOCKS is not set CONFIG_PM=y CONFIG_PM_DEBUG=y CONFIG_PM_ADVANCED_DEBUG=y # CONFIG_PM_TEST_SUSPEND is not set CONFIG_PM_SLEEP_DEBUG=y CONFIG_PM_TRACE=y CONFIG_PM_TRACE_RTC=y CONFIG_PM_CLK=y # CONFIG_WQ_POWER_EFFICIENT_DEFAULT is not set # CONFIG_ENERGY_MODEL is not set CONFIG_ARCH_SUPPORTS_ACPI=y CONFIG_ACPI=y CONFIG_ACPI_LEGACY_TABLES_LOOKUP=y CONFIG_ARCH_MIGHT_HAVE_ACPI_PDC=y CONFIG_ACPI_SYSTEM_POWER_STATES_SUPPORT=y # CONFIG_ACPI_DEBUGGER is not set CONFIG_ACPI_SPCR_TABLE=y CONFIG_ACPI_LPIT=y CONFIG_ACPI_SLEEP=y # CONFIG_ACPI_PROCFS_POWER is not set CONFIG_ACPI_REV_OVERRIDE_POSSIBLE=y CONFIG_ACPI_EC_DEBUGFS=m CONFIG_ACPI_AC=y CONFIG_ACPI_BATTERY=y CONFIG_ACPI_BUTTON=y CONFIG_ACPI_VIDEO=m CONFIG_ACPI_FAN=y # CONFIG_ACPI_TAD is not set CONFIG_ACPI_DOCK=y CONFIG_ACPI_CPU_FREQ_PSS=y CONFIG_ACPI_PROCESSOR_CSTATE=y CONFIG_ACPI_PROCESSOR_IDLE=y CONFIG_ACPI_CPPC_LIB=y CONFIG_ACPI_PROCESSOR=y CONFIG_ACPI_IPMI=m CONFIG_ACPI_HOTPLUG_CPU=y CONFIG_ACPI_PROCESSOR_AGGREGATOR=m CONFIG_ACPI_THERMAL=y CONFIG_ARCH_HAS_ACPI_TABLE_UPGRADE=y CONFIG_ACPI_TABLE_UPGRADE=y # CONFIG_ACPI_DEBUG is not set CONFIG_ACPI_PCI_SLOT=y CONFIG_ACPI_CONTAINER=y CONFIG_ACPI_HOTPLUG_MEMORY=y CONFIG_ACPI_HOTPLUG_IOAPIC=y CONFIG_ACPI_SBS=m CONFIG_ACPI_HED=y CONFIG_ACPI_CUSTOM_METHOD=m CONFIG_ACPI_BGRT=y CONFIG_ACPI_NFIT=m # CONFIG_NFIT_SECURITY_DEBUG is not set CONFIG_ACPI_NUMA=y # CONFIG_ACPI_HMAT is not set CONFIG_HAVE_ACPI_APEI=y CONFIG_HAVE_ACPI_APEI_NMI=y CONFIG_ACPI_APEI=y CONFIG_ACPI_APEI_GHES=y CONFIG_ACPI_APEI_PCIEAER=y CONFIG_ACPI_APEI_MEMORY_FAILURE=y CONFIG_ACPI_APEI_EINJ=m CONFIG_ACPI_APEI_ERST_DEBUG=y # CONFIG_DPTF_POWER is not set CONFIG_ACPI_WATCHDOG=y CONFIG_ACPI_EXTLOG=m CONFIG_ACPI_ADXL=y # CONFIG_PMIC_OPREGION is not set # CONFIG_ACPI_CONFIGFS is not set CONFIG_X86_PM_TIMER=y CONFIG_SFI=y # # CPU Frequency scaling # CONFIG_CPU_FREQ=y CONFIG_CPU_FREQ_GOV_ATTR_SET=y CONFIG_CPU_FREQ_GOV_COMMON=y # CONFIG_CPU_FREQ_STAT is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_POWERSAVE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_USERSPACE is not set CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y # CONFIG_CPU_FREQ_DEFAULT_GOV_CONSERVATIVE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL is not set CONFIG_CPU_FREQ_GOV_PERFORMANCE=y CONFIG_CPU_FREQ_GOV_POWERSAVE=y CONFIG_CPU_FREQ_GOV_USERSPACE=y CONFIG_CPU_FREQ_GOV_ONDEMAND=y CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y # # CPU frequency scaling drivers # CONFIG_X86_INTEL_PSTATE=y CONFIG_X86_PCC_CPUFREQ=m CONFIG_X86_ACPI_CPUFREQ=m CONFIG_X86_ACPI_CPUFREQ_CPB=y CONFIG_X86_POWERNOW_K8=m CONFIG_X86_AMD_FREQ_SENSITIVITY=m # CONFIG_X86_SPEEDSTEP_CENTRINO is not set CONFIG_X86_P4_CLOCKMOD=m # # shared options # CONFIG_X86_SPEEDSTEP_LIB=m # end of CPU Frequency scaling # # CPU Idle # CONFIG_CPU_IDLE=y # CONFIG_CPU_IDLE_GOV_LADDER is not set CONFIG_CPU_IDLE_GOV_MENU=y # CONFIG_CPU_IDLE_GOV_TEO is not set # CONFIG_CPU_IDLE_GOV_HALTPOLL is not set CONFIG_HALTPOLL_CPUIDLE=y # end of CPU Idle CONFIG_INTEL_IDLE=y # end of Power management and ACPI options # # Bus options (PCI etc.) # CONFIG_PCI_DIRECT=y CONFIG_PCI_MMCONFIG=y CONFIG_PCI_XEN=y CONFIG_MMCONF_FAM10H=y CONFIG_ISA_DMA_API=y CONFIG_AMD_NB=y # CONFIG_X86_SYSFB is not set # end of Bus options (PCI etc.) # # Binary Emulations # CONFIG_IA32_EMULATION=y # CONFIG_X86_X32 is not set CONFIG_COMPAT_32=y CONFIG_COMPAT=y CONFIG_COMPAT_FOR_U64_ALIGNMENT=y CONFIG_SYSVIPC_COMPAT=y # end of Binary Emulations # # Firmware Drivers # CONFIG_EDD=m # CONFIG_EDD_OFF is not set CONFIG_FIRMWARE_MEMMAP=y CONFIG_DMIID=y CONFIG_DMI_SYSFS=y CONFIG_DMI_SCAN_MACHINE_NON_EFI_FALLBACK=y CONFIG_ISCSI_IBFT_FIND=y CONFIG_ISCSI_IBFT=m CONFIG_FW_CFG_SYSFS=y # CONFIG_FW_CFG_SYSFS_CMDLINE is not set # CONFIG_GOOGLE_FIRMWARE is not set # # EFI (Extensible Firmware Interface) Support # CONFIG_EFI_VARS=y CONFIG_EFI_ESRT=y CONFIG_EFI_VARS_PSTORE=y CONFIG_EFI_VARS_PSTORE_DEFAULT_DISABLE=y CONFIG_EFI_RUNTIME_MAP=y # CONFIG_EFI_FAKE_MEMMAP is not set CONFIG_EFI_RUNTIME_WRAPPERS=y # CONFIG_EFI_BOOTLOADER_CONTROL is not set # CONFIG_EFI_CAPSULE_LOADER is not set # CONFIG_EFI_TEST is not set CONFIG_APPLE_PROPERTIES=y # CONFIG_RESET_ATTACK_MITIGATION is not set # CONFIG_EFI_RCI2_TABLE is not set # CONFIG_EFI_DISABLE_PCI_DMA is not set # end of EFI (Extensible Firmware Interface) Support CONFIG_UEFI_CPER=y CONFIG_UEFI_CPER_X86=y CONFIG_EFI_DEV_PATH_PARSER=y CONFIG_EFI_EARLYCON=y # # Tegra firmware driver # # end of Tegra firmware driver # end of Firmware Drivers CONFIG_HAVE_KVM=y CONFIG_HAVE_KVM_IRQCHIP=y CONFIG_HAVE_KVM_IRQFD=y CONFIG_HAVE_KVM_IRQ_ROUTING=y CONFIG_HAVE_KVM_EVENTFD=y CONFIG_KVM_MMIO=y CONFIG_KVM_ASYNC_PF=y CONFIG_HAVE_KVM_MSI=y CONFIG_HAVE_KVM_CPU_RELAX_INTERCEPT=y CONFIG_KVM_VFIO=y CONFIG_KVM_GENERIC_DIRTYLOG_READ_PROTECT=y CONFIG_KVM_COMPAT=y CONFIG_HAVE_KVM_IRQ_BYPASS=y CONFIG_HAVE_KVM_NO_POLL=y CONFIG_VIRTUALIZATION=y CONFIG_KVM=m CONFIG_KVM_INTEL=m CONFIG_KVM_AMD=m CONFIG_KVM_AMD_SEV=y CONFIG_KVM_MMU_AUDIT=y CONFIG_AS_AVX512=y CONFIG_AS_SHA1_NI=y CONFIG_AS_SHA256_NI=y # # General architecture-dependent options # CONFIG_CRASH_CORE=y CONFIG_KEXEC_CORE=y CONFIG_HOTPLUG_SMT=y CONFIG_OPROFILE=m CONFIG_OPROFILE_EVENT_MULTIPLEX=y CONFIG_HAVE_OPROFILE=y CONFIG_OPROFILE_NMI_TIMER=y CONFIG_KPROBES=y CONFIG_JUMP_LABEL=y # CONFIG_STATIC_KEYS_SELFTEST is not set CONFIG_OPTPROBES=y CONFIG_KPROBES_ON_FTRACE=y CONFIG_UPROBES=y CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y CONFIG_ARCH_USE_BUILTIN_BSWAP=y CONFIG_KRETPROBES=y CONFIG_USER_RETURN_NOTIFIER=y CONFIG_HAVE_IOREMAP_PROT=y CONFIG_HAVE_KPROBES=y CONFIG_HAVE_KRETPROBES=y CONFIG_HAVE_OPTPROBES=y CONFIG_HAVE_KPROBES_ON_FTRACE=y CONFIG_HAVE_FUNCTION_ERROR_INJECTION=y CONFIG_HAVE_NMI=y CONFIG_HAVE_ARCH_TRACEHOOK=y CONFIG_HAVE_DMA_CONTIGUOUS=y CONFIG_GENERIC_SMP_IDLE_THREAD=y CONFIG_ARCH_HAS_FORTIFY_SOURCE=y CONFIG_ARCH_HAS_SET_MEMORY=y CONFIG_ARCH_HAS_SET_DIRECT_MAP=y CONFIG_HAVE_ARCH_THREAD_STRUCT_WHITELIST=y CONFIG_ARCH_WANTS_DYNAMIC_TASK_STRUCT=y CONFIG_HAVE_ASM_MODVERSIONS=y CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y CONFIG_HAVE_RSEQ=y CONFIG_HAVE_FUNCTION_ARG_ACCESS_API=y CONFIG_HAVE_CLK=y CONFIG_HAVE_HW_BREAKPOINT=y CONFIG_HAVE_MIXED_BREAKPOINTS_REGS=y CONFIG_HAVE_USER_RETURN_NOTIFIER=y CONFIG_HAVE_PERF_EVENTS_NMI=y CONFIG_HAVE_HARDLOCKUP_DETECTOR_PERF=y CONFIG_HAVE_PERF_REGS=y CONFIG_HAVE_PERF_USER_STACK_DUMP=y CONFIG_HAVE_ARCH_JUMP_LABEL=y CONFIG_HAVE_ARCH_JUMP_LABEL_RELATIVE=y CONFIG_MMU_GATHER_TABLE_FREE=y CONFIG_MMU_GATHER_RCU_TABLE_FREE=y CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y CONFIG_HAVE_ALIGNED_STRUCT_PAGE=y CONFIG_HAVE_CMPXCHG_LOCAL=y CONFIG_HAVE_CMPXCHG_DOUBLE=y CONFIG_ARCH_WANT_COMPAT_IPC_PARSE_VERSION=y CONFIG_ARCH_WANT_OLD_COMPAT_IPC=y CONFIG_HAVE_ARCH_SECCOMP_FILTER=y CONFIG_SECCOMP_FILTER=y CONFIG_HAVE_ARCH_STACKLEAK=y CONFIG_HAVE_STACKPROTECTOR=y CONFIG_CC_HAS_STACKPROTECTOR_NONE=y CONFIG_STACKPROTECTOR=y CONFIG_STACKPROTECTOR_STRONG=y CONFIG_HAVE_ARCH_WITHIN_STACK_FRAMES=y CONFIG_HAVE_CONTEXT_TRACKING=y CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y CONFIG_HAVE_MOVE_PMD=y CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE=y CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD=y CONFIG_HAVE_ARCH_HUGE_VMAP=y CONFIG_ARCH_WANT_HUGE_PMD_SHARE=y CONFIG_HAVE_ARCH_SOFT_DIRTY=y CONFIG_HAVE_MOD_ARCH_SPECIFIC=y CONFIG_MODULES_USE_ELF_RELA=y CONFIG_HAVE_IRQ_EXIT_ON_IRQ_STACK=y CONFIG_ARCH_HAS_ELF_RANDOMIZE=y CONFIG_HAVE_ARCH_MMAP_RND_BITS=y CONFIG_HAVE_EXIT_THREAD=y CONFIG_ARCH_MMAP_RND_BITS=28 CONFIG_HAVE_ARCH_MMAP_RND_COMPAT_BITS=y CONFIG_ARCH_MMAP_RND_COMPAT_BITS=8 CONFIG_HAVE_ARCH_COMPAT_MMAP_BASES=y CONFIG_HAVE_COPY_THREAD_TLS=y CONFIG_HAVE_STACK_VALIDATION=y CONFIG_HAVE_RELIABLE_STACKTRACE=y CONFIG_OLD_SIGSUSPEND3=y CONFIG_COMPAT_OLD_SIGACTION=y CONFIG_COMPAT_32BIT_TIME=y CONFIG_HAVE_ARCH_VMAP_STACK=y CONFIG_VMAP_STACK=y CONFIG_ARCH_HAS_STRICT_KERNEL_RWX=y CONFIG_STRICT_KERNEL_RWX=y CONFIG_ARCH_HAS_STRICT_MODULE_RWX=y CONFIG_STRICT_MODULE_RWX=y CONFIG_HAVE_ARCH_PREL32_RELOCATIONS=y CONFIG_ARCH_USE_MEMREMAP_PROT=y # CONFIG_LOCK_EVENT_COUNTS is not set CONFIG_ARCH_HAS_MEM_ENCRYPT=y # # GCOV-based kernel profiling # # CONFIG_GCOV_KERNEL is not set CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y # end of GCOV-based kernel profiling CONFIG_HAVE_GCC_PLUGINS=y # end of General architecture-dependent options CONFIG_RT_MUTEXES=y CONFIG_BASE_SMALL=0 CONFIG_MODULE_SIG_FORMAT=y CONFIG_MODULES=y CONFIG_MODULE_FORCE_LOAD=y CONFIG_MODULE_UNLOAD=y # CONFIG_MODULE_FORCE_UNLOAD is not set # CONFIG_MODVERSIONS is not set # CONFIG_MODULE_SRCVERSION_ALL is not set CONFIG_MODULE_SIG=y # CONFIG_MODULE_SIG_FORCE is not set CONFIG_MODULE_SIG_ALL=y # CONFIG_MODULE_SIG_SHA1 is not set # CONFIG_MODULE_SIG_SHA224 is not set CONFIG_MODULE_SIG_SHA256=y # CONFIG_MODULE_SIG_SHA384 is not set # CONFIG_MODULE_SIG_SHA512 is not set CONFIG_MODULE_SIG_HASH="sha256" # CONFIG_MODULE_COMPRESS is not set # CONFIG_MODULE_ALLOW_MISSING_NAMESPACE_IMPORTS is not set # CONFIG_UNUSED_SYMBOLS is not set # CONFIG_TRIM_UNUSED_KSYMS is not set CONFIG_MODULES_TREE_LOOKUP=y CONFIG_BLOCK=y CONFIG_BLK_SCSI_REQUEST=y CONFIG_BLK_CGROUP_RWSTAT=y CONFIG_BLK_DEV_BSG=y CONFIG_BLK_DEV_BSGLIB=y CONFIG_BLK_DEV_INTEGRITY=y CONFIG_BLK_DEV_INTEGRITY_T10=m CONFIG_BLK_DEV_ZONED=y CONFIG_BLK_DEV_THROTTLING=y # CONFIG_BLK_DEV_THROTTLING_LOW is not set # CONFIG_BLK_CMDLINE_PARSER is not set # CONFIG_BLK_WBT is not set # CONFIG_BLK_CGROUP_IOLATENCY is not set # CONFIG_BLK_CGROUP_IOCOST is not set CONFIG_BLK_DEBUG_FS=y CONFIG_BLK_DEBUG_FS_ZONED=y # CONFIG_BLK_SED_OPAL is not set # # Partition Types # CONFIG_PARTITION_ADVANCED=y # CONFIG_ACORN_PARTITION is not set # CONFIG_AIX_PARTITION is not set CONFIG_OSF_PARTITION=y CONFIG_AMIGA_PARTITION=y # CONFIG_ATARI_PARTITION is not set CONFIG_MAC_PARTITION=y CONFIG_MSDOS_PARTITION=y CONFIG_BSD_DISKLABEL=y CONFIG_MINIX_SUBPARTITION=y CONFIG_SOLARIS_X86_PARTITION=y CONFIG_UNIXWARE_DISKLABEL=y # CONFIG_LDM_PARTITION is not set CONFIG_SGI_PARTITION=y # CONFIG_ULTRIX_PARTITION is not set CONFIG_SUN_PARTITION=y CONFIG_KARMA_PARTITION=y CONFIG_EFI_PARTITION=y # CONFIG_SYSV68_PARTITION is not set # CONFIG_CMDLINE_PARTITION is not set # end of Partition Types CONFIG_BLOCK_COMPAT=y CONFIG_BLK_MQ_PCI=y CONFIG_BLK_MQ_VIRTIO=y CONFIG_BLK_MQ_RDMA=y CONFIG_BLK_PM=y # # IO Schedulers # CONFIG_MQ_IOSCHED_DEADLINE=y CONFIG_MQ_IOSCHED_KYBER=y # CONFIG_IOSCHED_BFQ is not set # end of IO Schedulers CONFIG_PREEMPT_NOTIFIERS=y CONFIG_PADATA=y CONFIG_ASN1=y CONFIG_INLINE_SPIN_UNLOCK_IRQ=y CONFIG_INLINE_READ_UNLOCK=y CONFIG_INLINE_READ_UNLOCK_IRQ=y CONFIG_INLINE_WRITE_UNLOCK=y CONFIG_INLINE_WRITE_UNLOCK_IRQ=y CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y CONFIG_MUTEX_SPIN_ON_OWNER=y CONFIG_RWSEM_SPIN_ON_OWNER=y CONFIG_LOCK_SPIN_ON_OWNER=y CONFIG_ARCH_USE_QUEUED_SPINLOCKS=y CONFIG_QUEUED_SPINLOCKS=y CONFIG_ARCH_USE_QUEUED_RWLOCKS=y CONFIG_QUEUED_RWLOCKS=y CONFIG_ARCH_HAS_SYNC_CORE_BEFORE_USERMODE=y CONFIG_ARCH_HAS_SYSCALL_WRAPPER=y CONFIG_FREEZER=y # # Executable file formats # CONFIG_BINFMT_ELF=y CONFIG_COMPAT_BINFMT_ELF=y CONFIG_ELFCORE=y CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS=y CONFIG_BINFMT_SCRIPT=y CONFIG_BINFMT_MISC=m CONFIG_COREDUMP=y # end of Executable file formats # # Memory Management options # CONFIG_SELECT_MEMORY_MODEL=y CONFIG_SPARSEMEM_MANUAL=y CONFIG_SPARSEMEM=y CONFIG_NEED_MULTIPLE_NODES=y CONFIG_HAVE_MEMORY_PRESENT=y CONFIG_SPARSEMEM_EXTREME=y CONFIG_SPARSEMEM_VMEMMAP_ENABLE=y CONFIG_SPARSEMEM_VMEMMAP=y CONFIG_HAVE_MEMBLOCK_NODE_MAP=y CONFIG_HAVE_FAST_GUP=y CONFIG_NUMA_KEEP_MEMINFO=y CONFIG_MEMORY_ISOLATION=y CONFIG_HAVE_BOOTMEM_INFO_NODE=y CONFIG_MEMORY_HOTPLUG=y CONFIG_MEMORY_HOTPLUG_SPARSE=y # CONFIG_MEMORY_HOTPLUG_DEFAULT_ONLINE is not set CONFIG_MEMORY_HOTREMOVE=y CONFIG_SPLIT_PTLOCK_CPUS=4 CONFIG_MEMORY_BALLOON=y CONFIG_BALLOON_COMPACTION=y CONFIG_COMPACTION=y CONFIG_PAGE_REPORTING=y CONFIG_MIGRATION=y CONFIG_CONTIG_ALLOC=y CONFIG_PHYS_ADDR_T_64BIT=y CONFIG_BOUNCE=y CONFIG_VIRT_TO_BUS=y CONFIG_MMU_NOTIFIER=y CONFIG_KSM=y CONFIG_DEFAULT_MMAP_MIN_ADDR=4096 CONFIG_ARCH_SUPPORTS_MEMORY_FAILURE=y CONFIG_MEMORY_FAILURE=y CONFIG_HWPOISON_INJECT=m CONFIG_TRANSPARENT_HUGEPAGE=y CONFIG_TRANSPARENT_HUGEPAGE_ALWAYS=y # CONFIG_TRANSPARENT_HUGEPAGE_MADVISE is not set CONFIG_ARCH_WANTS_THP_SWAP=y CONFIG_THP_SWAP=y CONFIG_CLEANCACHE=y CONFIG_FRONTSWAP=y CONFIG_CMA=y # CONFIG_CMA_DEBUG is not set # CONFIG_CMA_DEBUGFS is not set CONFIG_CMA_AREAS=7 CONFIG_MEM_SOFT_DIRTY=y CONFIG_ZSWAP=y # CONFIG_ZSWAP_COMPRESSOR_DEFAULT_DEFLATE is not set CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZO=y # CONFIG_ZSWAP_COMPRESSOR_DEFAULT_842 is not set # CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZ4 is not set # CONFIG_ZSWAP_COMPRESSOR_DEFAULT_LZ4HC is not set # CONFIG_ZSWAP_COMPRESSOR_DEFAULT_ZSTD is not set CONFIG_ZSWAP_COMPRESSOR_DEFAULT="lzo" CONFIG_ZSWAP_ZPOOL_DEFAULT_ZBUD=y # CONFIG_ZSWAP_ZPOOL_DEFAULT_Z3FOLD is not set # CONFIG_ZSWAP_ZPOOL_DEFAULT_ZSMALLOC is not set CONFIG_ZSWAP_ZPOOL_DEFAULT="zbud" # CONFIG_ZSWAP_DEFAULT_ON is not set CONFIG_ZPOOL=y CONFIG_ZBUD=y # CONFIG_Z3FOLD is not set CONFIG_ZSMALLOC=y # CONFIG_PGTABLE_MAPPING is not set # CONFIG_ZSMALLOC_STAT is not set CONFIG_GENERIC_EARLY_IOREMAP=y CONFIG_DEFERRED_STRUCT_PAGE_INIT=y CONFIG_IDLE_PAGE_TRACKING=y CONFIG_ARCH_HAS_PTE_DEVMAP=y CONFIG_ZONE_DEVICE=y CONFIG_DEV_PAGEMAP_OPS=y # CONFIG_DEVICE_PRIVATE is not set CONFIG_FRAME_VECTOR=y CONFIG_ARCH_USES_HIGH_VMA_FLAGS=y CONFIG_ARCH_HAS_PKEYS=y # CONFIG_PERCPU_STATS is not set # CONFIG_GUP_BENCHMARK is not set # CONFIG_READ_ONLY_THP_FOR_FS is not set CONFIG_ARCH_HAS_PTE_SPECIAL=y CONFIG_MAPPING_DIRTY_HELPERS=y # end of Memory Management options CONFIG_NET=y CONFIG_COMPAT_NETLINK_MESSAGES=y CONFIG_NET_INGRESS=y CONFIG_NET_EGRESS=y CONFIG_NET_REDIRECT=y CONFIG_SKB_EXTENSIONS=y # # Networking options # CONFIG_PACKET=y CONFIG_PACKET_DIAG=m CONFIG_UNIX=y CONFIG_UNIX_SCM=y CONFIG_UNIX_DIAG=m # CONFIG_TLS is not set CONFIG_XFRM=y CONFIG_XFRM_ALGO=y CONFIG_XFRM_USER=y # CONFIG_XFRM_INTERFACE is not set CONFIG_XFRM_SUB_POLICY=y CONFIG_XFRM_MIGRATE=y CONFIG_XFRM_STATISTICS=y CONFIG_XFRM_IPCOMP=m CONFIG_NET_KEY=m CONFIG_NET_KEY_MIGRATE=y # CONFIG_SMC is not set # CONFIG_XDP_SOCKETS is not set CONFIG_INET=y CONFIG_IP_MULTICAST=y CONFIG_IP_ADVANCED_ROUTER=y CONFIG_IP_FIB_TRIE_STATS=y CONFIG_IP_MULTIPLE_TABLES=y CONFIG_IP_ROUTE_MULTIPATH=y CONFIG_IP_ROUTE_VERBOSE=y CONFIG_IP_ROUTE_CLASSID=y CONFIG_IP_PNP=y CONFIG_IP_PNP_DHCP=y # CONFIG_IP_PNP_BOOTP is not set # CONFIG_IP_PNP_RARP is not set CONFIG_NET_IPIP=m CONFIG_NET_IPGRE_DEMUX=m CONFIG_NET_IP_TUNNEL=m CONFIG_NET_IPGRE=m CONFIG_NET_IPGRE_BROADCAST=y CONFIG_IP_MROUTE_COMMON=y CONFIG_IP_MROUTE=y CONFIG_IP_MROUTE_MULTIPLE_TABLES=y CONFIG_IP_PIMSM_V1=y CONFIG_IP_PIMSM_V2=y CONFIG_SYN_COOKIES=y CONFIG_NET_IPVTI=m CONFIG_NET_UDP_TUNNEL=m # CONFIG_NET_FOU is not set # CONFIG_NET_FOU_IP_TUNNELS is not set CONFIG_INET_AH=m CONFIG_INET_ESP=m # CONFIG_INET_ESP_OFFLOAD is not set # CONFIG_INET_ESPINTCP is not set CONFIG_INET_IPCOMP=m CONFIG_INET_XFRM_TUNNEL=m CONFIG_INET_TUNNEL=m CONFIG_INET_DIAG=m CONFIG_INET_TCP_DIAG=m CONFIG_INET_UDP_DIAG=m # CONFIG_INET_RAW_DIAG is not set # CONFIG_INET_DIAG_DESTROY is not set CONFIG_TCP_CONG_ADVANCED=y CONFIG_TCP_CONG_BIC=m CONFIG_TCP_CONG_CUBIC=y CONFIG_TCP_CONG_WESTWOOD=m CONFIG_TCP_CONG_HTCP=m CONFIG_TCP_CONG_HSTCP=m CONFIG_TCP_CONG_HYBLA=m CONFIG_TCP_CONG_VEGAS=m # CONFIG_TCP_CONG_NV is not set CONFIG_TCP_CONG_SCALABLE=m CONFIG_TCP_CONG_LP=m CONFIG_TCP_CONG_VENO=m CONFIG_TCP_CONG_YEAH=m CONFIG_TCP_CONG_ILLINOIS=m CONFIG_TCP_CONG_DCTCP=m # CONFIG_TCP_CONG_CDG is not set # CONFIG_TCP_CONG_BBR is not set CONFIG_DEFAULT_CUBIC=y # CONFIG_DEFAULT_RENO is not set CONFIG_DEFAULT_TCP_CONG="cubic" CONFIG_TCP_MD5SIG=y CONFIG_IPV6=y CONFIG_IPV6_ROUTER_PREF=y CONFIG_IPV6_ROUTE_INFO=y CONFIG_IPV6_OPTIMISTIC_DAD=y CONFIG_INET6_AH=m CONFIG_INET6_ESP=m # CONFIG_INET6_ESP_OFFLOAD is not set CONFIG_INET6_IPCOMP=m CONFIG_IPV6_MIP6=m # CONFIG_IPV6_ILA is not set CONFIG_INET6_XFRM_TUNNEL=m CONFIG_INET6_TUNNEL=m CONFIG_IPV6_VTI=m CONFIG_IPV6_SIT=m CONFIG_IPV6_SIT_6RD=y CONFIG_IPV6_NDISC_NODETYPE=y CONFIG_IPV6_TUNNEL=m CONFIG_IPV6_GRE=m CONFIG_IPV6_MULTIPLE_TABLES=y # CONFIG_IPV6_SUBTREES is not set CONFIG_IPV6_MROUTE=y CONFIG_IPV6_MROUTE_MULTIPLE_TABLES=y CONFIG_IPV6_PIMSM_V2=y # CONFIG_IPV6_SEG6_LWTUNNEL is not set # CONFIG_IPV6_SEG6_HMAC is not set # CONFIG_IPV6_RPL_LWTUNNEL is not set CONFIG_NETLABEL=y # CONFIG_MPTCP is not set CONFIG_NETWORK_SECMARK=y CONFIG_NET_PTP_CLASSIFY=y CONFIG_NETWORK_PHY_TIMESTAMPING=y CONFIG_NETFILTER=y CONFIG_NETFILTER_ADVANCED=y CONFIG_BRIDGE_NETFILTER=m # # Core Netfilter Configuration # CONFIG_NETFILTER_INGRESS=y CONFIG_NETFILTER_NETLINK=m CONFIG_NETFILTER_FAMILY_BRIDGE=y CONFIG_NETFILTER_FAMILY_ARP=y CONFIG_NETFILTER_NETLINK_ACCT=m CONFIG_NETFILTER_NETLINK_QUEUE=m CONFIG_NETFILTER_NETLINK_LOG=m CONFIG_NETFILTER_NETLINK_OSF=m CONFIG_NF_CONNTRACK=m CONFIG_NF_LOG_COMMON=m # CONFIG_NF_LOG_NETDEV is not set CONFIG_NETFILTER_CONNCOUNT=m CONFIG_NF_CONNTRACK_MARK=y CONFIG_NF_CONNTRACK_SECMARK=y CONFIG_NF_CONNTRACK_ZONES=y CONFIG_NF_CONNTRACK_PROCFS=y CONFIG_NF_CONNTRACK_EVENTS=y CONFIG_NF_CONNTRACK_TIMEOUT=y CONFIG_NF_CONNTRACK_TIMESTAMP=y CONFIG_NF_CONNTRACK_LABELS=y CONFIG_NF_CT_PROTO_DCCP=y CONFIG_NF_CT_PROTO_GRE=y CONFIG_NF_CT_PROTO_SCTP=y CONFIG_NF_CT_PROTO_UDPLITE=y CONFIG_NF_CONNTRACK_AMANDA=m CONFIG_NF_CONNTRACK_FTP=m CONFIG_NF_CONNTRACK_H323=m CONFIG_NF_CONNTRACK_IRC=m CONFIG_NF_CONNTRACK_BROADCAST=m CONFIG_NF_CONNTRACK_NETBIOS_NS=m CONFIG_NF_CONNTRACK_SNMP=m CONFIG_NF_CONNTRACK_PPTP=m CONFIG_NF_CONNTRACK_SANE=m CONFIG_NF_CONNTRACK_SIP=m CONFIG_NF_CONNTRACK_TFTP=m CONFIG_NF_CT_NETLINK=m CONFIG_NF_CT_NETLINK_TIMEOUT=m # CONFIG_NETFILTER_NETLINK_GLUE_CT is not set CONFIG_NF_NAT=m CONFIG_NF_NAT_AMANDA=m CONFIG_NF_NAT_FTP=m CONFIG_NF_NAT_IRC=m CONFIG_NF_NAT_SIP=m CONFIG_NF_NAT_TFTP=m CONFIG_NF_NAT_REDIRECT=y CONFIG_NF_NAT_MASQUERADE=y CONFIG_NETFILTER_SYNPROXY=m CONFIG_NF_TABLES=m # CONFIG_NF_TABLES_INET is not set # CONFIG_NF_TABLES_NETDEV is not set # CONFIG_NFT_NUMGEN is not set CONFIG_NFT_CT=m CONFIG_NFT_COUNTER=m # CONFIG_NFT_CONNLIMIT is not set CONFIG_NFT_LOG=m CONFIG_NFT_LIMIT=m CONFIG_NFT_MASQ=m CONFIG_NFT_REDIR=m # CONFIG_NFT_TUNNEL is not set # CONFIG_NFT_OBJREF is not set CONFIG_NFT_QUEUE=m # CONFIG_NFT_QUOTA is not set CONFIG_NFT_REJECT=m CONFIG_NFT_COMPAT=m CONFIG_NFT_HASH=m # CONFIG_NFT_XFRM is not set # CONFIG_NFT_SOCKET is not set # CONFIG_NFT_OSF is not set # CONFIG_NFT_TPROXY is not set # CONFIG_NFT_SYNPROXY is not set # CONFIG_NF_FLOW_TABLE is not set CONFIG_NETFILTER_XTABLES=y # # Xtables combined modules # CONFIG_NETFILTER_XT_MARK=m CONFIG_NETFILTER_XT_CONNMARK=m CONFIG_NETFILTER_XT_SET=m # # Xtables targets # CONFIG_NETFILTER_XT_TARGET_AUDIT=m CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m CONFIG_NETFILTER_XT_TARGET_CONNMARK=m CONFIG_NETFILTER_XT_TARGET_CONNSECMARK=m CONFIG_NETFILTER_XT_TARGET_CT=m CONFIG_NETFILTER_XT_TARGET_DSCP=m CONFIG_NETFILTER_XT_TARGET_HL=m CONFIG_NETFILTER_XT_TARGET_HMARK=m CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m CONFIG_NETFILTER_XT_TARGET_LED=m CONFIG_NETFILTER_XT_TARGET_LOG=m CONFIG_NETFILTER_XT_TARGET_MARK=m CONFIG_NETFILTER_XT_NAT=m CONFIG_NETFILTER_XT_TARGET_NETMAP=m CONFIG_NETFILTER_XT_TARGET_NFLOG=m CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m CONFIG_NETFILTER_XT_TARGET_NOTRACK=m CONFIG_NETFILTER_XT_TARGET_RATEEST=m CONFIG_NETFILTER_XT_TARGET_REDIRECT=m CONFIG_NETFILTER_XT_TARGET_MASQUERADE=m CONFIG_NETFILTER_XT_TARGET_TEE=m CONFIG_NETFILTER_XT_TARGET_TPROXY=m CONFIG_NETFILTER_XT_TARGET_TRACE=m CONFIG_NETFILTER_XT_TARGET_SECMARK=m CONFIG_NETFILTER_XT_TARGET_TCPMSS=m CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP=m # # Xtables matches # CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m CONFIG_NETFILTER_XT_MATCH_BPF=m CONFIG_NETFILTER_XT_MATCH_CGROUP=m CONFIG_NETFILTER_XT_MATCH_CLUSTER=m CONFIG_NETFILTER_XT_MATCH_COMMENT=m CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m CONFIG_NETFILTER_XT_MATCH_CONNMARK=m CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m CONFIG_NETFILTER_XT_MATCH_CPU=m CONFIG_NETFILTER_XT_MATCH_DCCP=m CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m CONFIG_NETFILTER_XT_MATCH_DSCP=m CONFIG_NETFILTER_XT_MATCH_ECN=m CONFIG_NETFILTER_XT_MATCH_ESP=m CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m CONFIG_NETFILTER_XT_MATCH_HELPER=m CONFIG_NETFILTER_XT_MATCH_HL=m # CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set CONFIG_NETFILTER_XT_MATCH_IPRANGE=m CONFIG_NETFILTER_XT_MATCH_IPVS=m CONFIG_NETFILTER_XT_MATCH_L2TP=m CONFIG_NETFILTER_XT_MATCH_LENGTH=m CONFIG_NETFILTER_XT_MATCH_LIMIT=m CONFIG_NETFILTER_XT_MATCH_MAC=m CONFIG_NETFILTER_XT_MATCH_MARK=m CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m CONFIG_NETFILTER_XT_MATCH_NFACCT=m CONFIG_NETFILTER_XT_MATCH_OSF=m CONFIG_NETFILTER_XT_MATCH_OWNER=m CONFIG_NETFILTER_XT_MATCH_POLICY=m CONFIG_NETFILTER_XT_MATCH_PHYSDEV=m CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m CONFIG_NETFILTER_XT_MATCH_QUOTA=m CONFIG_NETFILTER_XT_MATCH_RATEEST=m CONFIG_NETFILTER_XT_MATCH_REALM=m CONFIG_NETFILTER_XT_MATCH_RECENT=m CONFIG_NETFILTER_XT_MATCH_SCTP=m CONFIG_NETFILTER_XT_MATCH_SOCKET=m CONFIG_NETFILTER_XT_MATCH_STATE=m CONFIG_NETFILTER_XT_MATCH_STATISTIC=m CONFIG_NETFILTER_XT_MATCH_STRING=m CONFIG_NETFILTER_XT_MATCH_TCPMSS=m CONFIG_NETFILTER_XT_MATCH_TIME=m CONFIG_NETFILTER_XT_MATCH_U32=m # end of Core Netfilter Configuration CONFIG_IP_SET=m CONFIG_IP_SET_MAX=256 CONFIG_IP_SET_BITMAP_IP=m CONFIG_IP_SET_BITMAP_IPMAC=m CONFIG_IP_SET_BITMAP_PORT=m CONFIG_IP_SET_HASH_IP=m CONFIG_IP_SET_HASH_IPMARK=m CONFIG_IP_SET_HASH_IPPORT=m CONFIG_IP_SET_HASH_IPPORTIP=m CONFIG_IP_SET_HASH_IPPORTNET=m CONFIG_IP_SET_HASH_IPMAC=m CONFIG_IP_SET_HASH_MAC=m CONFIG_IP_SET_HASH_NETPORTNET=m CONFIG_IP_SET_HASH_NET=m CONFIG_IP_SET_HASH_NETNET=m CONFIG_IP_SET_HASH_NETPORT=m CONFIG_IP_SET_HASH_NETIFACE=m CONFIG_IP_SET_LIST_SET=m CONFIG_IP_VS=m CONFIG_IP_VS_IPV6=y # CONFIG_IP_VS_DEBUG is not set CONFIG_IP_VS_TAB_BITS=12 # # IPVS transport protocol load balancing support # CONFIG_IP_VS_PROTO_TCP=y CONFIG_IP_VS_PROTO_UDP=y CONFIG_IP_VS_PROTO_AH_ESP=y CONFIG_IP_VS_PROTO_ESP=y CONFIG_IP_VS_PROTO_AH=y CONFIG_IP_VS_PROTO_SCTP=y # # IPVS scheduler # CONFIG_IP_VS_RR=m CONFIG_IP_VS_WRR=m CONFIG_IP_VS_LC=m CONFIG_IP_VS_WLC=m # CONFIG_IP_VS_FO is not set # CONFIG_IP_VS_OVF is not set CONFIG_IP_VS_LBLC=m CONFIG_IP_VS_LBLCR=m CONFIG_IP_VS_DH=m CONFIG_IP_VS_SH=m # CONFIG_IP_VS_MH is not set CONFIG_IP_VS_SED=m CONFIG_IP_VS_NQ=m # # IPVS SH scheduler # CONFIG_IP_VS_SH_TAB_BITS=8 # # IPVS MH scheduler # CONFIG_IP_VS_MH_TAB_INDEX=12 # # IPVS application helper # CONFIG_IP_VS_FTP=m CONFIG_IP_VS_NFCT=y CONFIG_IP_VS_PE_SIP=m # # IP: Netfilter Configuration # CONFIG_NF_DEFRAG_IPV4=m CONFIG_NF_SOCKET_IPV4=m CONFIG_NF_TPROXY_IPV4=m # CONFIG_NF_TABLES_IPV4 is not set # CONFIG_NF_TABLES_ARP is not set CONFIG_NF_DUP_IPV4=m # CONFIG_NF_LOG_ARP is not set CONFIG_NF_LOG_IPV4=m CONFIG_NF_REJECT_IPV4=m CONFIG_NF_NAT_SNMP_BASIC=m CONFIG_NF_NAT_PPTP=m CONFIG_NF_NAT_H323=m CONFIG_IP_NF_IPTABLES=m CONFIG_IP_NF_MATCH_AH=m CONFIG_IP_NF_MATCH_ECN=m CONFIG_IP_NF_MATCH_RPFILTER=m CONFIG_IP_NF_MATCH_TTL=m CONFIG_IP_NF_FILTER=m CONFIG_IP_NF_TARGET_REJECT=m CONFIG_IP_NF_TARGET_SYNPROXY=m CONFIG_IP_NF_NAT=m CONFIG_IP_NF_TARGET_MASQUERADE=m CONFIG_IP_NF_TARGET_NETMAP=m CONFIG_IP_NF_TARGET_REDIRECT=m CONFIG_IP_NF_MANGLE=m CONFIG_IP_NF_TARGET_CLUSTERIP=m CONFIG_IP_NF_TARGET_ECN=m CONFIG_IP_NF_TARGET_TTL=m CONFIG_IP_NF_RAW=m CONFIG_IP_NF_SECURITY=m CONFIG_IP_NF_ARPTABLES=m CONFIG_IP_NF_ARPFILTER=m CONFIG_IP_NF_ARP_MANGLE=m # end of IP: Netfilter Configuration # # IPv6: Netfilter Configuration # CONFIG_NF_SOCKET_IPV6=m CONFIG_NF_TPROXY_IPV6=m # CONFIG_NF_TABLES_IPV6 is not set CONFIG_NF_DUP_IPV6=m CONFIG_NF_REJECT_IPV6=m CONFIG_NF_LOG_IPV6=m CONFIG_IP6_NF_IPTABLES=m CONFIG_IP6_NF_MATCH_AH=m CONFIG_IP6_NF_MATCH_EUI64=m CONFIG_IP6_NF_MATCH_FRAG=m CONFIG_IP6_NF_MATCH_OPTS=m CONFIG_IP6_NF_MATCH_HL=m CONFIG_IP6_NF_MATCH_IPV6HEADER=m CONFIG_IP6_NF_MATCH_MH=m CONFIG_IP6_NF_MATCH_RPFILTER=m CONFIG_IP6_NF_MATCH_RT=m # CONFIG_IP6_NF_MATCH_SRH is not set CONFIG_IP6_NF_TARGET_HL=m CONFIG_IP6_NF_FILTER=m CONFIG_IP6_NF_TARGET_REJECT=m CONFIG_IP6_NF_TARGET_SYNPROXY=m CONFIG_IP6_NF_MANGLE=m CONFIG_IP6_NF_RAW=m CONFIG_IP6_NF_SECURITY=m CONFIG_IP6_NF_NAT=m CONFIG_IP6_NF_TARGET_MASQUERADE=m CONFIG_IP6_NF_TARGET_NPT=m # end of IPv6: Netfilter Configuration CONFIG_NF_DEFRAG_IPV6=m # CONFIG_NF_TABLES_BRIDGE is not set # CONFIG_NF_CONNTRACK_BRIDGE is not set CONFIG_BRIDGE_NF_EBTABLES=m CONFIG_BRIDGE_EBT_BROUTE=m CONFIG_BRIDGE_EBT_T_FILTER=m CONFIG_BRIDGE_EBT_T_NAT=m CONFIG_BRIDGE_EBT_802_3=m CONFIG_BRIDGE_EBT_AMONG=m CONFIG_BRIDGE_EBT_ARP=m CONFIG_BRIDGE_EBT_IP=m CONFIG_BRIDGE_EBT_IP6=m CONFIG_BRIDGE_EBT_LIMIT=m CONFIG_BRIDGE_EBT_MARK=m CONFIG_BRIDGE_EBT_PKTTYPE=m CONFIG_BRIDGE_EBT_STP=m CONFIG_BRIDGE_EBT_VLAN=m CONFIG_BRIDGE_EBT_ARPREPLY=m CONFIG_BRIDGE_EBT_DNAT=m CONFIG_BRIDGE_EBT_MARK_T=m CONFIG_BRIDGE_EBT_REDIRECT=m CONFIG_BRIDGE_EBT_SNAT=m CONFIG_BRIDGE_EBT_LOG=m CONFIG_BRIDGE_EBT_NFLOG=m # CONFIG_BPFILTER is not set CONFIG_IP_DCCP=m CONFIG_INET_DCCP_DIAG=m # # DCCP CCIDs Configuration # # CONFIG_IP_DCCP_CCID2_DEBUG is not set CONFIG_IP_DCCP_CCID3=y # CONFIG_IP_DCCP_CCID3_DEBUG is not set CONFIG_IP_DCCP_TFRC_LIB=y # end of DCCP CCIDs Configuration # # DCCP Kernel Hacking # # CONFIG_IP_DCCP_DEBUG is not set # end of DCCP Kernel Hacking CONFIG_IP_SCTP=m # CONFIG_SCTP_DBG_OBJCNT is not set # CONFIG_SCTP_DEFAULT_COOKIE_HMAC_MD5 is not set CONFIG_SCTP_DEFAULT_COOKIE_HMAC_SHA1=y # CONFIG_SCTP_DEFAULT_COOKIE_HMAC_NONE is not set CONFIG_SCTP_COOKIE_HMAC_MD5=y CONFIG_SCTP_COOKIE_HMAC_SHA1=y CONFIG_INET_SCTP_DIAG=m # CONFIG_RDS is not set # CONFIG_TIPC is not set CONFIG_ATM=m CONFIG_ATM_CLIP=m # CONFIG_ATM_CLIP_NO_ICMP is not set CONFIG_ATM_LANE=m # CONFIG_ATM_MPOA is not set CONFIG_ATM_BR2684=m # CONFIG_ATM_BR2684_IPFILTER is not set CONFIG_L2TP=m CONFIG_L2TP_DEBUGFS=m CONFIG_L2TP_V3=y CONFIG_L2TP_IP=m CONFIG_L2TP_ETH=m CONFIG_STP=m CONFIG_GARP=m CONFIG_MRP=m CONFIG_BRIDGE=m CONFIG_BRIDGE_IGMP_SNOOPING=y CONFIG_BRIDGE_VLAN_FILTERING=y # CONFIG_BRIDGE_MRP is not set CONFIG_HAVE_NET_DSA=y # CONFIG_NET_DSA is not set CONFIG_VLAN_8021Q=m CONFIG_VLAN_8021Q_GVRP=y CONFIG_VLAN_8021Q_MVRP=y # CONFIG_DECNET is not set CONFIG_LLC=m # CONFIG_LLC2 is not set # CONFIG_ATALK is not set # CONFIG_X25 is not set # CONFIG_LAPB is not set # CONFIG_PHONET is not set CONFIG_6LOWPAN=m # CONFIG_6LOWPAN_DEBUGFS is not set CONFIG_6LOWPAN_NHC=m CONFIG_6LOWPAN_NHC_DEST=m CONFIG_6LOWPAN_NHC_FRAGMENT=m CONFIG_6LOWPAN_NHC_HOP=m CONFIG_6LOWPAN_NHC_IPV6=m CONFIG_6LOWPAN_NHC_MOBILITY=m CONFIG_6LOWPAN_NHC_ROUTING=m CONFIG_6LOWPAN_NHC_UDP=m # CONFIG_6LOWPAN_GHC_EXT_HDR_HOP is not set # CONFIG_6LOWPAN_GHC_UDP is not set # CONFIG_6LOWPAN_GHC_ICMPV6 is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_DEST is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_FRAG is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_ROUTE is not set CONFIG_IEEE802154=m # CONFIG_IEEE802154_NL802154_EXPERIMENTAL is not set CONFIG_IEEE802154_SOCKET=m CONFIG_IEEE802154_6LOWPAN=m CONFIG_MAC802154=m CONFIG_NET_SCHED=y # # Queueing/Scheduling # CONFIG_NET_SCH_CBQ=m CONFIG_NET_SCH_HTB=m CONFIG_NET_SCH_HFSC=m CONFIG_NET_SCH_ATM=m CONFIG_NET_SCH_PRIO=m CONFIG_NET_SCH_MULTIQ=m CONFIG_NET_SCH_RED=m CONFIG_NET_SCH_SFB=m CONFIG_NET_SCH_SFQ=m CONFIG_NET_SCH_TEQL=m CONFIG_NET_SCH_TBF=m # CONFIG_NET_SCH_CBS is not set # CONFIG_NET_SCH_ETF is not set # CONFIG_NET_SCH_TAPRIO is not set CONFIG_NET_SCH_GRED=m CONFIG_NET_SCH_DSMARK=m CONFIG_NET_SCH_NETEM=m CONFIG_NET_SCH_DRR=m CONFIG_NET_SCH_MQPRIO=m # CONFIG_NET_SCH_SKBPRIO is not set CONFIG_NET_SCH_CHOKE=m CONFIG_NET_SCH_QFQ=m CONFIG_NET_SCH_CODEL=m CONFIG_NET_SCH_FQ_CODEL=m # CONFIG_NET_SCH_CAKE is not set CONFIG_NET_SCH_FQ=m # CONFIG_NET_SCH_HHF is not set # CONFIG_NET_SCH_PIE is not set CONFIG_NET_SCH_INGRESS=m CONFIG_NET_SCH_PLUG=m # CONFIG_NET_SCH_ETS is not set # CONFIG_NET_SCH_DEFAULT is not set # # Classification # CONFIG_NET_CLS=y CONFIG_NET_CLS_BASIC=m CONFIG_NET_CLS_TCINDEX=m CONFIG_NET_CLS_ROUTE4=m CONFIG_NET_CLS_FW=m CONFIG_NET_CLS_U32=m CONFIG_CLS_U32_PERF=y CONFIG_CLS_U32_MARK=y CONFIG_NET_CLS_RSVP=m CONFIG_NET_CLS_RSVP6=m CONFIG_NET_CLS_FLOW=m CONFIG_NET_CLS_CGROUP=y CONFIG_NET_CLS_BPF=m CONFIG_NET_CLS_FLOWER=m CONFIG_NET_CLS_MATCHALL=m CONFIG_NET_EMATCH=y CONFIG_NET_EMATCH_STACK=32 CONFIG_NET_EMATCH_CMP=m CONFIG_NET_EMATCH_NBYTE=m CONFIG_NET_EMATCH_U32=m CONFIG_NET_EMATCH_META=m CONFIG_NET_EMATCH_TEXT=m # CONFIG_NET_EMATCH_CANID is not set CONFIG_NET_EMATCH_IPSET=m # CONFIG_NET_EMATCH_IPT is not set CONFIG_NET_CLS_ACT=y CONFIG_NET_ACT_POLICE=m CONFIG_NET_ACT_GACT=m CONFIG_GACT_PROB=y CONFIG_NET_ACT_MIRRED=m CONFIG_NET_ACT_SAMPLE=m CONFIG_NET_ACT_IPT=m CONFIG_NET_ACT_NAT=m CONFIG_NET_ACT_PEDIT=m CONFIG_NET_ACT_SIMP=m CONFIG_NET_ACT_SKBEDIT=m CONFIG_NET_ACT_CSUM=m # CONFIG_NET_ACT_MPLS is not set CONFIG_NET_ACT_VLAN=m # CONFIG_NET_ACT_BPF is not set CONFIG_NET_ACT_CONNMARK=m # CONFIG_NET_ACT_CTINFO is not set CONFIG_NET_ACT_SKBMOD=m # CONFIG_NET_ACT_IFE is not set CONFIG_NET_ACT_TUNNEL_KEY=m # CONFIG_NET_ACT_GATE is not set # CONFIG_NET_TC_SKB_EXT is not set CONFIG_NET_SCH_FIFO=y CONFIG_DCB=y CONFIG_DNS_RESOLVER=m # CONFIG_BATMAN_ADV is not set CONFIG_OPENVSWITCH=m CONFIG_OPENVSWITCH_GRE=m CONFIG_OPENVSWITCH_VXLAN=m CONFIG_OPENVSWITCH_GENEVE=m CONFIG_VSOCKETS=m CONFIG_VSOCKETS_DIAG=m CONFIG_VSOCKETS_LOOPBACK=m CONFIG_VMWARE_VMCI_VSOCKETS=m CONFIG_VIRTIO_VSOCKETS=m CONFIG_VIRTIO_VSOCKETS_COMMON=m CONFIG_HYPERV_VSOCKETS=m CONFIG_NETLINK_DIAG=m CONFIG_MPLS=y CONFIG_NET_MPLS_GSO=y # CONFIG_MPLS_ROUTING is not set CONFIG_NET_NSH=m # CONFIG_HSR is not set CONFIG_NET_SWITCHDEV=y # CONFIG_NET_L3_MASTER_DEV is not set # CONFIG_NET_NCSI is not set CONFIG_RPS=y CONFIG_RFS_ACCEL=y CONFIG_XPS=y # CONFIG_CGROUP_NET_PRIO is not set CONFIG_CGROUP_NET_CLASSID=y CONFIG_NET_RX_BUSY_POLL=y CONFIG_BQL=y CONFIG_BPF_JIT=y CONFIG_NET_FLOW_LIMIT=y # # Network testing # CONFIG_NET_PKTGEN=m CONFIG_NET_DROP_MONITOR=y # end of Network testing # end of Networking options # CONFIG_HAMRADIO is not set CONFIG_CAN=m CONFIG_CAN_RAW=m CONFIG_CAN_BCM=m CONFIG_CAN_GW=m # CONFIG_CAN_J1939 is not set # # CAN Device Drivers # CONFIG_CAN_VCAN=m # CONFIG_CAN_VXCAN is not set CONFIG_CAN_SLCAN=m CONFIG_CAN_DEV=m CONFIG_CAN_CALC_BITTIMING=y # CONFIG_CAN_KVASER_PCIEFD is not set CONFIG_CAN_C_CAN=m CONFIG_CAN_C_CAN_PLATFORM=m CONFIG_CAN_C_CAN_PCI=m CONFIG_CAN_CC770=m # CONFIG_CAN_CC770_ISA is not set CONFIG_CAN_CC770_PLATFORM=m # CONFIG_CAN_IFI_CANFD is not set # CONFIG_CAN_M_CAN is not set # CONFIG_CAN_PEAK_PCIEFD is not set CONFIG_CAN_SJA1000=m CONFIG_CAN_EMS_PCI=m # CONFIG_CAN_F81601 is not set CONFIG_CAN_KVASER_PCI=m CONFIG_CAN_PEAK_PCI=m CONFIG_CAN_PEAK_PCIEC=y CONFIG_CAN_PLX_PCI=m # CONFIG_CAN_SJA1000_ISA is not set CONFIG_CAN_SJA1000_PLATFORM=m CONFIG_CAN_SOFTING=m # # CAN SPI interfaces # # CONFIG_CAN_HI311X is not set # CONFIG_CAN_MCP251X is not set # end of CAN SPI interfaces # # CAN USB interfaces # CONFIG_CAN_8DEV_USB=m CONFIG_CAN_EMS_USB=m CONFIG_CAN_ESD_USB2=m # CONFIG_CAN_GS_USB is not set CONFIG_CAN_KVASER_USB=m # CONFIG_CAN_MCBA_USB is not set CONFIG_CAN_PEAK_USB=m # CONFIG_CAN_UCAN is not set # end of CAN USB interfaces # CONFIG_CAN_DEBUG_DEVICES is not set # end of CAN Device Drivers CONFIG_BT=m CONFIG_BT_BREDR=y CONFIG_BT_RFCOMM=m CONFIG_BT_RFCOMM_TTY=y CONFIG_BT_BNEP=m CONFIG_BT_BNEP_MC_FILTER=y CONFIG_BT_BNEP_PROTO_FILTER=y CONFIG_BT_CMTP=m CONFIG_BT_HIDP=m CONFIG_BT_HS=y CONFIG_BT_LE=y # CONFIG_BT_6LOWPAN is not set # CONFIG_BT_LEDS is not set # CONFIG_BT_MSFTEXT is not set CONFIG_BT_DEBUGFS=y # CONFIG_BT_SELFTEST is not set # # Bluetooth device drivers # CONFIG_BT_INTEL=m CONFIG_BT_BCM=m CONFIG_BT_RTL=m CONFIG_BT_HCIBTUSB=m # CONFIG_BT_HCIBTUSB_AUTOSUSPEND is not set CONFIG_BT_HCIBTUSB_BCM=y # CONFIG_BT_HCIBTUSB_MTK is not set CONFIG_BT_HCIBTUSB_RTL=y CONFIG_BT_HCIBTSDIO=m CONFIG_BT_HCIUART=m CONFIG_BT_HCIUART_H4=y CONFIG_BT_HCIUART_BCSP=y CONFIG_BT_HCIUART_ATH3K=y # CONFIG_BT_HCIUART_INTEL is not set # CONFIG_BT_HCIUART_AG6XX is not set CONFIG_BT_HCIBCM203X=m CONFIG_BT_HCIBPA10X=m CONFIG_BT_HCIBFUSB=m CONFIG_BT_HCIVHCI=m CONFIG_BT_MRVL=m CONFIG_BT_MRVL_SDIO=m CONFIG_BT_ATH3K=m # CONFIG_BT_MTKSDIO is not set # end of Bluetooth device drivers # CONFIG_AF_RXRPC is not set # CONFIG_AF_KCM is not set CONFIG_FIB_RULES=y CONFIG_WIRELESS=y CONFIG_WIRELESS_EXT=y CONFIG_WEXT_CORE=y CONFIG_WEXT_PROC=y CONFIG_WEXT_PRIV=y CONFIG_CFG80211=m # CONFIG_NL80211_TESTMODE is not set # CONFIG_CFG80211_DEVELOPER_WARNINGS is not set CONFIG_CFG80211_REQUIRE_SIGNED_REGDB=y CONFIG_CFG80211_USE_KERNEL_REGDB_KEYS=y CONFIG_CFG80211_DEFAULT_PS=y # CONFIG_CFG80211_DEBUGFS is not set CONFIG_CFG80211_CRDA_SUPPORT=y CONFIG_CFG80211_WEXT=y CONFIG_LIB80211=m # CONFIG_LIB80211_DEBUG is not set CONFIG_MAC80211=m CONFIG_MAC80211_HAS_RC=y CONFIG_MAC80211_RC_MINSTREL=y CONFIG_MAC80211_RC_DEFAULT_MINSTREL=y CONFIG_MAC80211_RC_DEFAULT="minstrel_ht" CONFIG_MAC80211_MESH=y CONFIG_MAC80211_LEDS=y CONFIG_MAC80211_DEBUGFS=y # CONFIG_MAC80211_MESSAGE_TRACING is not set # CONFIG_MAC80211_DEBUG_MENU is not set CONFIG_MAC80211_STA_HASH_MAX_SIZE=0 # CONFIG_WIMAX is not set CONFIG_RFKILL=m CONFIG_RFKILL_LEDS=y CONFIG_RFKILL_INPUT=y # CONFIG_RFKILL_GPIO is not set CONFIG_NET_9P=y CONFIG_NET_9P_VIRTIO=y # CONFIG_NET_9P_XEN is not set # CONFIG_NET_9P_RDMA is not set # CONFIG_NET_9P_DEBUG is not set # CONFIG_CAIF is not set CONFIG_CEPH_LIB=m # CONFIG_CEPH_LIB_PRETTYDEBUG is not set CONFIG_CEPH_LIB_USE_DNS_RESOLVER=y # CONFIG_NFC is not set CONFIG_PSAMPLE=m # CONFIG_NET_IFE is not set CONFIG_LWTUNNEL=y CONFIG_LWTUNNEL_BPF=y CONFIG_DST_CACHE=y CONFIG_GRO_CELLS=y CONFIG_NET_DEVLINK=y CONFIG_PAGE_POOL=y CONFIG_FAILOVER=m CONFIG_ETHTOOL_NETLINK=y CONFIG_HAVE_EBPF_JIT=y # # Device Drivers # CONFIG_HAVE_EISA=y # CONFIG_EISA is not set CONFIG_HAVE_PCI=y CONFIG_PCI=y CONFIG_PCI_DOMAINS=y CONFIG_PCIEPORTBUS=y CONFIG_HOTPLUG_PCI_PCIE=y CONFIG_PCIEAER=y CONFIG_PCIEAER_INJECT=m CONFIG_PCIE_ECRC=y CONFIG_PCIEASPM=y CONFIG_PCIEASPM_DEFAULT=y # CONFIG_PCIEASPM_POWERSAVE is not set # CONFIG_PCIEASPM_POWER_SUPERSAVE is not set # CONFIG_PCIEASPM_PERFORMANCE is not set CONFIG_PCIE_PME=y # CONFIG_PCIE_DPC is not set # CONFIG_PCIE_PTM is not set # CONFIG_PCIE_BW is not set CONFIG_PCI_MSI=y CONFIG_PCI_MSI_IRQ_DOMAIN=y CONFIG_PCI_QUIRKS=y # CONFIG_PCI_DEBUG is not set # CONFIG_PCI_REALLOC_ENABLE_AUTO is not set CONFIG_PCI_STUB=y # CONFIG_PCI_PF_STUB is not set # CONFIG_XEN_PCIDEV_FRONTEND is not set CONFIG_PCI_ATS=y CONFIG_PCI_LOCKLESS_CONFIG=y CONFIG_PCI_IOV=y CONFIG_PCI_PRI=y CONFIG_PCI_PASID=y # CONFIG_PCI_P2PDMA is not set CONFIG_PCI_LABEL=y CONFIG_PCI_HYPERV=m CONFIG_HOTPLUG_PCI=y CONFIG_HOTPLUG_PCI_ACPI=y CONFIG_HOTPLUG_PCI_ACPI_IBM=m # CONFIG_HOTPLUG_PCI_CPCI is not set CONFIG_HOTPLUG_PCI_SHPC=y # # PCI controller drivers # CONFIG_VMD=y CONFIG_PCI_HYPERV_INTERFACE=m # # DesignWare PCI Core Support # # CONFIG_PCIE_DW_PLAT_HOST is not set # CONFIG_PCI_MESON is not set # end of DesignWare PCI Core Support # # Mobiveil PCIe Core Support # # end of Mobiveil PCIe Core Support # # Cadence PCIe controllers support # # end of Cadence PCIe controllers support # end of PCI controller drivers # # PCI Endpoint # # CONFIG_PCI_ENDPOINT is not set # end of PCI Endpoint # # PCI switch controller drivers # # CONFIG_PCI_SW_SWITCHTEC is not set # end of PCI switch controller drivers CONFIG_PCCARD=y # CONFIG_PCMCIA is not set CONFIG_CARDBUS=y # # PC-card bridges # CONFIG_YENTA=m CONFIG_YENTA_O2=y CONFIG_YENTA_RICOH=y CONFIG_YENTA_TI=y CONFIG_YENTA_ENE_TUNE=y CONFIG_YENTA_TOSHIBA=y # CONFIG_RAPIDIO is not set # # Generic Driver Options # CONFIG_UEVENT_HELPER=y CONFIG_UEVENT_HELPER_PATH="" CONFIG_DEVTMPFS=y CONFIG_DEVTMPFS_MOUNT=y CONFIG_STANDALONE=y CONFIG_PREVENT_FIRMWARE_BUILD=y # # Firmware loader # CONFIG_FW_LOADER=y CONFIG_FW_LOADER_PAGED_BUF=y CONFIG_EXTRA_FIRMWARE="" CONFIG_FW_LOADER_USER_HELPER=y # CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set # CONFIG_FW_LOADER_COMPRESS is not set CONFIG_FW_CACHE=y # end of Firmware loader CONFIG_WANT_DEV_COREDUMP=y CONFIG_ALLOW_DEV_COREDUMP=y CONFIG_DEV_COREDUMP=y # CONFIG_DEBUG_DRIVER is not set # CONFIG_DEBUG_DEVRES is not set # CONFIG_DEBUG_TEST_DRIVER_REMOVE is not set # CONFIG_TEST_ASYNC_DRIVER_PROBE is not set CONFIG_SYS_HYPERVISOR=y CONFIG_GENERIC_CPU_AUTOPROBE=y CONFIG_GENERIC_CPU_VULNERABILITIES=y CONFIG_REGMAP=y CONFIG_REGMAP_I2C=m CONFIG_REGMAP_SPI=m CONFIG_REGMAP_IRQ=y CONFIG_DMA_SHARED_BUFFER=y # CONFIG_DMA_FENCE_TRACE is not set # end of Generic Driver Options # # Bus devices # # CONFIG_MHI_BUS is not set # end of Bus devices CONFIG_CONNECTOR=y CONFIG_PROC_EVENTS=y # CONFIG_GNSS is not set CONFIG_MTD=m # CONFIG_MTD_TESTS is not set # # Partition parsers # # CONFIG_MTD_AR7_PARTS is not set # CONFIG_MTD_CMDLINE_PARTS is not set # CONFIG_MTD_REDBOOT_PARTS is not set # end of Partition parsers # # User Modules And Translation Layers # CONFIG_MTD_BLKDEVS=m CONFIG_MTD_BLOCK=m # CONFIG_MTD_BLOCK_RO is not set # CONFIG_FTL is not set # CONFIG_NFTL is not set # CONFIG_INFTL is not set # CONFIG_RFD_FTL is not set # CONFIG_SSFDC is not set # CONFIG_SM_FTL is not set # CONFIG_MTD_OOPS is not set # CONFIG_MTD_SWAP is not set # CONFIG_MTD_PARTITIONED_MASTER is not set # # RAM/ROM/Flash chip drivers # # CONFIG_MTD_CFI is not set # CONFIG_MTD_JEDECPROBE is not set CONFIG_MTD_MAP_BANK_WIDTH_1=y CONFIG_MTD_MAP_BANK_WIDTH_2=y CONFIG_MTD_MAP_BANK_WIDTH_4=y CONFIG_MTD_CFI_I1=y CONFIG_MTD_CFI_I2=y # CONFIG_MTD_RAM is not set # CONFIG_MTD_ROM is not set # CONFIG_MTD_ABSENT is not set # end of RAM/ROM/Flash chip drivers # # Mapping drivers for chip access # # CONFIG_MTD_COMPLEX_MAPPINGS is not set # CONFIG_MTD_INTEL_VR_NOR is not set # CONFIG_MTD_PLATRAM is not set # end of Mapping drivers for chip access # # Self-contained MTD device drivers # # CONFIG_MTD_PMC551 is not set # CONFIG_MTD_DATAFLASH is not set # CONFIG_MTD_MCHP23K256 is not set # CONFIG_MTD_SST25L is not set # CONFIG_MTD_SLRAM is not set # CONFIG_MTD_PHRAM is not set # CONFIG_MTD_MTDRAM is not set # CONFIG_MTD_BLOCK2MTD is not set # # Disk-On-Chip Device Drivers # # CONFIG_MTD_DOCG3 is not set # end of Self-contained MTD device drivers # CONFIG_MTD_ONENAND is not set # CONFIG_MTD_RAW_NAND is not set # CONFIG_MTD_SPI_NAND is not set # # LPDDR & LPDDR2 PCM memory drivers # # CONFIG_MTD_LPDDR is not set # end of LPDDR & LPDDR2 PCM memory drivers # CONFIG_MTD_SPI_NOR is not set CONFIG_MTD_UBI=m CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_BEB_LIMIT=20 # CONFIG_MTD_UBI_FASTMAP is not set # CONFIG_MTD_UBI_GLUEBI is not set # CONFIG_MTD_UBI_BLOCK is not set # CONFIG_MTD_HYPERBUS is not set # CONFIG_OF is not set CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y CONFIG_PARPORT=m CONFIG_PARPORT_PC=m CONFIG_PARPORT_SERIAL=m # CONFIG_PARPORT_PC_FIFO is not set # CONFIG_PARPORT_PC_SUPERIO is not set # CONFIG_PARPORT_AX88796 is not set CONFIG_PARPORT_1284=y CONFIG_PARPORT_NOT_PC=y CONFIG_PNP=y # CONFIG_PNP_DEBUG_MESSAGES is not set # # Protocols # CONFIG_PNPACPI=y CONFIG_BLK_DEV=y CONFIG_BLK_DEV_NULL_BLK=m CONFIG_BLK_DEV_NULL_BLK_FAULT_INJECTION=y CONFIG_BLK_DEV_FD=m CONFIG_CDROM=m # CONFIG_PARIDE is not set CONFIG_BLK_DEV_PCIESSD_MTIP32XX=m # CONFIG_ZRAM is not set # CONFIG_BLK_DEV_UMEM is not set CONFIG_BLK_DEV_LOOP=m CONFIG_BLK_DEV_LOOP_MIN_COUNT=0 # CONFIG_BLK_DEV_CRYPTOLOOP is not set # CONFIG_BLK_DEV_DRBD is not set CONFIG_BLK_DEV_NBD=m # CONFIG_BLK_DEV_SKD is not set CONFIG_BLK_DEV_SX8=m CONFIG_BLK_DEV_RAM=m CONFIG_BLK_DEV_RAM_COUNT=16 CONFIG_BLK_DEV_RAM_SIZE=16384 CONFIG_CDROM_PKTCDVD=m CONFIG_CDROM_PKTCDVD_BUFFERS=8 # CONFIG_CDROM_PKTCDVD_WCACHE is not set CONFIG_ATA_OVER_ETH=m CONFIG_XEN_BLKDEV_FRONTEND=m CONFIG_VIRTIO_BLK=y CONFIG_BLK_DEV_RBD=m # CONFIG_BLK_DEV_RSXX is not set # # NVME Support # CONFIG_NVME_CORE=m CONFIG_BLK_DEV_NVME=m CONFIG_NVME_MULTIPATH=y # CONFIG_NVME_HWMON is not set CONFIG_NVME_FABRICS=m # CONFIG_NVME_RDMA is not set CONFIG_NVME_FC=m # CONFIG_NVME_TCP is not set CONFIG_NVME_TARGET=m CONFIG_NVME_TARGET_LOOP=m # CONFIG_NVME_TARGET_RDMA is not set CONFIG_NVME_TARGET_FC=m CONFIG_NVME_TARGET_FCLOOP=m # CONFIG_NVME_TARGET_TCP is not set # end of NVME Support # # Misc devices # CONFIG_SENSORS_LIS3LV02D=m # CONFIG_AD525X_DPOT is not set # CONFIG_DUMMY_IRQ is not set # CONFIG_IBM_ASM is not set # CONFIG_PHANTOM is not set CONFIG_TIFM_CORE=m CONFIG_TIFM_7XX1=m # CONFIG_ICS932S401 is not set CONFIG_ENCLOSURE_SERVICES=m CONFIG_SGI_XP=m CONFIG_HP_ILO=m CONFIG_SGI_GRU=m # CONFIG_SGI_GRU_DEBUG is not set CONFIG_APDS9802ALS=m CONFIG_ISL29003=m CONFIG_ISL29020=m CONFIG_SENSORS_TSL2550=m CONFIG_SENSORS_BH1770=m CONFIG_SENSORS_APDS990X=m # CONFIG_HMC6352 is not set # CONFIG_DS1682 is not set CONFIG_VMWARE_BALLOON=m # CONFIG_LATTICE_ECP3_CONFIG is not set # CONFIG_SRAM is not set # CONFIG_PCI_ENDPOINT_TEST is not set # CONFIG_XILINX_SDFEC is not set CONFIG_PVPANIC=y # CONFIG_C2PORT is not set # # EEPROM support # CONFIG_EEPROM_AT24=m # CONFIG_EEPROM_AT25 is not set CONFIG_EEPROM_LEGACY=m CONFIG_EEPROM_MAX6875=m CONFIG_EEPROM_93CX6=m # CONFIG_EEPROM_93XX46 is not set # CONFIG_EEPROM_IDT_89HPESX is not set # CONFIG_EEPROM_EE1004 is not set # end of EEPROM support CONFIG_CB710_CORE=m # CONFIG_CB710_DEBUG is not set CONFIG_CB710_DEBUG_ASSUMPTIONS=y # # Texas Instruments shared transport line discipline # # CONFIG_TI_ST is not set # end of Texas Instruments shared transport line discipline CONFIG_SENSORS_LIS3_I2C=m CONFIG_ALTERA_STAPL=m CONFIG_INTEL_MEI=m CONFIG_INTEL_MEI_ME=m # CONFIG_INTEL_MEI_TXE is not set # CONFIG_INTEL_MEI_HDCP is not set CONFIG_VMWARE_VMCI=m # # Intel MIC & related support # # CONFIG_INTEL_MIC_BUS is not set # CONFIG_SCIF_BUS is not set # CONFIG_VOP_BUS is not set # end of Intel MIC & related support # CONFIG_GENWQE is not set # CONFIG_ECHO is not set # CONFIG_MISC_ALCOR_PCI is not set # CONFIG_MISC_RTSX_PCI is not set # CONFIG_MISC_RTSX_USB is not set # CONFIG_HABANA_AI is not set # CONFIG_UACCE is not set # end of Misc devices CONFIG_HAVE_IDE=y # CONFIG_IDE is not set # # SCSI device support # CONFIG_SCSI_MOD=y CONFIG_RAID_ATTRS=m CONFIG_SCSI=y CONFIG_SCSI_DMA=y CONFIG_SCSI_NETLINK=y CONFIG_SCSI_PROC_FS=y # # SCSI support type (disk, tape, CD-ROM) # CONFIG_BLK_DEV_SD=m CONFIG_CHR_DEV_ST=m CONFIG_BLK_DEV_SR=m CONFIG_CHR_DEV_SG=m CONFIG_CHR_DEV_SCH=m CONFIG_SCSI_ENCLOSURE=m CONFIG_SCSI_CONSTANTS=y CONFIG_SCSI_LOGGING=y CONFIG_SCSI_SCAN_ASYNC=y # # SCSI Transports # CONFIG_SCSI_SPI_ATTRS=m CONFIG_SCSI_FC_ATTRS=m CONFIG_SCSI_ISCSI_ATTRS=m CONFIG_SCSI_SAS_ATTRS=m CONFIG_SCSI_SAS_LIBSAS=m CONFIG_SCSI_SAS_ATA=y CONFIG_SCSI_SAS_HOST_SMP=y CONFIG_SCSI_SRP_ATTRS=m # end of SCSI Transports CONFIG_SCSI_LOWLEVEL=y CONFIG_ISCSI_TCP=m CONFIG_ISCSI_BOOT_SYSFS=m CONFIG_SCSI_CXGB3_ISCSI=m CONFIG_SCSI_CXGB4_ISCSI=m CONFIG_SCSI_BNX2_ISCSI=m CONFIG_SCSI_BNX2X_FCOE=m CONFIG_BE2ISCSI=m # CONFIG_BLK_DEV_3W_XXXX_RAID is not set CONFIG_SCSI_HPSA=m CONFIG_SCSI_3W_9XXX=m CONFIG_SCSI_3W_SAS=m # CONFIG_SCSI_ACARD is not set CONFIG_SCSI_AACRAID=m # CONFIG_SCSI_AIC7XXX is not set CONFIG_SCSI_AIC79XX=m CONFIG_AIC79XX_CMDS_PER_DEVICE=4 CONFIG_AIC79XX_RESET_DELAY_MS=15000 # CONFIG_AIC79XX_DEBUG_ENABLE is not set CONFIG_AIC79XX_DEBUG_MASK=0 # CONFIG_AIC79XX_REG_PRETTY_PRINT is not set # CONFIG_SCSI_AIC94XX is not set CONFIG_SCSI_MVSAS=m # CONFIG_SCSI_MVSAS_DEBUG is not set CONFIG_SCSI_MVSAS_TASKLET=y CONFIG_SCSI_MVUMI=m # CONFIG_SCSI_DPT_I2O is not set # CONFIG_SCSI_ADVANSYS is not set CONFIG_SCSI_ARCMSR=m # CONFIG_SCSI_ESAS2R is not set # CONFIG_MEGARAID_NEWGEN is not set # CONFIG_MEGARAID_LEGACY is not set CONFIG_MEGARAID_SAS=m CONFIG_SCSI_MPT3SAS=m CONFIG_SCSI_MPT2SAS_MAX_SGE=128 CONFIG_SCSI_MPT3SAS_MAX_SGE=128 CONFIG_SCSI_MPT2SAS=m # CONFIG_SCSI_SMARTPQI is not set CONFIG_SCSI_UFSHCD=m CONFIG_SCSI_UFSHCD_PCI=m # CONFIG_SCSI_UFS_DWC_TC_PCI is not set # CONFIG_SCSI_UFSHCD_PLATFORM is not set # CONFIG_SCSI_UFS_BSG is not set CONFIG_SCSI_HPTIOP=m # CONFIG_SCSI_BUSLOGIC is not set # CONFIG_SCSI_MYRB is not set # CONFIG_SCSI_MYRS is not set CONFIG_VMWARE_PVSCSI=m # CONFIG_XEN_SCSI_FRONTEND is not set CONFIG_HYPERV_STORAGE=m CONFIG_LIBFC=m CONFIG_LIBFCOE=m CONFIG_FCOE=m CONFIG_FCOE_FNIC=m # CONFIG_SCSI_SNIC is not set # CONFIG_SCSI_DMX3191D is not set # CONFIG_SCSI_FDOMAIN_PCI is not set # CONFIG_SCSI_GDTH is not set CONFIG_SCSI_ISCI=m # CONFIG_SCSI_IPS is not set CONFIG_SCSI_INITIO=m # CONFIG_SCSI_INIA100 is not set # CONFIG_SCSI_PPA is not set # CONFIG_SCSI_IMM is not set CONFIG_SCSI_STEX=m # CONFIG_SCSI_SYM53C8XX_2 is not set # CONFIG_SCSI_IPR is not set # CONFIG_SCSI_QLOGIC_1280 is not set CONFIG_SCSI_QLA_FC=m CONFIG_TCM_QLA2XXX=m # CONFIG_TCM_QLA2XXX_DEBUG is not set CONFIG_SCSI_QLA_ISCSI=m # CONFIG_QEDI is not set # CONFIG_QEDF is not set # CONFIG_SCSI_LPFC is not set # CONFIG_SCSI_DC395x is not set # CONFIG_SCSI_AM53C974 is not set # CONFIG_SCSI_WD719X is not set CONFIG_SCSI_DEBUG=m CONFIG_SCSI_PMCRAID=m CONFIG_SCSI_PM8001=m # CONFIG_SCSI_BFA_FC is not set CONFIG_SCSI_VIRTIO=m # CONFIG_SCSI_CHELSIO_FCOE is not set CONFIG_SCSI_DH=y CONFIG_SCSI_DH_RDAC=y CONFIG_SCSI_DH_HP_SW=y CONFIG_SCSI_DH_EMC=y CONFIG_SCSI_DH_ALUA=y # end of SCSI device support CONFIG_ATA=m CONFIG_SATA_HOST=y CONFIG_PATA_TIMINGS=y CONFIG_ATA_VERBOSE_ERROR=y CONFIG_ATA_FORCE=y CONFIG_ATA_ACPI=y # CONFIG_SATA_ZPODD is not set CONFIG_SATA_PMP=y # # Controllers with non-SFF native interface # CONFIG_SATA_AHCI=m CONFIG_SATA_MOBILE_LPM_POLICY=0 CONFIG_SATA_AHCI_PLATFORM=m # CONFIG_SATA_INIC162X is not set CONFIG_SATA_ACARD_AHCI=m CONFIG_SATA_SIL24=m CONFIG_ATA_SFF=y # # SFF controllers with custom DMA interface # CONFIG_PDC_ADMA=m CONFIG_SATA_QSTOR=m CONFIG_SATA_SX4=m CONFIG_ATA_BMDMA=y # # SATA SFF controllers with BMDMA # CONFIG_ATA_PIIX=m # CONFIG_SATA_DWC is not set CONFIG_SATA_MV=m CONFIG_SATA_NV=m CONFIG_SATA_PROMISE=m CONFIG_SATA_SIL=m CONFIG_SATA_SIS=m CONFIG_SATA_SVW=m CONFIG_SATA_ULI=m CONFIG_SATA_VIA=m CONFIG_SATA_VITESSE=m # # PATA SFF controllers with BMDMA # CONFIG_PATA_ALI=m CONFIG_PATA_AMD=m CONFIG_PATA_ARTOP=m CONFIG_PATA_ATIIXP=m CONFIG_PATA_ATP867X=m CONFIG_PATA_CMD64X=m # CONFIG_PATA_CYPRESS is not set # CONFIG_PATA_EFAR is not set CONFIG_PATA_HPT366=m CONFIG_PATA_HPT37X=m CONFIG_PATA_HPT3X2N=m CONFIG_PATA_HPT3X3=m # CONFIG_PATA_HPT3X3_DMA is not set CONFIG_PATA_IT8213=m CONFIG_PATA_IT821X=m CONFIG_PATA_JMICRON=m CONFIG_PATA_MARVELL=m CONFIG_PATA_NETCELL=m CONFIG_PATA_NINJA32=m # CONFIG_PATA_NS87415 is not set CONFIG_PATA_OLDPIIX=m # CONFIG_PATA_OPTIDMA is not set CONFIG_PATA_PDC2027X=m CONFIG_PATA_PDC_OLD=m # CONFIG_PATA_RADISYS is not set CONFIG_PATA_RDC=m CONFIG_PATA_SCH=m CONFIG_PATA_SERVERWORKS=m CONFIG_PATA_SIL680=m CONFIG_PATA_SIS=m CONFIG_PATA_TOSHIBA=m # CONFIG_PATA_TRIFLEX is not set CONFIG_PATA_VIA=m # CONFIG_PATA_WINBOND is not set # # PIO-only SFF controllers # # CONFIG_PATA_CMD640_PCI is not set # CONFIG_PATA_MPIIX is not set # CONFIG_PATA_NS87410 is not set # CONFIG_PATA_OPTI is not set # CONFIG_PATA_RZ1000 is not set # # Generic fallback / legacy drivers # CONFIG_PATA_ACPI=m CONFIG_ATA_GENERIC=m # CONFIG_PATA_LEGACY is not set CONFIG_MD=y CONFIG_BLK_DEV_MD=y CONFIG_MD_AUTODETECT=y CONFIG_MD_LINEAR=m CONFIG_MD_RAID0=m CONFIG_MD_RAID1=m CONFIG_MD_RAID10=m CONFIG_MD_RAID456=m CONFIG_MD_MULTIPATH=m CONFIG_MD_FAULTY=m # CONFIG_MD_CLUSTER is not set # CONFIG_BCACHE is not set CONFIG_BLK_DEV_DM_BUILTIN=y CONFIG_BLK_DEV_DM=m CONFIG_DM_DEBUG=y CONFIG_DM_BUFIO=m # CONFIG_DM_DEBUG_BLOCK_MANAGER_LOCKING is not set CONFIG_DM_BIO_PRISON=m CONFIG_DM_PERSISTENT_DATA=m # CONFIG_DM_UNSTRIPED is not set CONFIG_DM_CRYPT=m CONFIG_DM_SNAPSHOT=m CONFIG_DM_THIN_PROVISIONING=m CONFIG_DM_CACHE=m CONFIG_DM_CACHE_SMQ=m # CONFIG_DM_WRITECACHE is not set CONFIG_DM_ERA=m # CONFIG_DM_CLONE is not set CONFIG_DM_MIRROR=m CONFIG_DM_LOG_USERSPACE=m CONFIG_DM_RAID=m CONFIG_DM_ZERO=m CONFIG_DM_MULTIPATH=m CONFIG_DM_MULTIPATH_QL=m CONFIG_DM_MULTIPATH_ST=m CONFIG_DM_DELAY=m # CONFIG_DM_DUST is not set CONFIG_DM_UEVENT=y CONFIG_DM_FLAKEY=m CONFIG_DM_VERITY=m # CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG is not set # CONFIG_DM_VERITY_FEC is not set CONFIG_DM_SWITCH=m CONFIG_DM_LOG_WRITES=m # CONFIG_DM_INTEGRITY is not set # CONFIG_DM_ZONED is not set CONFIG_TARGET_CORE=m CONFIG_TCM_IBLOCK=m CONFIG_TCM_FILEIO=m CONFIG_TCM_PSCSI=m CONFIG_TCM_USER2=m CONFIG_LOOPBACK_TARGET=m CONFIG_TCM_FC=m CONFIG_ISCSI_TARGET=m CONFIG_ISCSI_TARGET_CXGB4=m # CONFIG_SBP_TARGET is not set CONFIG_FUSION=y CONFIG_FUSION_SPI=m # CONFIG_FUSION_FC is not set CONFIG_FUSION_SAS=m CONFIG_FUSION_MAX_SGE=128 CONFIG_FUSION_CTL=m CONFIG_FUSION_LOGGING=y # # IEEE 1394 (FireWire) support # CONFIG_FIREWIRE=m CONFIG_FIREWIRE_OHCI=m CONFIG_FIREWIRE_SBP2=m CONFIG_FIREWIRE_NET=m # CONFIG_FIREWIRE_NOSY is not set # end of IEEE 1394 (FireWire) support CONFIG_MACINTOSH_DRIVERS=y CONFIG_MAC_EMUMOUSEBTN=y CONFIG_NETDEVICES=y CONFIG_MII=y CONFIG_NET_CORE=y CONFIG_BONDING=m CONFIG_DUMMY=m # CONFIG_WIREGUARD is not set # CONFIG_EQUALIZER is not set CONFIG_NET_FC=y CONFIG_IFB=m CONFIG_NET_TEAM=m CONFIG_NET_TEAM_MODE_BROADCAST=m CONFIG_NET_TEAM_MODE_ROUNDROBIN=m CONFIG_NET_TEAM_MODE_RANDOM=m CONFIG_NET_TEAM_MODE_ACTIVEBACKUP=m CONFIG_NET_TEAM_MODE_LOADBALANCE=m CONFIG_MACVLAN=m CONFIG_MACVTAP=m # CONFIG_IPVLAN is not set CONFIG_VXLAN=m CONFIG_GENEVE=m # CONFIG_BAREUDP is not set # CONFIG_GTP is not set CONFIG_MACSEC=m CONFIG_NETCONSOLE=m CONFIG_NETCONSOLE_DYNAMIC=y CONFIG_NETPOLL=y CONFIG_NET_POLL_CONTROLLER=y CONFIG_NTB_NETDEV=m CONFIG_TUN=m CONFIG_TAP=m # CONFIG_TUN_VNET_CROSS_LE is not set CONFIG_VETH=m CONFIG_VIRTIO_NET=m CONFIG_NLMON=m CONFIG_VSOCKMON=m # CONFIG_ARCNET is not set # CONFIG_ATM_DRIVERS is not set # # Distributed Switch Architecture drivers # # end of Distributed Switch Architecture drivers CONFIG_ETHERNET=y CONFIG_MDIO=y # CONFIG_NET_VENDOR_3COM is not set # CONFIG_NET_VENDOR_ADAPTEC is not set CONFIG_NET_VENDOR_AGERE=y # CONFIG_ET131X is not set CONFIG_NET_VENDOR_ALACRITECH=y # CONFIG_SLICOSS is not set # CONFIG_NET_VENDOR_ALTEON is not set # CONFIG_ALTERA_TSE is not set CONFIG_NET_VENDOR_AMAZON=y CONFIG_ENA_ETHERNET=m CONFIG_NET_VENDOR_AMD=y CONFIG_AMD8111_ETH=m CONFIG_PCNET32=m CONFIG_AMD_XGBE=m # CONFIG_AMD_XGBE_DCB is not set CONFIG_AMD_XGBE_HAVE_ECC=y CONFIG_NET_VENDOR_AQUANTIA=y CONFIG_AQTION=m CONFIG_NET_VENDOR_ARC=y CONFIG_NET_VENDOR_ATHEROS=y CONFIG_ATL2=m CONFIG_ATL1=m CONFIG_ATL1E=m CONFIG_ATL1C=m CONFIG_ALX=m CONFIG_NET_VENDOR_AURORA=y # CONFIG_AURORA_NB8800 is not set CONFIG_NET_VENDOR_BROADCOM=y CONFIG_B44=m CONFIG_B44_PCI_AUTOSELECT=y CONFIG_B44_PCICORE_AUTOSELECT=y CONFIG_B44_PCI=y # CONFIG_BCMGENET is not set CONFIG_BNX2=m CONFIG_CNIC=m CONFIG_TIGON3=y CONFIG_TIGON3_HWMON=y CONFIG_BNX2X=m CONFIG_BNX2X_SRIOV=y # CONFIG_SYSTEMPORT is not set CONFIG_BNXT=m CONFIG_BNXT_SRIOV=y CONFIG_BNXT_FLOWER_OFFLOAD=y CONFIG_BNXT_DCB=y CONFIG_BNXT_HWMON=y CONFIG_NET_VENDOR_BROCADE=y CONFIG_BNA=m CONFIG_NET_VENDOR_CADENCE=y CONFIG_MACB=m CONFIG_MACB_USE_HWSTAMP=y # CONFIG_MACB_PCI is not set CONFIG_NET_VENDOR_CAVIUM=y # CONFIG_THUNDER_NIC_PF is not set # CONFIG_THUNDER_NIC_VF is not set # CONFIG_THUNDER_NIC_BGX is not set # CONFIG_THUNDER_NIC_RGX is not set CONFIG_CAVIUM_PTP=y CONFIG_LIQUIDIO=m CONFIG_LIQUIDIO_VF=m CONFIG_NET_VENDOR_CHELSIO=y # CONFIG_CHELSIO_T1 is not set CONFIG_CHELSIO_T3=m CONFIG_CHELSIO_T4=m # CONFIG_CHELSIO_T4_DCB is not set CONFIG_CHELSIO_T4VF=m CONFIG_CHELSIO_LIB=m CONFIG_NET_VENDOR_CISCO=y CONFIG_ENIC=m CONFIG_NET_VENDOR_CORTINA=y # CONFIG_CX_ECAT is not set CONFIG_DNET=m CONFIG_NET_VENDOR_DEC=y CONFIG_NET_TULIP=y CONFIG_DE2104X=m CONFIG_DE2104X_DSL=0 CONFIG_TULIP=y # CONFIG_TULIP_MWI is not set CONFIG_TULIP_MMIO=y # CONFIG_TULIP_NAPI is not set CONFIG_DE4X5=m CONFIG_WINBOND_840=m CONFIG_DM9102=m CONFIG_ULI526X=m CONFIG_PCMCIA_XIRCOM=m # CONFIG_NET_VENDOR_DLINK is not set CONFIG_NET_VENDOR_EMULEX=y CONFIG_BE2NET=m CONFIG_BE2NET_HWMON=y CONFIG_BE2NET_BE2=y CONFIG_BE2NET_BE3=y CONFIG_BE2NET_LANCER=y CONFIG_BE2NET_SKYHAWK=y CONFIG_NET_VENDOR_EZCHIP=y CONFIG_NET_VENDOR_GOOGLE=y # CONFIG_GVE is not set CONFIG_NET_VENDOR_HUAWEI=y # CONFIG_HINIC is not set # CONFIG_NET_VENDOR_I825XX is not set CONFIG_NET_VENDOR_INTEL=y # CONFIG_E100 is not set CONFIG_E1000=y CONFIG_E1000E=y CONFIG_E1000E_HWTS=y CONFIG_IGB=y CONFIG_IGB_HWMON=y CONFIG_IGBVF=m # CONFIG_IXGB is not set CONFIG_IXGBE=y CONFIG_IXGBE_HWMON=y CONFIG_IXGBE_DCB=y CONFIG_IXGBEVF=m CONFIG_I40E=y CONFIG_I40E_DCB=y CONFIG_IAVF=m CONFIG_I40EVF=m # CONFIG_ICE is not set CONFIG_FM10K=m # CONFIG_IGC is not set CONFIG_JME=m CONFIG_NET_VENDOR_MARVELL=y CONFIG_MVMDIO=m CONFIG_SKGE=y # CONFIG_SKGE_DEBUG is not set CONFIG_SKGE_GENESIS=y CONFIG_SKY2=m # CONFIG_SKY2_DEBUG is not set CONFIG_NET_VENDOR_MELLANOX=y CONFIG_MLX4_EN=m CONFIG_MLX4_EN_DCB=y CONFIG_MLX4_CORE=m CONFIG_MLX4_DEBUG=y CONFIG_MLX4_CORE_GEN2=y # CONFIG_MLX5_CORE is not set # CONFIG_MLXSW_CORE is not set # CONFIG_MLXFW is not set # CONFIG_NET_VENDOR_MICREL is not set # CONFIG_NET_VENDOR_MICROCHIP is not set CONFIG_NET_VENDOR_MICROSEMI=y # CONFIG_MSCC_OCELOT_SWITCH is not set CONFIG_NET_VENDOR_MYRI=y CONFIG_MYRI10GE=m CONFIG_MYRI10GE_DCA=y # CONFIG_FEALNX is not set # CONFIG_NET_VENDOR_NATSEMI is not set CONFIG_NET_VENDOR_NETERION=y # CONFIG_S2IO is not set # CONFIG_VXGE is not set CONFIG_NET_VENDOR_NETRONOME=y CONFIG_NFP=m CONFIG_NFP_APP_FLOWER=y CONFIG_NFP_APP_ABM_NIC=y # CONFIG_NFP_DEBUG is not set CONFIG_NET_VENDOR_NI=y # CONFIG_NI_XGE_MANAGEMENT_ENET is not set # CONFIG_NET_VENDOR_NVIDIA is not set CONFIG_NET_VENDOR_OKI=y CONFIG_ETHOC=m CONFIG_NET_VENDOR_PACKET_ENGINES=y # CONFIG_HAMACHI is not set CONFIG_YELLOWFIN=m CONFIG_NET_VENDOR_PENSANDO=y # CONFIG_IONIC is not set CONFIG_NET_VENDOR_QLOGIC=y CONFIG_QLA3XXX=m CONFIG_QLCNIC=m CONFIG_QLCNIC_SRIOV=y CONFIG_QLCNIC_DCB=y CONFIG_QLCNIC_HWMON=y CONFIG_NETXEN_NIC=m CONFIG_QED=m CONFIG_QED_SRIOV=y CONFIG_QEDE=m CONFIG_NET_VENDOR_QUALCOMM=y # CONFIG_QCOM_EMAC is not set # CONFIG_RMNET is not set # CONFIG_NET_VENDOR_RDC is not set CONFIG_NET_VENDOR_REALTEK=y # CONFIG_ATP is not set CONFIG_8139CP=y CONFIG_8139TOO=y # CONFIG_8139TOO_PIO is not set # CONFIG_8139TOO_TUNE_TWISTER is not set CONFIG_8139TOO_8129=y # CONFIG_8139_OLD_RX_RESET is not set CONFIG_R8169=y CONFIG_NET_VENDOR_RENESAS=y CONFIG_NET_VENDOR_ROCKER=y CONFIG_ROCKER=m CONFIG_NET_VENDOR_SAMSUNG=y # CONFIG_SXGBE_ETH is not set # CONFIG_NET_VENDOR_SEEQ is not set CONFIG_NET_VENDOR_SOLARFLARE=y CONFIG_SFC=m CONFIG_SFC_MTD=y CONFIG_SFC_MCDI_MON=y CONFIG_SFC_SRIOV=y CONFIG_SFC_MCDI_LOGGING=y CONFIG_SFC_FALCON=m CONFIG_SFC_FALCON_MTD=y # CONFIG_NET_VENDOR_SILAN is not set # CONFIG_NET_VENDOR_SIS is not set CONFIG_NET_VENDOR_SMSC=y CONFIG_EPIC100=m # CONFIG_SMSC911X is not set CONFIG_SMSC9420=m CONFIG_NET_VENDOR_SOCIONEXT=y # CONFIG_NET_VENDOR_STMICRO is not set # CONFIG_NET_VENDOR_SUN is not set CONFIG_NET_VENDOR_SYNOPSYS=y # CONFIG_DWC_XLGMAC is not set # CONFIG_NET_VENDOR_TEHUTI is not set CONFIG_NET_VENDOR_TI=y # CONFIG_TI_CPSW_PHY_SEL is not set CONFIG_TLAN=m # CONFIG_NET_VENDOR_VIA is not set # CONFIG_NET_VENDOR_WIZNET is not set CONFIG_NET_VENDOR_XILINX=y # CONFIG_XILINX_AXI_EMAC is not set # CONFIG_XILINX_LL_TEMAC is not set # CONFIG_FDDI is not set # CONFIG_HIPPI is not set # CONFIG_NET_SB1000 is not set CONFIG_MDIO_DEVICE=y CONFIG_MDIO_BUS=y # CONFIG_MDIO_BCM_UNIMAC is not set CONFIG_MDIO_BITBANG=m # CONFIG_MDIO_GPIO is not set # CONFIG_MDIO_MSCC_MIIM is not set # CONFIG_MDIO_MVUSB is not set # CONFIG_MDIO_THUNDER is not set # CONFIG_MDIO_XPCS is not set CONFIG_PHYLINK=m CONFIG_PHYLIB=y CONFIG_SWPHY=y # CONFIG_LED_TRIGGER_PHY is not set # # MII PHY device drivers # # CONFIG_SFP is not set # CONFIG_ADIN_PHY is not set CONFIG_AMD_PHY=m # CONFIG_AQUANTIA_PHY is not set # CONFIG_AX88796B_PHY is not set # CONFIG_BCM7XXX_PHY is not set CONFIG_BCM87XX_PHY=m CONFIG_BCM_NET_PHYLIB=m CONFIG_BROADCOM_PHY=m # CONFIG_BCM54140_PHY is not set # CONFIG_BCM84881_PHY is not set CONFIG_CICADA_PHY=m # CONFIG_CORTINA_PHY is not set CONFIG_DAVICOM_PHY=m # CONFIG_DP83822_PHY is not set # CONFIG_DP83TC811_PHY is not set # CONFIG_DP83848_PHY is not set # CONFIG_DP83867_PHY is not set # CONFIG_DP83869_PHY is not set CONFIG_FIXED_PHY=y CONFIG_ICPLUS_PHY=m # CONFIG_INTEL_XWAY_PHY is not set CONFIG_LSI_ET1011C_PHY=m CONFIG_LXT_PHY=m CONFIG_MARVELL_PHY=m # CONFIG_MARVELL_10G_PHY is not set CONFIG_MICREL_PHY=m # CONFIG_MICROCHIP_PHY is not set # CONFIG_MICROCHIP_T1_PHY is not set # CONFIG_MICROSEMI_PHY is not set CONFIG_NATIONAL_PHY=m # CONFIG_NXP_TJA11XX_PHY is not set CONFIG_QSEMI_PHY=m CONFIG_REALTEK_PHY=y # CONFIG_RENESAS_PHY is not set # CONFIG_ROCKCHIP_PHY is not set CONFIG_SMSC_PHY=m CONFIG_STE10XP=m # CONFIG_TERANETICS_PHY is not set CONFIG_VITESSE_PHY=m # CONFIG_XILINX_GMII2RGMII is not set # CONFIG_MICREL_KS8995MA is not set # CONFIG_PLIP is not set CONFIG_PPP=m CONFIG_PPP_BSDCOMP=m CONFIG_PPP_DEFLATE=m CONFIG_PPP_FILTER=y CONFIG_PPP_MPPE=m CONFIG_PPP_MULTILINK=y CONFIG_PPPOATM=m CONFIG_PPPOE=m CONFIG_PPTP=m CONFIG_PPPOL2TP=m CONFIG_PPP_ASYNC=m CONFIG_PPP_SYNC_TTY=m CONFIG_SLIP=m CONFIG_SLHC=m CONFIG_SLIP_COMPRESSED=y CONFIG_SLIP_SMART=y # CONFIG_SLIP_MODE_SLIP6 is not set CONFIG_USB_NET_DRIVERS=y CONFIG_USB_CATC=y CONFIG_USB_KAWETH=y CONFIG_USB_PEGASUS=y CONFIG_USB_RTL8150=y CONFIG_USB_RTL8152=m # CONFIG_USB_LAN78XX is not set CONFIG_USB_USBNET=y CONFIG_USB_NET_AX8817X=y CONFIG_USB_NET_AX88179_178A=m CONFIG_USB_NET_CDCETHER=y CONFIG_USB_NET_CDC_EEM=y CONFIG_USB_NET_CDC_NCM=m CONFIG_USB_NET_HUAWEI_CDC_NCM=m CONFIG_USB_NET_CDC_MBIM=m CONFIG_USB_NET_DM9601=y # CONFIG_USB_NET_SR9700 is not set # CONFIG_USB_NET_SR9800 is not set CONFIG_USB_NET_SMSC75XX=y CONFIG_USB_NET_SMSC95XX=y CONFIG_USB_NET_GL620A=y CONFIG_USB_NET_NET1080=y CONFIG_USB_NET_PLUSB=y CONFIG_USB_NET_MCS7830=y CONFIG_USB_NET_RNDIS_HOST=y CONFIG_USB_NET_CDC_SUBSET_ENABLE=y CONFIG_USB_NET_CDC_SUBSET=y CONFIG_USB_ALI_M5632=y CONFIG_USB_AN2720=y CONFIG_USB_BELKIN=y CONFIG_USB_ARMLINUX=y CONFIG_USB_EPSON2888=y CONFIG_USB_KC2190=y CONFIG_USB_NET_ZAURUS=y CONFIG_USB_NET_CX82310_ETH=m CONFIG_USB_NET_KALMIA=m CONFIG_USB_NET_QMI_WWAN=m CONFIG_USB_HSO=m CONFIG_USB_NET_INT51X1=y CONFIG_USB_IPHETH=y CONFIG_USB_SIERRA_NET=y CONFIG_USB_VL600=m # CONFIG_USB_NET_CH9200 is not set # CONFIG_USB_NET_AQC111 is not set CONFIG_WLAN=y CONFIG_WLAN_VENDOR_ADMTEK=y # CONFIG_ADM8211 is not set CONFIG_ATH_COMMON=m CONFIG_WLAN_VENDOR_ATH=y # CONFIG_ATH_DEBUG is not set # CONFIG_ATH5K is not set # CONFIG_ATH5K_PCI is not set CONFIG_ATH9K_HW=m CONFIG_ATH9K_COMMON=m CONFIG_ATH9K_BTCOEX_SUPPORT=y # CONFIG_ATH9K is not set CONFIG_ATH9K_HTC=m # CONFIG_ATH9K_HTC_DEBUGFS is not set # CONFIG_CARL9170 is not set # CONFIG_ATH6KL is not set # CONFIG_AR5523 is not set # CONFIG_WIL6210 is not set # CONFIG_ATH10K is not set # CONFIG_WCN36XX is not set CONFIG_WLAN_VENDOR_ATMEL=y # CONFIG_ATMEL is not set # CONFIG_AT76C50X_USB is not set CONFIG_WLAN_VENDOR_BROADCOM=y # CONFIG_B43 is not set # CONFIG_B43LEGACY is not set # CONFIG_BRCMSMAC is not set # CONFIG_BRCMFMAC is not set CONFIG_WLAN_VENDOR_CISCO=y # CONFIG_AIRO is not set CONFIG_WLAN_VENDOR_INTEL=y # CONFIG_IPW2100 is not set # CONFIG_IPW2200 is not set CONFIG_IWLEGACY=m CONFIG_IWL4965=m CONFIG_IWL3945=m # # iwl3945 / iwl4965 Debugging Options # CONFIG_IWLEGACY_DEBUG=y CONFIG_IWLEGACY_DEBUGFS=y # end of iwl3945 / iwl4965 Debugging Options CONFIG_IWLWIFI=m CONFIG_IWLWIFI_LEDS=y CONFIG_IWLDVM=m CONFIG_IWLMVM=m CONFIG_IWLWIFI_OPMODE_MODULAR=y # CONFIG_IWLWIFI_BCAST_FILTERING is not set # # Debugging Options # # CONFIG_IWLWIFI_DEBUG is not set CONFIG_IWLWIFI_DEBUGFS=y # CONFIG_IWLWIFI_DEVICE_TRACING is not set # end of Debugging Options CONFIG_WLAN_VENDOR_INTERSIL=y # CONFIG_HOSTAP is not set # CONFIG_HERMES is not set # CONFIG_P54_COMMON is not set # CONFIG_PRISM54 is not set CONFIG_WLAN_VENDOR_MARVELL=y # CONFIG_LIBERTAS is not set # CONFIG_LIBERTAS_THINFIRM is not set # CONFIG_MWIFIEX is not set # CONFIG_MWL8K is not set CONFIG_WLAN_VENDOR_MEDIATEK=y # CONFIG_MT7601U is not set # CONFIG_MT76x0U is not set # CONFIG_MT76x0E is not set # CONFIG_MT76x2E is not set # CONFIG_MT76x2U is not set # CONFIG_MT7603E is not set # CONFIG_MT7615E is not set CONFIG_WLAN_VENDOR_RALINK=y # CONFIG_RT2X00 is not set CONFIG_WLAN_VENDOR_REALTEK=y # CONFIG_RTL8180 is not set # CONFIG_RTL8187 is not set # CONFIG_RTL_CARDS is not set # CONFIG_RTL8XXXU is not set # CONFIG_RTW88 is not set CONFIG_WLAN_VENDOR_RSI=y # CONFIG_RSI_91X is not set CONFIG_WLAN_VENDOR_ST=y # CONFIG_CW1200 is not set CONFIG_WLAN_VENDOR_TI=y # CONFIG_WL1251 is not set # CONFIG_WL12XX is not set # CONFIG_WL18XX is not set # CONFIG_WLCORE is not set CONFIG_WLAN_VENDOR_ZYDAS=y # CONFIG_USB_ZD1201 is not set # CONFIG_ZD1211RW is not set CONFIG_WLAN_VENDOR_QUANTENNA=y # CONFIG_QTNFMAC_PCIE is not set CONFIG_MAC80211_HWSIM=m # CONFIG_USB_NET_RNDIS_WLAN is not set # CONFIG_VIRT_WIFI is not set # # Enable WiMAX (Networking options) to see the WiMAX drivers # CONFIG_WAN=y # CONFIG_LANMEDIA is not set CONFIG_HDLC=m CONFIG_HDLC_RAW=m # CONFIG_HDLC_RAW_ETH is not set CONFIG_HDLC_CISCO=m CONFIG_HDLC_FR=m CONFIG_HDLC_PPP=m # # X.25/LAPB support is disabled # # CONFIG_PCI200SYN is not set # CONFIG_WANXL is not set # CONFIG_PC300TOO is not set # CONFIG_FARSYNC is not set CONFIG_DLCI=m CONFIG_DLCI_MAX=8 # CONFIG_SBNI is not set CONFIG_IEEE802154_DRIVERS=m CONFIG_IEEE802154_FAKELB=m # CONFIG_IEEE802154_AT86RF230 is not set # CONFIG_IEEE802154_MRF24J40 is not set # CONFIG_IEEE802154_CC2520 is not set # CONFIG_IEEE802154_ATUSB is not set # CONFIG_IEEE802154_ADF7242 is not set # CONFIG_IEEE802154_CA8210 is not set # CONFIG_IEEE802154_MCR20A is not set # CONFIG_IEEE802154_HWSIM is not set CONFIG_XEN_NETDEV_FRONTEND=m CONFIG_VMXNET3=m CONFIG_FUJITSU_ES=m CONFIG_HYPERV_NET=m CONFIG_NETDEVSIM=m CONFIG_NET_FAILOVER=m CONFIG_ISDN=y CONFIG_ISDN_CAPI=y CONFIG_CAPI_TRACE=y CONFIG_ISDN_CAPI_MIDDLEWARE=y CONFIG_MISDN=m CONFIG_MISDN_DSP=m CONFIG_MISDN_L1OIP=m # # mISDN hardware drivers # CONFIG_MISDN_HFCPCI=m CONFIG_MISDN_HFCMULTI=m CONFIG_MISDN_HFCUSB=m CONFIG_MISDN_AVMFRITZ=m CONFIG_MISDN_SPEEDFAX=m CONFIG_MISDN_INFINEON=m CONFIG_MISDN_W6692=m CONFIG_MISDN_NETJET=m CONFIG_MISDN_HDLC=m CONFIG_MISDN_IPAC=m CONFIG_MISDN_ISAR=m CONFIG_NVM=y # CONFIG_NVM_PBLK is not set # # Input device support # CONFIG_INPUT=y CONFIG_INPUT_LEDS=y CONFIG_INPUT_FF_MEMLESS=y CONFIG_INPUT_POLLDEV=m CONFIG_INPUT_SPARSEKMAP=m # CONFIG_INPUT_MATRIXKMAP is not set # # Userland interfaces # CONFIG_INPUT_MOUSEDEV=y # CONFIG_INPUT_MOUSEDEV_PSAUX is not set CONFIG_INPUT_MOUSEDEV_SCREEN_X=1024 CONFIG_INPUT_MOUSEDEV_SCREEN_Y=768 CONFIG_INPUT_JOYDEV=m CONFIG_INPUT_EVDEV=y # CONFIG_INPUT_EVBUG is not set # # Input Device Drivers # CONFIG_INPUT_KEYBOARD=y # CONFIG_KEYBOARD_ADC is not set # CONFIG_KEYBOARD_ADP5588 is not set # CONFIG_KEYBOARD_ADP5589 is not set # CONFIG_KEYBOARD_APPLESPI is not set CONFIG_KEYBOARD_ATKBD=y # CONFIG_KEYBOARD_QT1050 is not set # CONFIG_KEYBOARD_QT1070 is not set # CONFIG_KEYBOARD_QT2160 is not set # CONFIG_KEYBOARD_DLINK_DIR685 is not set # CONFIG_KEYBOARD_LKKBD is not set # CONFIG_KEYBOARD_GPIO is not set # CONFIG_KEYBOARD_GPIO_POLLED is not set # CONFIG_KEYBOARD_TCA6416 is not set # CONFIG_KEYBOARD_TCA8418 is not set # CONFIG_KEYBOARD_MATRIX is not set # CONFIG_KEYBOARD_LM8323 is not set # CONFIG_KEYBOARD_LM8333 is not set # CONFIG_KEYBOARD_MAX7359 is not set # CONFIG_KEYBOARD_MCS is not set # CONFIG_KEYBOARD_MPR121 is not set # CONFIG_KEYBOARD_NEWTON is not set # CONFIG_KEYBOARD_OPENCORES is not set # CONFIG_KEYBOARD_SAMSUNG is not set # CONFIG_KEYBOARD_STOWAWAY is not set # CONFIG_KEYBOARD_SUNKBD is not set # CONFIG_KEYBOARD_TM2_TOUCHKEY is not set # CONFIG_KEYBOARD_XTKBD is not set CONFIG_INPUT_MOUSE=y CONFIG_MOUSE_PS2=y CONFIG_MOUSE_PS2_ALPS=y CONFIG_MOUSE_PS2_BYD=y CONFIG_MOUSE_PS2_LOGIPS2PP=y CONFIG_MOUSE_PS2_SYNAPTICS=y CONFIG_MOUSE_PS2_SYNAPTICS_SMBUS=y CONFIG_MOUSE_PS2_CYPRESS=y CONFIG_MOUSE_PS2_LIFEBOOK=y CONFIG_MOUSE_PS2_TRACKPOINT=y CONFIG_MOUSE_PS2_ELANTECH=y CONFIG_MOUSE_PS2_ELANTECH_SMBUS=y CONFIG_MOUSE_PS2_SENTELIC=y # CONFIG_MOUSE_PS2_TOUCHKIT is not set CONFIG_MOUSE_PS2_FOCALTECH=y CONFIG_MOUSE_PS2_VMMOUSE=y CONFIG_MOUSE_PS2_SMBUS=y CONFIG_MOUSE_SERIAL=m CONFIG_MOUSE_APPLETOUCH=m CONFIG_MOUSE_BCM5974=m CONFIG_MOUSE_CYAPA=m # CONFIG_MOUSE_ELAN_I2C is not set CONFIG_MOUSE_VSXXXAA=m # CONFIG_MOUSE_GPIO is not set CONFIG_MOUSE_SYNAPTICS_I2C=m CONFIG_MOUSE_SYNAPTICS_USB=m # CONFIG_INPUT_JOYSTICK is not set CONFIG_INPUT_TABLET=y CONFIG_TABLET_USB_ACECAD=m CONFIG_TABLET_USB_AIPTEK=m CONFIG_TABLET_USB_GTCO=m # CONFIG_TABLET_USB_HANWANG is not set CONFIG_TABLET_USB_KBTAB=m # CONFIG_TABLET_USB_PEGASUS is not set # CONFIG_TABLET_SERIAL_WACOM4 is not set CONFIG_INPUT_TOUCHSCREEN=y CONFIG_TOUCHSCREEN_PROPERTIES=y # CONFIG_TOUCHSCREEN_ADS7846 is not set # CONFIG_TOUCHSCREEN_AD7877 is not set # CONFIG_TOUCHSCREEN_AD7879 is not set # CONFIG_TOUCHSCREEN_ADC is not set # CONFIG_TOUCHSCREEN_ATMEL_MXT is not set # CONFIG_TOUCHSCREEN_AUO_PIXCIR is not set # CONFIG_TOUCHSCREEN_BU21013 is not set # CONFIG_TOUCHSCREEN_BU21029 is not set # CONFIG_TOUCHSCREEN_CHIPONE_ICN8505 is not set # CONFIG_TOUCHSCREEN_CY8CTMG110 is not set # CONFIG_TOUCHSCREEN_CYTTSP_CORE is not set # CONFIG_TOUCHSCREEN_CYTTSP4_CORE is not set # CONFIG_TOUCHSCREEN_DYNAPRO is not set # CONFIG_TOUCHSCREEN_HAMPSHIRE is not set # CONFIG_TOUCHSCREEN_EETI is not set # CONFIG_TOUCHSCREEN_EGALAX_SERIAL is not set # CONFIG_TOUCHSCREEN_EXC3000 is not set # CONFIG_TOUCHSCREEN_FUJITSU is not set # CONFIG_TOUCHSCREEN_GOODIX is not set # CONFIG_TOUCHSCREEN_HIDEEP is not set # CONFIG_TOUCHSCREEN_ILI210X is not set # CONFIG_TOUCHSCREEN_S6SY761 is not set # CONFIG_TOUCHSCREEN_GUNZE is not set # CONFIG_TOUCHSCREEN_EKTF2127 is not set # CONFIG_TOUCHSCREEN_ELAN is not set CONFIG_TOUCHSCREEN_ELO=m CONFIG_TOUCHSCREEN_WACOM_W8001=m CONFIG_TOUCHSCREEN_WACOM_I2C=m # CONFIG_TOUCHSCREEN_MAX11801 is not set # CONFIG_TOUCHSCREEN_MCS5000 is not set # CONFIG_TOUCHSCREEN_MMS114 is not set # CONFIG_TOUCHSCREEN_MELFAS_MIP4 is not set # CONFIG_TOUCHSCREEN_MTOUCH is not set # CONFIG_TOUCHSCREEN_INEXIO is not set # CONFIG_TOUCHSCREEN_MK712 is not set # CONFIG_TOUCHSCREEN_PENMOUNT is not set # CONFIG_TOUCHSCREEN_EDT_FT5X06 is not set # CONFIG_TOUCHSCREEN_TOUCHRIGHT is not set # CONFIG_TOUCHSCREEN_TOUCHWIN is not set # CONFIG_TOUCHSCREEN_PIXCIR is not set # CONFIG_TOUCHSCREEN_WDT87XX_I2C is not set # CONFIG_TOUCHSCREEN_WM97XX is not set # CONFIG_TOUCHSCREEN_USB_COMPOSITE is not set # CONFIG_TOUCHSCREEN_TOUCHIT213 is not set # CONFIG_TOUCHSCREEN_TSC_SERIO is not set # CONFIG_TOUCHSCREEN_TSC2004 is not set # CONFIG_TOUCHSCREEN_TSC2005 is not set # CONFIG_TOUCHSCREEN_TSC2007 is not set # CONFIG_TOUCHSCREEN_RM_TS is not set # CONFIG_TOUCHSCREEN_SILEAD is not set # CONFIG_TOUCHSCREEN_SIS_I2C is not set # CONFIG_TOUCHSCREEN_ST1232 is not set # CONFIG_TOUCHSCREEN_STMFTS is not set # CONFIG_TOUCHSCREEN_SUR40 is not set # CONFIG_TOUCHSCREEN_SURFACE3_SPI is not set # CONFIG_TOUCHSCREEN_SX8654 is not set # CONFIG_TOUCHSCREEN_TPS6507X is not set # CONFIG_TOUCHSCREEN_ZET6223 is not set # CONFIG_TOUCHSCREEN_ZFORCE is not set # CONFIG_TOUCHSCREEN_ROHM_BU21023 is not set # CONFIG_TOUCHSCREEN_IQS5XX is not set CONFIG_INPUT_MISC=y # CONFIG_INPUT_AD714X is not set # CONFIG_INPUT_BMA150 is not set # CONFIG_INPUT_E3X0_BUTTON is not set # CONFIG_INPUT_MSM_VIBRATOR is not set CONFIG_INPUT_PCSPKR=m # CONFIG_INPUT_MMA8450 is not set CONFIG_INPUT_APANEL=m CONFIG_INPUT_GP2A=m # CONFIG_INPUT_GPIO_BEEPER is not set # CONFIG_INPUT_GPIO_DECODER is not set # CONFIG_INPUT_GPIO_VIBRA is not set CONFIG_INPUT_ATLAS_BTNS=m CONFIG_INPUT_ATI_REMOTE2=m CONFIG_INPUT_KEYSPAN_REMOTE=m # CONFIG_INPUT_KXTJ9 is not set CONFIG_INPUT_POWERMATE=m CONFIG_INPUT_YEALINK=m CONFIG_INPUT_CM109=m CONFIG_INPUT_UINPUT=m # CONFIG_INPUT_PCF8574 is not set # CONFIG_INPUT_PWM_BEEPER is not set # CONFIG_INPUT_PWM_VIBRA is not set CONFIG_INPUT_GPIO_ROTARY_ENCODER=m # CONFIG_INPUT_ADXL34X is not set # CONFIG_INPUT_IMS_PCU is not set # CONFIG_INPUT_CMA3000 is not set CONFIG_INPUT_XEN_KBDDEV_FRONTEND=m # CONFIG_INPUT_IDEAPAD_SLIDEBAR is not set # CONFIG_INPUT_DRV260X_HAPTICS is not set # CONFIG_INPUT_DRV2665_HAPTICS is not set # CONFIG_INPUT_DRV2667_HAPTICS is not set CONFIG_RMI4_CORE=m # CONFIG_RMI4_I2C is not set # CONFIG_RMI4_SPI is not set CONFIG_RMI4_SMB=m CONFIG_RMI4_F03=y CONFIG_RMI4_F03_SERIO=m CONFIG_RMI4_2D_SENSOR=y CONFIG_RMI4_F11=y CONFIG_RMI4_F12=y CONFIG_RMI4_F30=y # CONFIG_RMI4_F34 is not set # CONFIG_RMI4_F54 is not set # CONFIG_RMI4_F55 is not set # # Hardware I/O ports # CONFIG_SERIO=y CONFIG_ARCH_MIGHT_HAVE_PC_SERIO=y CONFIG_SERIO_I8042=y CONFIG_SERIO_SERPORT=y # CONFIG_SERIO_CT82C710 is not set # CONFIG_SERIO_PARKBD is not set # CONFIG_SERIO_PCIPS2 is not set CONFIG_SERIO_LIBPS2=y CONFIG_SERIO_RAW=m CONFIG_SERIO_ALTERA_PS2=m # CONFIG_SERIO_PS2MULT is not set CONFIG_SERIO_ARC_PS2=m CONFIG_HYPERV_KEYBOARD=m # CONFIG_SERIO_GPIO_PS2 is not set # CONFIG_USERIO is not set # CONFIG_GAMEPORT is not set # end of Hardware I/O ports # end of Input device support # # Character devices # CONFIG_TTY=y CONFIG_VT=y CONFIG_CONSOLE_TRANSLATIONS=y CONFIG_VT_CONSOLE=y CONFIG_VT_CONSOLE_SLEEP=y CONFIG_HW_CONSOLE=y CONFIG_VT_HW_CONSOLE_BINDING=y CONFIG_UNIX98_PTYS=y # CONFIG_LEGACY_PTYS is not set CONFIG_LDISC_AUTOLOAD=y # # Serial drivers # CONFIG_SERIAL_EARLYCON=y CONFIG_SERIAL_8250=y # CONFIG_SERIAL_8250_DEPRECATED_OPTIONS is not set CONFIG_SERIAL_8250_PNP=y # CONFIG_SERIAL_8250_16550A_VARIANTS is not set # CONFIG_SERIAL_8250_FINTEK is not set CONFIG_SERIAL_8250_CONSOLE=y CONFIG_SERIAL_8250_DMA=y CONFIG_SERIAL_8250_PCI=y CONFIG_SERIAL_8250_EXAR=y CONFIG_SERIAL_8250_NR_UARTS=32 CONFIG_SERIAL_8250_RUNTIME_UARTS=4 CONFIG_SERIAL_8250_EXTENDED=y CONFIG_SERIAL_8250_MANY_PORTS=y CONFIG_SERIAL_8250_SHARE_IRQ=y # CONFIG_SERIAL_8250_DETECT_IRQ is not set CONFIG_SERIAL_8250_RSA=y CONFIG_SERIAL_8250_DWLIB=y CONFIG_SERIAL_8250_DW=y # CONFIG_SERIAL_8250_RT288X is not set CONFIG_SERIAL_8250_LPSS=y CONFIG_SERIAL_8250_MID=y # # Non-8250 serial port support # # CONFIG_SERIAL_MAX3100 is not set # CONFIG_SERIAL_MAX310X is not set # CONFIG_SERIAL_UARTLITE is not set CONFIG_SERIAL_CORE=y CONFIG_SERIAL_CORE_CONSOLE=y CONFIG_SERIAL_JSM=m # CONFIG_SERIAL_SCCNXP is not set # CONFIG_SERIAL_SC16IS7XX is not set # CONFIG_SERIAL_ALTERA_JTAGUART is not set # CONFIG_SERIAL_ALTERA_UART is not set # CONFIG_SERIAL_IFX6X60 is not set CONFIG_SERIAL_ARC=m CONFIG_SERIAL_ARC_NR_PORTS=1 # CONFIG_SERIAL_RP2 is not set # CONFIG_SERIAL_FSL_LPUART is not set # CONFIG_SERIAL_FSL_LINFLEXUART is not set # CONFIG_SERIAL_SPRD is not set # end of Serial drivers CONFIG_SERIAL_MCTRL_GPIO=y CONFIG_SERIAL_NONSTANDARD=y # CONFIG_ROCKETPORT is not set CONFIG_CYCLADES=m # CONFIG_CYZ_INTR is not set # CONFIG_MOXA_INTELLIO is not set # CONFIG_MOXA_SMARTIO is not set CONFIG_SYNCLINK=m CONFIG_SYNCLINKMP=m CONFIG_SYNCLINK_GT=m # CONFIG_ISI is not set CONFIG_N_HDLC=m CONFIG_N_GSM=m CONFIG_NOZOMI=m # CONFIG_NULL_TTY is not set # CONFIG_TRACE_SINK is not set CONFIG_HVC_DRIVER=y CONFIG_HVC_IRQ=y CONFIG_HVC_XEN=y CONFIG_HVC_XEN_FRONTEND=y # CONFIG_SERIAL_DEV_BUS is not set CONFIG_PRINTER=m # CONFIG_LP_CONSOLE is not set CONFIG_PPDEV=m CONFIG_VIRTIO_CONSOLE=y CONFIG_IPMI_HANDLER=m CONFIG_IPMI_DMI_DECODE=y CONFIG_IPMI_PLAT_DATA=y # CONFIG_IPMI_PANIC_EVENT is not set CONFIG_IPMI_DEVICE_INTERFACE=m CONFIG_IPMI_SI=m CONFIG_IPMI_SSIF=m CONFIG_IPMI_WATCHDOG=m CONFIG_IPMI_POWEROFF=m CONFIG_HW_RANDOM=y CONFIG_HW_RANDOM_TIMERIOMEM=m CONFIG_HW_RANDOM_INTEL=m CONFIG_HW_RANDOM_AMD=m CONFIG_HW_RANDOM_VIA=m CONFIG_HW_RANDOM_VIRTIO=y # CONFIG_APPLICOM is not set # CONFIG_MWAVE is not set CONFIG_DEVMEM=y # CONFIG_DEVKMEM is not set CONFIG_NVRAM=y CONFIG_RAW_DRIVER=y CONFIG_MAX_RAW_DEVS=8192 CONFIG_DEVPORT=y CONFIG_HPET=y CONFIG_HPET_MMAP=y # CONFIG_HPET_MMAP_DEFAULT is not set CONFIG_HANGCHECK_TIMER=m CONFIG_UV_MMTIMER=m CONFIG_TCG_TPM=y CONFIG_HW_RANDOM_TPM=y CONFIG_TCG_TIS_CORE=y CONFIG_TCG_TIS=y # CONFIG_TCG_TIS_SPI is not set CONFIG_TCG_TIS_I2C_ATMEL=m CONFIG_TCG_TIS_I2C_INFINEON=m CONFIG_TCG_TIS_I2C_NUVOTON=m CONFIG_TCG_NSC=m CONFIG_TCG_ATMEL=m CONFIG_TCG_INFINEON=m # CONFIG_TCG_XEN is not set CONFIG_TCG_CRB=y # CONFIG_TCG_VTPM_PROXY is not set CONFIG_TCG_TIS_ST33ZP24=m CONFIG_TCG_TIS_ST33ZP24_I2C=m # CONFIG_TCG_TIS_ST33ZP24_SPI is not set CONFIG_TELCLOCK=m # CONFIG_XILLYBUS is not set # end of Character devices # CONFIG_RANDOM_TRUST_CPU is not set # CONFIG_RANDOM_TRUST_BOOTLOADER is not set # # I2C support # CONFIG_I2C=y CONFIG_ACPI_I2C_OPREGION=y CONFIG_I2C_BOARDINFO=y CONFIG_I2C_COMPAT=y CONFIG_I2C_CHARDEV=m CONFIG_I2C_MUX=m # # Multiplexer I2C Chip support # # CONFIG_I2C_MUX_GPIO is not set # CONFIG_I2C_MUX_LTC4306 is not set # CONFIG_I2C_MUX_PCA9541 is not set # CONFIG_I2C_MUX_PCA954x is not set # CONFIG_I2C_MUX_REG is not set # CONFIG_I2C_MUX_MLXCPLD is not set # end of Multiplexer I2C Chip support CONFIG_I2C_HELPER_AUTO=y CONFIG_I2C_SMBUS=y CONFIG_I2C_ALGOBIT=y CONFIG_I2C_ALGOPCA=m # # I2C Hardware Bus support # # # PC SMBus host controller drivers # # CONFIG_I2C_ALI1535 is not set # CONFIG_I2C_ALI1563 is not set # CONFIG_I2C_ALI15X3 is not set CONFIG_I2C_AMD756=m CONFIG_I2C_AMD756_S4882=m CONFIG_I2C_AMD8111=m # CONFIG_I2C_AMD_MP2 is not set CONFIG_I2C_I801=y CONFIG_I2C_ISCH=m CONFIG_I2C_ISMT=m CONFIG_I2C_PIIX4=m CONFIG_I2C_NFORCE2=m CONFIG_I2C_NFORCE2_S4985=m # CONFIG_I2C_NVIDIA_GPU is not set # CONFIG_I2C_SIS5595 is not set # CONFIG_I2C_SIS630 is not set CONFIG_I2C_SIS96X=m CONFIG_I2C_VIA=m CONFIG_I2C_VIAPRO=m # # ACPI drivers # CONFIG_I2C_SCMI=m # # I2C system bus drivers (mostly embedded / system-on-chip) # # CONFIG_I2C_CBUS_GPIO is not set CONFIG_I2C_DESIGNWARE_CORE=m CONFIG_I2C_DESIGNWARE_PLATFORM=m # CONFIG_I2C_DESIGNWARE_SLAVE is not set # CONFIG_I2C_DESIGNWARE_PCI is not set # CONFIG_I2C_DESIGNWARE_BAYTRAIL is not set # CONFIG_I2C_EMEV2 is not set # CONFIG_I2C_GPIO is not set # CONFIG_I2C_OCORES is not set CONFIG_I2C_PCA_PLATFORM=m CONFIG_I2C_SIMTEC=m # CONFIG_I2C_XILINX is not set # # External I2C/SMBus adapter drivers # CONFIG_I2C_DIOLAN_U2C=m CONFIG_I2C_PARPORT=m # CONFIG_I2C_ROBOTFUZZ_OSIF is not set # CONFIG_I2C_TAOS_EVM is not set CONFIG_I2C_TINY_USB=m CONFIG_I2C_VIPERBOARD=m # # Other I2C/SMBus bus drivers # # CONFIG_I2C_MLXCPLD is not set # end of I2C Hardware Bus support CONFIG_I2C_STUB=m # CONFIG_I2C_SLAVE is not set # CONFIG_I2C_DEBUG_CORE is not set # CONFIG_I2C_DEBUG_ALGO is not set # CONFIG_I2C_DEBUG_BUS is not set # end of I2C support # CONFIG_I3C is not set CONFIG_SPI=y # CONFIG_SPI_DEBUG is not set CONFIG_SPI_MASTER=y # CONFIG_SPI_MEM is not set # # SPI Master Controller Drivers # # CONFIG_SPI_ALTERA is not set # CONFIG_SPI_AXI_SPI_ENGINE is not set # CONFIG_SPI_BITBANG is not set # CONFIG_SPI_BUTTERFLY is not set # CONFIG_SPI_CADENCE is not set # CONFIG_SPI_DESIGNWARE is not set # CONFIG_SPI_NXP_FLEXSPI is not set # CONFIG_SPI_GPIO is not set # CONFIG_SPI_LM70_LLP is not set # CONFIG_SPI_OC_TINY is not set CONFIG_SPI_PXA2XX=m CONFIG_SPI_PXA2XX_PCI=m # CONFIG_SPI_ROCKCHIP is not set # CONFIG_SPI_SC18IS602 is not set # CONFIG_SPI_SIFIVE is not set # CONFIG_SPI_MXIC is not set # CONFIG_SPI_XCOMM is not set # CONFIG_SPI_XILINX is not set # CONFIG_SPI_ZYNQMP_GQSPI is not set # # SPI Multiplexer support # # CONFIG_SPI_MUX is not set # # SPI Protocol Masters # # CONFIG_SPI_SPIDEV is not set # CONFIG_SPI_LOOPBACK_TEST is not set # CONFIG_SPI_TLE62X0 is not set # CONFIG_SPI_SLAVE is not set # CONFIG_SPMI is not set # CONFIG_HSI is not set CONFIG_PPS=y # CONFIG_PPS_DEBUG is not set # # PPS clients support # # CONFIG_PPS_CLIENT_KTIMER is not set CONFIG_PPS_CLIENT_LDISC=m CONFIG_PPS_CLIENT_PARPORT=m CONFIG_PPS_CLIENT_GPIO=m # # PPS generators support # # # PTP clock support # CONFIG_PTP_1588_CLOCK=y CONFIG_DP83640_PHY=m # CONFIG_PTP_1588_CLOCK_INES is not set CONFIG_PTP_1588_CLOCK_KVM=m # CONFIG_PTP_1588_CLOCK_IDT82P33 is not set # CONFIG_PTP_1588_CLOCK_IDTCM is not set # CONFIG_PTP_1588_CLOCK_VMW is not set # end of PTP clock support CONFIG_PINCTRL=y CONFIG_PINMUX=y CONFIG_PINCONF=y CONFIG_GENERIC_PINCONF=y # CONFIG_DEBUG_PINCTRL is not set CONFIG_PINCTRL_AMD=m # CONFIG_PINCTRL_MCP23S08 is not set # CONFIG_PINCTRL_SX150X is not set CONFIG_PINCTRL_BAYTRAIL=y # CONFIG_PINCTRL_CHERRYVIEW is not set # CONFIG_PINCTRL_LYNXPOINT is not set CONFIG_PINCTRL_INTEL=m # CONFIG_PINCTRL_BROXTON is not set CONFIG_PINCTRL_CANNONLAKE=m # CONFIG_PINCTRL_CEDARFORK is not set CONFIG_PINCTRL_DENVERTON=m CONFIG_PINCTRL_GEMINILAKE=m # CONFIG_PINCTRL_ICELAKE is not set CONFIG_PINCTRL_LEWISBURG=m CONFIG_PINCTRL_SUNRISEPOINT=m # CONFIG_PINCTRL_TIGERLAKE is not set CONFIG_GPIOLIB=y CONFIG_GPIOLIB_FASTPATH_LIMIT=512 CONFIG_GPIO_ACPI=y CONFIG_GPIOLIB_IRQCHIP=y # CONFIG_DEBUG_GPIO is not set CONFIG_GPIO_SYSFS=y CONFIG_GPIO_GENERIC=m # # Memory mapped GPIO drivers # CONFIG_GPIO_AMDPT=m # CONFIG_GPIO_DWAPB is not set # CONFIG_GPIO_EXAR is not set # CONFIG_GPIO_GENERIC_PLATFORM is not set CONFIG_GPIO_ICH=m # CONFIG_GPIO_MB86S7X is not set # CONFIG_GPIO_VX855 is not set # CONFIG_GPIO_XILINX is not set # CONFIG_GPIO_AMD_FCH is not set # end of Memory mapped GPIO drivers # # Port-mapped I/O GPIO drivers # # CONFIG_GPIO_F7188X is not set # CONFIG_GPIO_IT87 is not set # CONFIG_GPIO_SCH is not set # CONFIG_GPIO_SCH311X is not set # CONFIG_GPIO_WINBOND is not set # CONFIG_GPIO_WS16C48 is not set # end of Port-mapped I/O GPIO drivers # # I2C GPIO expanders # # CONFIG_GPIO_ADP5588 is not set # CONFIG_GPIO_MAX7300 is not set # CONFIG_GPIO_MAX732X is not set # CONFIG_GPIO_PCA953X is not set # CONFIG_GPIO_PCF857X is not set # CONFIG_GPIO_TPIC2810 is not set # end of I2C GPIO expanders # # MFD GPIO expanders # # end of MFD GPIO expanders # # PCI GPIO expanders # # CONFIG_GPIO_AMD8111 is not set # CONFIG_GPIO_ML_IOH is not set # CONFIG_GPIO_PCI_IDIO_16 is not set # CONFIG_GPIO_PCIE_IDIO_24 is not set # CONFIG_GPIO_RDC321X is not set # end of PCI GPIO expanders # # SPI GPIO expanders # # CONFIG_GPIO_MAX3191X is not set # CONFIG_GPIO_MAX7301 is not set # CONFIG_GPIO_MC33880 is not set # CONFIG_GPIO_PISOSR is not set # CONFIG_GPIO_XRA1403 is not set # end of SPI GPIO expanders # # USB GPIO expanders # CONFIG_GPIO_VIPERBOARD=m # end of USB GPIO expanders # CONFIG_GPIO_MOCKUP is not set # CONFIG_W1 is not set # CONFIG_POWER_AVS is not set CONFIG_POWER_RESET=y # CONFIG_POWER_RESET_RESTART is not set CONFIG_POWER_SUPPLY=y # CONFIG_POWER_SUPPLY_DEBUG is not set CONFIG_POWER_SUPPLY_HWMON=y # CONFIG_PDA_POWER is not set # CONFIG_GENERIC_ADC_BATTERY is not set # CONFIG_TEST_POWER is not set # CONFIG_CHARGER_ADP5061 is not set # CONFIG_BATTERY_DS2780 is not set # CONFIG_BATTERY_DS2781 is not set # CONFIG_BATTERY_DS2782 is not set # CONFIG_BATTERY_SBS is not set # CONFIG_CHARGER_SBS is not set # CONFIG_MANAGER_SBS is not set # CONFIG_BATTERY_BQ27XXX is not set # CONFIG_BATTERY_MAX17040 is not set # CONFIG_BATTERY_MAX17042 is not set # CONFIG_CHARGER_MAX8903 is not set # CONFIG_CHARGER_LP8727 is not set # CONFIG_CHARGER_GPIO is not set # CONFIG_CHARGER_LT3651 is not set # CONFIG_CHARGER_BQ2415X is not set # CONFIG_CHARGER_BQ24257 is not set # CONFIG_CHARGER_BQ24735 is not set # CONFIG_CHARGER_BQ25890 is not set CONFIG_CHARGER_SMB347=m # CONFIG_BATTERY_GAUGE_LTC2941 is not set # CONFIG_CHARGER_RT9455 is not set CONFIG_HWMON=y CONFIG_HWMON_VID=m # CONFIG_HWMON_DEBUG_CHIP is not set # # Native drivers # CONFIG_SENSORS_ABITUGURU=m CONFIG_SENSORS_ABITUGURU3=m # CONFIG_SENSORS_AD7314 is not set CONFIG_SENSORS_AD7414=m CONFIG_SENSORS_AD7418=m CONFIG_SENSORS_ADM1021=m CONFIG_SENSORS_ADM1025=m CONFIG_SENSORS_ADM1026=m CONFIG_SENSORS_ADM1029=m CONFIG_SENSORS_ADM1031=m # CONFIG_SENSORS_ADM1177 is not set CONFIG_SENSORS_ADM9240=m CONFIG_SENSORS_ADT7X10=m # CONFIG_SENSORS_ADT7310 is not set CONFIG_SENSORS_ADT7410=m CONFIG_SENSORS_ADT7411=m CONFIG_SENSORS_ADT7462=m CONFIG_SENSORS_ADT7470=m CONFIG_SENSORS_ADT7475=m # CONFIG_SENSORS_AS370 is not set CONFIG_SENSORS_ASC7621=m # CONFIG_SENSORS_AXI_FAN_CONTROL is not set CONFIG_SENSORS_K8TEMP=m CONFIG_SENSORS_K10TEMP=m CONFIG_SENSORS_FAM15H_POWER=m CONFIG_SENSORS_APPLESMC=m CONFIG_SENSORS_ASB100=m # CONFIG_SENSORS_ASPEED is not set CONFIG_SENSORS_ATXP1=m # CONFIG_SENSORS_DRIVETEMP is not set CONFIG_SENSORS_DS620=m CONFIG_SENSORS_DS1621=m CONFIG_SENSORS_DELL_SMM=m CONFIG_SENSORS_I5K_AMB=m CONFIG_SENSORS_F71805F=m CONFIG_SENSORS_F71882FG=m CONFIG_SENSORS_F75375S=m CONFIG_SENSORS_FSCHMD=m # CONFIG_SENSORS_FTSTEUTATES is not set CONFIG_SENSORS_GL518SM=m CONFIG_SENSORS_GL520SM=m CONFIG_SENSORS_G760A=m # CONFIG_SENSORS_G762 is not set # CONFIG_SENSORS_HIH6130 is not set CONFIG_SENSORS_IBMAEM=m CONFIG_SENSORS_IBMPEX=m # CONFIG_SENSORS_IIO_HWMON is not set # CONFIG_SENSORS_I5500 is not set CONFIG_SENSORS_CORETEMP=m CONFIG_SENSORS_IT87=m CONFIG_SENSORS_JC42=m # CONFIG_SENSORS_POWR1220 is not set CONFIG_SENSORS_LINEAGE=m # CONFIG_SENSORS_LTC2945 is not set # CONFIG_SENSORS_LTC2947_I2C is not set # CONFIG_SENSORS_LTC2947_SPI is not set # CONFIG_SENSORS_LTC2990 is not set CONFIG_SENSORS_LTC4151=m CONFIG_SENSORS_LTC4215=m # CONFIG_SENSORS_LTC4222 is not set CONFIG_SENSORS_LTC4245=m # CONFIG_SENSORS_LTC4260 is not set CONFIG_SENSORS_LTC4261=m # CONFIG_SENSORS_MAX1111 is not set CONFIG_SENSORS_MAX16065=m CONFIG_SENSORS_MAX1619=m CONFIG_SENSORS_MAX1668=m CONFIG_SENSORS_MAX197=m # CONFIG_SENSORS_MAX31722 is not set # CONFIG_SENSORS_MAX31730 is not set # CONFIG_SENSORS_MAX6621 is not set CONFIG_SENSORS_MAX6639=m CONFIG_SENSORS_MAX6642=m CONFIG_SENSORS_MAX6650=m CONFIG_SENSORS_MAX6697=m # CONFIG_SENSORS_MAX31790 is not set CONFIG_SENSORS_MCP3021=m # CONFIG_SENSORS_TC654 is not set # CONFIG_SENSORS_ADCXX is not set CONFIG_SENSORS_LM63=m # CONFIG_SENSORS_LM70 is not set CONFIG_SENSORS_LM73=m CONFIG_SENSORS_LM75=m CONFIG_SENSORS_LM77=m CONFIG_SENSORS_LM78=m CONFIG_SENSORS_LM80=m CONFIG_SENSORS_LM83=m CONFIG_SENSORS_LM85=m CONFIG_SENSORS_LM87=m CONFIG_SENSORS_LM90=m CONFIG_SENSORS_LM92=m CONFIG_SENSORS_LM93=m CONFIG_SENSORS_LM95234=m CONFIG_SENSORS_LM95241=m CONFIG_SENSORS_LM95245=m CONFIG_SENSORS_PC87360=m CONFIG_SENSORS_PC87427=m CONFIG_SENSORS_NTC_THERMISTOR=m # CONFIG_SENSORS_NCT6683 is not set CONFIG_SENSORS_NCT6775=m # CONFIG_SENSORS_NCT7802 is not set # CONFIG_SENSORS_NCT7904 is not set # CONFIG_SENSORS_NPCM7XX is not set CONFIG_SENSORS_PCF8591=m CONFIG_PMBUS=m CONFIG_SENSORS_PMBUS=m CONFIG_SENSORS_ADM1275=m # CONFIG_SENSORS_BEL_PFE is not set # CONFIG_SENSORS_IBM_CFFPS is not set # CONFIG_SENSORS_INSPUR_IPSPS is not set # CONFIG_SENSORS_IR35221 is not set # CONFIG_SENSORS_IR38064 is not set # CONFIG_SENSORS_IRPS5401 is not set # CONFIG_SENSORS_ISL68137 is not set CONFIG_SENSORS_LM25066=m CONFIG_SENSORS_LTC2978=m # CONFIG_SENSORS_LTC3815 is not set CONFIG_SENSORS_MAX16064=m # CONFIG_SENSORS_MAX20730 is not set # CONFIG_SENSORS_MAX20751 is not set # CONFIG_SENSORS_MAX31785 is not set CONFIG_SENSORS_MAX34440=m CONFIG_SENSORS_MAX8688=m # CONFIG_SENSORS_PXE1610 is not set # CONFIG_SENSORS_TPS40422 is not set # CONFIG_SENSORS_TPS53679 is not set CONFIG_SENSORS_UCD9000=m CONFIG_SENSORS_UCD9200=m # CONFIG_SENSORS_XDPE122 is not set CONFIG_SENSORS_ZL6100=m CONFIG_SENSORS_SHT15=m CONFIG_SENSORS_SHT21=m # CONFIG_SENSORS_SHT3x is not set # CONFIG_SENSORS_SHTC1 is not set CONFIG_SENSORS_SIS5595=m CONFIG_SENSORS_DME1737=m CONFIG_SENSORS_EMC1403=m # CONFIG_SENSORS_EMC2103 is not set CONFIG_SENSORS_EMC6W201=m CONFIG_SENSORS_SMSC47M1=m CONFIG_SENSORS_SMSC47M192=m CONFIG_SENSORS_SMSC47B397=m CONFIG_SENSORS_SCH56XX_COMMON=m CONFIG_SENSORS_SCH5627=m CONFIG_SENSORS_SCH5636=m # CONFIG_SENSORS_STTS751 is not set # CONFIG_SENSORS_SMM665 is not set # CONFIG_SENSORS_ADC128D818 is not set CONFIG_SENSORS_ADS7828=m # CONFIG_SENSORS_ADS7871 is not set CONFIG_SENSORS_AMC6821=m CONFIG_SENSORS_INA209=m CONFIG_SENSORS_INA2XX=m # CONFIG_SENSORS_INA3221 is not set # CONFIG_SENSORS_TC74 is not set CONFIG_SENSORS_THMC50=m CONFIG_SENSORS_TMP102=m # CONFIG_SENSORS_TMP103 is not set # CONFIG_SENSORS_TMP108 is not set CONFIG_SENSORS_TMP401=m CONFIG_SENSORS_TMP421=m # CONFIG_SENSORS_TMP513 is not set CONFIG_SENSORS_VIA_CPUTEMP=m CONFIG_SENSORS_VIA686A=m CONFIG_SENSORS_VT1211=m CONFIG_SENSORS_VT8231=m # CONFIG_SENSORS_W83773G is not set CONFIG_SENSORS_W83781D=m CONFIG_SENSORS_W83791D=m CONFIG_SENSORS_W83792D=m CONFIG_SENSORS_W83793=m CONFIG_SENSORS_W83795=m # CONFIG_SENSORS_W83795_FANCTRL is not set CONFIG_SENSORS_W83L785TS=m CONFIG_SENSORS_W83L786NG=m CONFIG_SENSORS_W83627HF=m CONFIG_SENSORS_W83627EHF=m # CONFIG_SENSORS_XGENE is not set # # ACPI drivers # CONFIG_SENSORS_ACPI_POWER=m CONFIG_SENSORS_ATK0110=m CONFIG_THERMAL=y # CONFIG_THERMAL_STATISTICS is not set CONFIG_THERMAL_EMERGENCY_POWEROFF_DELAY_MS=0 CONFIG_THERMAL_HWMON=y CONFIG_THERMAL_WRITABLE_TRIPS=y CONFIG_THERMAL_DEFAULT_GOV_STEP_WISE=y # CONFIG_THERMAL_DEFAULT_GOV_FAIR_SHARE is not set # CONFIG_THERMAL_DEFAULT_GOV_USER_SPACE is not set CONFIG_THERMAL_GOV_FAIR_SHARE=y CONFIG_THERMAL_GOV_STEP_WISE=y CONFIG_THERMAL_GOV_BANG_BANG=y CONFIG_THERMAL_GOV_USER_SPACE=y # CONFIG_CLOCK_THERMAL is not set # CONFIG_DEVFREQ_THERMAL is not set # CONFIG_THERMAL_EMULATION is not set # # Intel thermal drivers # CONFIG_INTEL_POWERCLAMP=m CONFIG_X86_PKG_TEMP_THERMAL=m CONFIG_INTEL_SOC_DTS_IOSF_CORE=m # CONFIG_INTEL_SOC_DTS_THERMAL is not set # # ACPI INT340X thermal drivers # CONFIG_INT340X_THERMAL=m CONFIG_ACPI_THERMAL_REL=m # CONFIG_INT3406_THERMAL is not set CONFIG_PROC_THERMAL_MMIO_RAPL=y # end of ACPI INT340X thermal drivers # CONFIG_INTEL_PCH_THERMAL is not set # end of Intel thermal drivers # CONFIG_GENERIC_ADC_THERMAL is not set CONFIG_WATCHDOG=y CONFIG_WATCHDOG_CORE=y # CONFIG_WATCHDOG_NOWAYOUT is not set CONFIG_WATCHDOG_HANDLE_BOOT_ENABLED=y CONFIG_WATCHDOG_OPEN_TIMEOUT=0 CONFIG_WATCHDOG_SYSFS=y # # Watchdog Pretimeout Governors # # CONFIG_WATCHDOG_PRETIMEOUT_GOV is not set # # Watchdog Device Drivers # CONFIG_SOFT_WATCHDOG=m CONFIG_WDAT_WDT=m # CONFIG_XILINX_WATCHDOG is not set # CONFIG_ZIIRAVE_WATCHDOG is not set # CONFIG_CADENCE_WATCHDOG is not set # CONFIG_DW_WATCHDOG is not set # CONFIG_MAX63XX_WATCHDOG is not set # CONFIG_ACQUIRE_WDT is not set # CONFIG_ADVANTECH_WDT is not set CONFIG_ALIM1535_WDT=m CONFIG_ALIM7101_WDT=m # CONFIG_EBC_C384_WDT is not set CONFIG_F71808E_WDT=m CONFIG_SP5100_TCO=m CONFIG_SBC_FITPC2_WATCHDOG=m # CONFIG_EUROTECH_WDT is not set CONFIG_IB700_WDT=m CONFIG_IBMASR=m # CONFIG_WAFER_WDT is not set CONFIG_I6300ESB_WDT=y CONFIG_IE6XX_WDT=m CONFIG_ITCO_WDT=y CONFIG_ITCO_VENDOR_SUPPORT=y CONFIG_IT8712F_WDT=m CONFIG_IT87_WDT=m CONFIG_HP_WATCHDOG=m CONFIG_HPWDT_NMI_DECODING=y # CONFIG_SC1200_WDT is not set # CONFIG_PC87413_WDT is not set CONFIG_NV_TCO=m # CONFIG_60XX_WDT is not set # CONFIG_CPU5_WDT is not set CONFIG_SMSC_SCH311X_WDT=m # CONFIG_SMSC37B787_WDT is not set # CONFIG_TQMX86_WDT is not set CONFIG_VIA_WDT=m CONFIG_W83627HF_WDT=m CONFIG_W83877F_WDT=m CONFIG_W83977F_WDT=m CONFIG_MACHZ_WDT=m # CONFIG_SBC_EPX_C3_WATCHDOG is not set CONFIG_INTEL_MEI_WDT=m # CONFIG_NI903X_WDT is not set # CONFIG_NIC7018_WDT is not set # CONFIG_MEN_A21_WDT is not set CONFIG_XEN_WDT=m # # PCI-based Watchdog Cards # CONFIG_PCIPCWATCHDOG=m CONFIG_WDTPCI=m # # USB-based Watchdog Cards # CONFIG_USBPCWATCHDOG=m CONFIG_SSB_POSSIBLE=y CONFIG_SSB=m CONFIG_SSB_SPROM=y CONFIG_SSB_PCIHOST_POSSIBLE=y CONFIG_SSB_PCIHOST=y CONFIG_SSB_SDIOHOST_POSSIBLE=y CONFIG_SSB_SDIOHOST=y CONFIG_SSB_DRIVER_PCICORE_POSSIBLE=y CONFIG_SSB_DRIVER_PCICORE=y CONFIG_SSB_DRIVER_GPIO=y CONFIG_BCMA_POSSIBLE=y CONFIG_BCMA=m CONFIG_BCMA_HOST_PCI_POSSIBLE=y CONFIG_BCMA_HOST_PCI=y # CONFIG_BCMA_HOST_SOC is not set CONFIG_BCMA_DRIVER_PCI=y CONFIG_BCMA_DRIVER_GMAC_CMN=y CONFIG_BCMA_DRIVER_GPIO=y # CONFIG_BCMA_DEBUG is not set # # Multifunction device drivers # CONFIG_MFD_CORE=y # CONFIG_MFD_AS3711 is not set # CONFIG_PMIC_ADP5520 is not set # CONFIG_MFD_AAT2870_CORE is not set # CONFIG_MFD_BCM590XX is not set # CONFIG_MFD_BD9571MWV is not set # CONFIG_MFD_AXP20X_I2C is not set # CONFIG_MFD_MADERA is not set # CONFIG_PMIC_DA903X is not set # CONFIG_MFD_DA9052_SPI is not set # CONFIG_MFD_DA9052_I2C is not set # CONFIG_MFD_DA9055 is not set # CONFIG_MFD_DA9062 is not set # CONFIG_MFD_DA9063 is not set # CONFIG_MFD_DA9150 is not set # CONFIG_MFD_DLN2 is not set # CONFIG_MFD_MC13XXX_SPI is not set # CONFIG_MFD_MC13XXX_I2C is not set # CONFIG_HTC_PASIC3 is not set # CONFIG_HTC_I2CPLD is not set # CONFIG_MFD_INTEL_QUARK_I2C_GPIO is not set CONFIG_LPC_ICH=y CONFIG_LPC_SCH=m # CONFIG_INTEL_SOC_PMIC_CHTDC_TI is not set CONFIG_MFD_INTEL_LPSS=y CONFIG_MFD_INTEL_LPSS_ACPI=y CONFIG_MFD_INTEL_LPSS_PCI=y # CONFIG_MFD_IQS62X is not set # CONFIG_MFD_JANZ_CMODIO is not set # CONFIG_MFD_KEMPLD is not set # CONFIG_MFD_88PM800 is not set # CONFIG_MFD_88PM805 is not set # CONFIG_MFD_88PM860X is not set # CONFIG_MFD_MAX14577 is not set # CONFIG_MFD_MAX77693 is not set # CONFIG_MFD_MAX77843 is not set # CONFIG_MFD_MAX8907 is not set # CONFIG_MFD_MAX8925 is not set # CONFIG_MFD_MAX8997 is not set # CONFIG_MFD_MAX8998 is not set # CONFIG_MFD_MT6397 is not set # CONFIG_MFD_MENF21BMC is not set # CONFIG_EZX_PCAP is not set CONFIG_MFD_VIPERBOARD=m # CONFIG_MFD_RETU is not set # CONFIG_MFD_PCF50633 is not set # CONFIG_UCB1400_CORE is not set # CONFIG_MFD_RDC321X is not set # CONFIG_MFD_RT5033 is not set # CONFIG_MFD_RC5T583 is not set # CONFIG_MFD_SEC_CORE is not set # CONFIG_MFD_SI476X_CORE is not set CONFIG_MFD_SM501=m CONFIG_MFD_SM501_GPIO=y # CONFIG_MFD_SKY81452 is not set # CONFIG_MFD_SMSC is not set # CONFIG_ABX500_CORE is not set # CONFIG_MFD_SYSCON is not set # CONFIG_MFD_TI_AM335X_TSCADC is not set # CONFIG_MFD_LP3943 is not set # CONFIG_MFD_LP8788 is not set # CONFIG_MFD_TI_LMU is not set # CONFIG_MFD_PALMAS is not set # CONFIG_TPS6105X is not set # CONFIG_TPS65010 is not set # CONFIG_TPS6507X is not set # CONFIG_MFD_TPS65086 is not set # CONFIG_MFD_TPS65090 is not set # CONFIG_MFD_TI_LP873X is not set # CONFIG_MFD_TPS6586X is not set # CONFIG_MFD_TPS65910 is not set # CONFIG_MFD_TPS65912_I2C is not set # CONFIG_MFD_TPS65912_SPI is not set # CONFIG_MFD_TPS80031 is not set # CONFIG_TWL4030_CORE is not set # CONFIG_TWL6040_CORE is not set # CONFIG_MFD_WL1273_CORE is not set # CONFIG_MFD_LM3533 is not set # CONFIG_MFD_TQMX86 is not set CONFIG_MFD_VX855=m # CONFIG_MFD_ARIZONA_I2C is not set # CONFIG_MFD_ARIZONA_SPI is not set # CONFIG_MFD_WM8400 is not set # CONFIG_MFD_WM831X_I2C is not set # CONFIG_MFD_WM831X_SPI is not set # CONFIG_MFD_WM8350_I2C is not set # CONFIG_MFD_WM8994 is not set # end of Multifunction device drivers # CONFIG_REGULATOR is not set CONFIG_RC_CORE=m CONFIG_RC_MAP=m # CONFIG_LIRC is not set CONFIG_RC_DECODERS=y CONFIG_IR_NEC_DECODER=m CONFIG_IR_RC5_DECODER=m CONFIG_IR_RC6_DECODER=m CONFIG_IR_JVC_DECODER=m CONFIG_IR_SONY_DECODER=m CONFIG_IR_SANYO_DECODER=m # CONFIG_IR_SHARP_DECODER is not set CONFIG_IR_MCE_KBD_DECODER=m # CONFIG_IR_XMP_DECODER is not set # CONFIG_IR_IMON_DECODER is not set # CONFIG_IR_RCMM_DECODER is not set CONFIG_RC_DEVICES=y CONFIG_RC_ATI_REMOTE=m CONFIG_IR_ENE=m CONFIG_IR_IMON=m # CONFIG_IR_IMON_RAW is not set CONFIG_IR_MCEUSB=m CONFIG_IR_ITE_CIR=m CONFIG_IR_FINTEK=m CONFIG_IR_NUVOTON=m CONFIG_IR_REDRAT3=m CONFIG_IR_STREAMZAP=m CONFIG_IR_WINBOND_CIR=m # CONFIG_IR_IGORPLUGUSB is not set CONFIG_IR_IGUANA=m CONFIG_IR_TTUSBIR=m # CONFIG_RC_LOOPBACK is not set # CONFIG_IR_SERIAL is not set # CONFIG_IR_SIR is not set # CONFIG_RC_XBOX_DVD is not set CONFIG_MEDIA_SUPPORT=m # # Multimedia core support # CONFIG_MEDIA_CAMERA_SUPPORT=y CONFIG_MEDIA_ANALOG_TV_SUPPORT=y CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y CONFIG_MEDIA_RADIO_SUPPORT=y # CONFIG_MEDIA_SDR_SUPPORT is not set # CONFIG_MEDIA_CEC_SUPPORT is not set CONFIG_MEDIA_CONTROLLER=y CONFIG_MEDIA_CONTROLLER_DVB=y CONFIG_VIDEO_DEV=m # CONFIG_VIDEO_V4L2_SUBDEV_API is not set CONFIG_VIDEO_V4L2=m CONFIG_VIDEO_V4L2_I2C=y # CONFIG_VIDEO_ADV_DEBUG is not set # CONFIG_VIDEO_FIXED_MINOR_RANGES is not set CONFIG_VIDEO_TUNER=m CONFIG_VIDEOBUF_GEN=m CONFIG_VIDEOBUF_DMA_SG=m CONFIG_VIDEOBUF_VMALLOC=m CONFIG_DVB_CORE=m # CONFIG_DVB_MMAP is not set CONFIG_DVB_NET=y CONFIG_TTPCI_EEPROM=m CONFIG_DVB_MAX_ADAPTERS=8 CONFIG_DVB_DYNAMIC_MINORS=y # CONFIG_DVB_DEMUX_SECTION_LOSS_LOG is not set # CONFIG_DVB_ULE_DEBUG is not set # # Media drivers # CONFIG_MEDIA_USB_SUPPORT=y # # Webcam devices # CONFIG_USB_VIDEO_CLASS=m CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV=y CONFIG_USB_GSPCA=m CONFIG_USB_M5602=m CONFIG_USB_STV06XX=m CONFIG_USB_GL860=m CONFIG_USB_GSPCA_BENQ=m CONFIG_USB_GSPCA_CONEX=m CONFIG_USB_GSPCA_CPIA1=m # CONFIG_USB_GSPCA_DTCS033 is not set CONFIG_USB_GSPCA_ETOMS=m CONFIG_USB_GSPCA_FINEPIX=m CONFIG_USB_GSPCA_JEILINJ=m CONFIG_USB_GSPCA_JL2005BCD=m # CONFIG_USB_GSPCA_KINECT is not set CONFIG_USB_GSPCA_KONICA=m CONFIG_USB_GSPCA_MARS=m CONFIG_USB_GSPCA_MR97310A=m CONFIG_USB_GSPCA_NW80X=m CONFIG_USB_GSPCA_OV519=m CONFIG_USB_GSPCA_OV534=m CONFIG_USB_GSPCA_OV534_9=m CONFIG_USB_GSPCA_PAC207=m CONFIG_USB_GSPCA_PAC7302=m CONFIG_USB_GSPCA_PAC7311=m CONFIG_USB_GSPCA_SE401=m CONFIG_USB_GSPCA_SN9C2028=m CONFIG_USB_GSPCA_SN9C20X=m CONFIG_USB_GSPCA_SONIXB=m CONFIG_USB_GSPCA_SONIXJ=m CONFIG_USB_GSPCA_SPCA500=m CONFIG_USB_GSPCA_SPCA501=m CONFIG_USB_GSPCA_SPCA505=m CONFIG_USB_GSPCA_SPCA506=m CONFIG_USB_GSPCA_SPCA508=m CONFIG_USB_GSPCA_SPCA561=m CONFIG_USB_GSPCA_SPCA1528=m CONFIG_USB_GSPCA_SQ905=m CONFIG_USB_GSPCA_SQ905C=m CONFIG_USB_GSPCA_SQ930X=m CONFIG_USB_GSPCA_STK014=m # CONFIG_USB_GSPCA_STK1135 is not set CONFIG_USB_GSPCA_STV0680=m CONFIG_USB_GSPCA_SUNPLUS=m CONFIG_USB_GSPCA_T613=m CONFIG_USB_GSPCA_TOPRO=m # CONFIG_USB_GSPCA_TOUPTEK is not set CONFIG_USB_GSPCA_TV8532=m CONFIG_USB_GSPCA_VC032X=m CONFIG_USB_GSPCA_VICAM=m CONFIG_USB_GSPCA_XIRLINK_CIT=m CONFIG_USB_GSPCA_ZC3XX=m CONFIG_USB_PWC=m # CONFIG_USB_PWC_DEBUG is not set CONFIG_USB_PWC_INPUT_EVDEV=y # CONFIG_VIDEO_CPIA2 is not set CONFIG_USB_ZR364XX=m CONFIG_USB_STKWEBCAM=m CONFIG_USB_S2255=m # CONFIG_VIDEO_USBTV is not set # # Analog TV USB devices # CONFIG_VIDEO_PVRUSB2=m CONFIG_VIDEO_PVRUSB2_SYSFS=y CONFIG_VIDEO_PVRUSB2_DVB=y # CONFIG_VIDEO_PVRUSB2_DEBUGIFC is not set CONFIG_VIDEO_HDPVR=m # CONFIG_VIDEO_STK1160_COMMON is not set # CONFIG_VIDEO_GO7007 is not set # # Analog/digital TV USB devices # CONFIG_VIDEO_AU0828=m CONFIG_VIDEO_AU0828_V4L2=y # CONFIG_VIDEO_AU0828_RC is not set CONFIG_VIDEO_CX231XX=m CONFIG_VIDEO_CX231XX_RC=y CONFIG_VIDEO_CX231XX_ALSA=m CONFIG_VIDEO_CX231XX_DVB=m CONFIG_VIDEO_TM6000=m CONFIG_VIDEO_TM6000_ALSA=m CONFIG_VIDEO_TM6000_DVB=m # # Digital TV USB devices # CONFIG_DVB_USB=m # CONFIG_DVB_USB_DEBUG is not set CONFIG_DVB_USB_DIB3000MC=m CONFIG_DVB_USB_A800=m CONFIG_DVB_USB_DIBUSB_MB=m # CONFIG_DVB_USB_DIBUSB_MB_FAULTY is not set CONFIG_DVB_USB_DIBUSB_MC=m CONFIG_DVB_USB_DIB0700=m CONFIG_DVB_USB_UMT_010=m CONFIG_DVB_USB_CXUSB=m # CONFIG_DVB_USB_CXUSB_ANALOG is not set CONFIG_DVB_USB_M920X=m CONFIG_DVB_USB_DIGITV=m CONFIG_DVB_USB_VP7045=m CONFIG_DVB_USB_VP702X=m CONFIG_DVB_USB_GP8PSK=m CONFIG_DVB_USB_NOVA_T_USB2=m CONFIG_DVB_USB_TTUSB2=m CONFIG_DVB_USB_DTT200U=m CONFIG_DVB_USB_OPERA1=m CONFIG_DVB_USB_AF9005=m CONFIG_DVB_USB_AF9005_REMOTE=m CONFIG_DVB_USB_PCTV452E=m CONFIG_DVB_USB_DW2102=m CONFIG_DVB_USB_CINERGY_T2=m CONFIG_DVB_USB_DTV5100=m CONFIG_DVB_USB_AZ6027=m CONFIG_DVB_USB_TECHNISAT_USB2=m CONFIG_DVB_USB_V2=m CONFIG_DVB_USB_AF9015=m CONFIG_DVB_USB_AF9035=m CONFIG_DVB_USB_ANYSEE=m CONFIG_DVB_USB_AU6610=m CONFIG_DVB_USB_AZ6007=m CONFIG_DVB_USB_CE6230=m CONFIG_DVB_USB_EC168=m CONFIG_DVB_USB_GL861=m CONFIG_DVB_USB_LME2510=m CONFIG_DVB_USB_MXL111SF=m CONFIG_DVB_USB_RTL28XXU=m # CONFIG_DVB_USB_DVBSKY is not set # CONFIG_DVB_USB_ZD1301 is not set CONFIG_DVB_TTUSB_BUDGET=m CONFIG_DVB_TTUSB_DEC=m CONFIG_SMS_USB_DRV=m CONFIG_DVB_B2C2_FLEXCOP_USB=m # CONFIG_DVB_B2C2_FLEXCOP_USB_DEBUG is not set # CONFIG_DVB_AS102 is not set # # Webcam, TV (analog/digital) USB devices # CONFIG_VIDEO_EM28XX=m # CONFIG_VIDEO_EM28XX_V4L2 is not set CONFIG_VIDEO_EM28XX_ALSA=m CONFIG_VIDEO_EM28XX_DVB=m CONFIG_VIDEO_EM28XX_RC=m CONFIG_MEDIA_PCI_SUPPORT=y # # Media capture support # # CONFIG_VIDEO_MEYE is not set # CONFIG_VIDEO_SOLO6X10 is not set # CONFIG_VIDEO_TW5864 is not set # CONFIG_VIDEO_TW68 is not set # CONFIG_VIDEO_TW686X is not set # # Media capture/analog TV support # CONFIG_VIDEO_IVTV=m # CONFIG_VIDEO_IVTV_DEPRECATED_IOCTLS is not set # CONFIG_VIDEO_IVTV_ALSA is not set CONFIG_VIDEO_FB_IVTV=m # CONFIG_VIDEO_FB_IVTV_FORCE_PAT is not set # CONFIG_VIDEO_HEXIUM_GEMINI is not set # CONFIG_VIDEO_HEXIUM_ORION is not set # CONFIG_VIDEO_MXB is not set # CONFIG_VIDEO_DT3155 is not set # # Media capture/analog/hybrid TV support # CONFIG_VIDEO_CX18=m CONFIG_VIDEO_CX18_ALSA=m CONFIG_VIDEO_CX23885=m CONFIG_MEDIA_ALTERA_CI=m # CONFIG_VIDEO_CX25821 is not set CONFIG_VIDEO_CX88=m CONFIG_VIDEO_CX88_ALSA=m CONFIG_VIDEO_CX88_BLACKBIRD=m CONFIG_VIDEO_CX88_DVB=m CONFIG_VIDEO_CX88_ENABLE_VP3054=y CONFIG_VIDEO_CX88_VP3054=m CONFIG_VIDEO_CX88_MPEG=m CONFIG_VIDEO_BT848=m CONFIG_DVB_BT8XX=m CONFIG_VIDEO_SAA7134=m CONFIG_VIDEO_SAA7134_ALSA=m CONFIG_VIDEO_SAA7134_RC=y CONFIG_VIDEO_SAA7134_DVB=m CONFIG_VIDEO_SAA7164=m # # Media digital TV PCI Adapters # CONFIG_DVB_AV7110_IR=y CONFIG_DVB_AV7110=m CONFIG_DVB_AV7110_OSD=y CONFIG_DVB_BUDGET_CORE=m CONFIG_DVB_BUDGET=m CONFIG_DVB_BUDGET_CI=m CONFIG_DVB_BUDGET_AV=m CONFIG_DVB_BUDGET_PATCH=m CONFIG_DVB_B2C2_FLEXCOP_PCI=m # CONFIG_DVB_B2C2_FLEXCOP_PCI_DEBUG is not set CONFIG_DVB_PLUTO2=m CONFIG_DVB_DM1105=m CONFIG_DVB_PT1=m # CONFIG_DVB_PT3 is not set CONFIG_MANTIS_CORE=m CONFIG_DVB_MANTIS=m CONFIG_DVB_HOPPER=m CONFIG_DVB_NGENE=m CONFIG_DVB_DDBRIDGE=m # CONFIG_DVB_DDBRIDGE_MSIENABLE is not set # CONFIG_DVB_SMIPCIE is not set # CONFIG_DVB_NETUP_UNIDVB is not set # CONFIG_V4L_PLATFORM_DRIVERS is not set # CONFIG_V4L_MEM2MEM_DRIVERS is not set # CONFIG_V4L_TEST_DRIVERS is not set # CONFIG_DVB_PLATFORM_DRIVERS is not set # # Supported MMC/SDIO adapters # CONFIG_SMS_SDIO_DRV=m CONFIG_RADIO_ADAPTERS=y CONFIG_RADIO_TEA575X=m # CONFIG_RADIO_SI470X is not set # CONFIG_RADIO_SI4713 is not set # CONFIG_USB_MR800 is not set # CONFIG_USB_DSBR is not set # CONFIG_RADIO_MAXIRADIO is not set # CONFIG_RADIO_SHARK is not set # CONFIG_RADIO_SHARK2 is not set # CONFIG_USB_KEENE is not set # CONFIG_USB_RAREMONO is not set # CONFIG_USB_MA901 is not set # CONFIG_RADIO_TEA5764 is not set # CONFIG_RADIO_SAA7706H is not set # CONFIG_RADIO_TEF6862 is not set # CONFIG_RADIO_WL1273 is not set # # Texas Instruments WL128x FM driver (ST based) # # end of Texas Instruments WL128x FM driver (ST based) # # Supported FireWire (IEEE 1394) Adapters # CONFIG_DVB_FIREDTV=m CONFIG_DVB_FIREDTV_INPUT=y CONFIG_MEDIA_COMMON_OPTIONS=y # # common driver options # CONFIG_VIDEO_CX2341X=m CONFIG_VIDEO_TVEEPROM=m CONFIG_CYPRESS_FIRMWARE=m CONFIG_VIDEOBUF2_CORE=m CONFIG_VIDEOBUF2_V4L2=m CONFIG_VIDEOBUF2_MEMOPS=m CONFIG_VIDEOBUF2_VMALLOC=m CONFIG_VIDEOBUF2_DMA_SG=m CONFIG_VIDEOBUF2_DVB=m CONFIG_DVB_B2C2_FLEXCOP=m CONFIG_VIDEO_SAA7146=m CONFIG_VIDEO_SAA7146_VV=m CONFIG_SMS_SIANO_MDTV=m CONFIG_SMS_SIANO_RC=y # CONFIG_SMS_SIANO_DEBUGFS is not set # # Media ancillary drivers (tuners, sensors, i2c, spi, frontends) # CONFIG_MEDIA_SUBDRV_AUTOSELECT=y CONFIG_MEDIA_HIDE_ANCILLARY_SUBDRV=y CONFIG_MEDIA_ATTACH=y CONFIG_VIDEO_IR_I2C=m # # I2C drivers hidden by 'Autoselect ancillary drivers' # # # Audio decoders, processors and mixers # CONFIG_VIDEO_TVAUDIO=m CONFIG_VIDEO_TDA7432=m CONFIG_VIDEO_MSP3400=m CONFIG_VIDEO_CS3308=m CONFIG_VIDEO_CS5345=m CONFIG_VIDEO_CS53L32A=m CONFIG_VIDEO_WM8775=m CONFIG_VIDEO_WM8739=m CONFIG_VIDEO_VP27SMPX=m # # RDS decoders # CONFIG_VIDEO_SAA6588=m # # Video decoders # CONFIG_VIDEO_SAA711X=m # # Video and audio decoders # CONFIG_VIDEO_SAA717X=m CONFIG_VIDEO_CX25840=m # # Video encoders # CONFIG_VIDEO_SAA7127=m # # Camera sensor devices # # # Lens drivers # # # Flash devices # # # Video improvement chips # CONFIG_VIDEO_UPD64031A=m CONFIG_VIDEO_UPD64083=m # # Audio/Video compression chips # CONFIG_VIDEO_SAA6752HS=m # # SDR tuner chips # # # Miscellaneous helper chips # CONFIG_VIDEO_M52790=m # # SPI drivers hidden by 'Autoselect ancillary drivers' # # # Media SPI Adapters # # CONFIG_CXD2880_SPI_DRV is not set # end of Media SPI Adapters CONFIG_MEDIA_TUNER=m # # Tuner drivers hidden by 'Autoselect ancillary drivers' # CONFIG_MEDIA_TUNER_SIMPLE=m CONFIG_MEDIA_TUNER_TDA18250=m CONFIG_MEDIA_TUNER_TDA8290=m CONFIG_MEDIA_TUNER_TDA827X=m CONFIG_MEDIA_TUNER_TDA18271=m CONFIG_MEDIA_TUNER_TDA9887=m CONFIG_MEDIA_TUNER_TEA5761=m CONFIG_MEDIA_TUNER_TEA5767=m CONFIG_MEDIA_TUNER_MT20XX=m CONFIG_MEDIA_TUNER_MT2060=m CONFIG_MEDIA_TUNER_MT2063=m CONFIG_MEDIA_TUNER_MT2266=m CONFIG_MEDIA_TUNER_MT2131=m CONFIG_MEDIA_TUNER_QT1010=m CONFIG_MEDIA_TUNER_XC2028=m CONFIG_MEDIA_TUNER_XC5000=m CONFIG_MEDIA_TUNER_XC4000=m CONFIG_MEDIA_TUNER_MXL5005S=m CONFIG_MEDIA_TUNER_MXL5007T=m CONFIG_MEDIA_TUNER_MC44S803=m CONFIG_MEDIA_TUNER_MAX2165=m CONFIG_MEDIA_TUNER_TDA18218=m CONFIG_MEDIA_TUNER_FC0011=m CONFIG_MEDIA_TUNER_FC0012=m CONFIG_MEDIA_TUNER_FC0013=m CONFIG_MEDIA_TUNER_TDA18212=m CONFIG_MEDIA_TUNER_E4000=m CONFIG_MEDIA_TUNER_FC2580=m CONFIG_MEDIA_TUNER_M88RS6000T=m CONFIG_MEDIA_TUNER_TUA9001=m CONFIG_MEDIA_TUNER_SI2157=m CONFIG_MEDIA_TUNER_IT913X=m CONFIG_MEDIA_TUNER_R820T=m CONFIG_MEDIA_TUNER_QM1D1C0042=m CONFIG_MEDIA_TUNER_QM1D1B0004=m # # DVB Frontend drivers hidden by 'Autoselect ancillary drivers' # # # Multistandard (satellite) frontends # CONFIG_DVB_STB0899=m CONFIG_DVB_STB6100=m CONFIG_DVB_STV090x=m CONFIG_DVB_STV0910=m CONFIG_DVB_STV6110x=m CONFIG_DVB_STV6111=m CONFIG_DVB_MXL5XX=m CONFIG_DVB_M88DS3103=m # # Multistandard (cable + terrestrial) frontends # CONFIG_DVB_DRXK=m CONFIG_DVB_TDA18271C2DD=m CONFIG_DVB_SI2165=m CONFIG_DVB_MN88472=m CONFIG_DVB_MN88473=m # # DVB-S (satellite) frontends # CONFIG_DVB_CX24110=m CONFIG_DVB_CX24123=m CONFIG_DVB_MT312=m CONFIG_DVB_ZL10036=m CONFIG_DVB_ZL10039=m CONFIG_DVB_S5H1420=m CONFIG_DVB_STV0288=m CONFIG_DVB_STB6000=m CONFIG_DVB_STV0299=m CONFIG_DVB_STV6110=m CONFIG_DVB_STV0900=m CONFIG_DVB_TDA8083=m CONFIG_DVB_TDA10086=m CONFIG_DVB_TDA8261=m CONFIG_DVB_VES1X93=m CONFIG_DVB_TUNER_ITD1000=m CONFIG_DVB_TUNER_CX24113=m CONFIG_DVB_TDA826X=m CONFIG_DVB_TUA6100=m CONFIG_DVB_CX24116=m CONFIG_DVB_CX24117=m CONFIG_DVB_CX24120=m CONFIG_DVB_SI21XX=m CONFIG_DVB_TS2020=m CONFIG_DVB_DS3000=m CONFIG_DVB_MB86A16=m CONFIG_DVB_TDA10071=m # # DVB-T (terrestrial) frontends # CONFIG_DVB_SP8870=m CONFIG_DVB_SP887X=m CONFIG_DVB_CX22700=m CONFIG_DVB_CX22702=m CONFIG_DVB_DRXD=m CONFIG_DVB_L64781=m CONFIG_DVB_TDA1004X=m CONFIG_DVB_NXT6000=m CONFIG_DVB_MT352=m CONFIG_DVB_ZL10353=m CONFIG_DVB_DIB3000MB=m CONFIG_DVB_DIB3000MC=m CONFIG_DVB_DIB7000M=m CONFIG_DVB_DIB7000P=m CONFIG_DVB_TDA10048=m CONFIG_DVB_AF9013=m CONFIG_DVB_EC100=m CONFIG_DVB_STV0367=m CONFIG_DVB_CXD2820R=m CONFIG_DVB_CXD2841ER=m CONFIG_DVB_RTL2830=m CONFIG_DVB_RTL2832=m CONFIG_DVB_SI2168=m CONFIG_DVB_GP8PSK_FE=m # # DVB-C (cable) frontends # CONFIG_DVB_VES1820=m CONFIG_DVB_TDA10021=m CONFIG_DVB_TDA10023=m CONFIG_DVB_STV0297=m # # ATSC (North American/Korean Terrestrial/Cable DTV) frontends # CONFIG_DVB_NXT200X=m CONFIG_DVB_OR51211=m CONFIG_DVB_OR51132=m CONFIG_DVB_BCM3510=m CONFIG_DVB_LGDT330X=m CONFIG_DVB_LGDT3305=m CONFIG_DVB_LGDT3306A=m CONFIG_DVB_LG2160=m CONFIG_DVB_S5H1409=m CONFIG_DVB_AU8522=m CONFIG_DVB_AU8522_DTV=m CONFIG_DVB_AU8522_V4L=m CONFIG_DVB_S5H1411=m # # ISDB-T (terrestrial) frontends # CONFIG_DVB_S921=m CONFIG_DVB_DIB8000=m CONFIG_DVB_MB86A20S=m # # ISDB-S (satellite) & ISDB-T (terrestrial) frontends # CONFIG_DVB_TC90522=m # # Digital terrestrial only tuners/PLL # CONFIG_DVB_PLL=m CONFIG_DVB_TUNER_DIB0070=m CONFIG_DVB_TUNER_DIB0090=m # # SEC control devices for DVB-S # CONFIG_DVB_DRX39XYJ=m CONFIG_DVB_LNBH25=m CONFIG_DVB_LNBP21=m CONFIG_DVB_LNBP22=m CONFIG_DVB_ISL6405=m CONFIG_DVB_ISL6421=m CONFIG_DVB_ISL6423=m CONFIG_DVB_A8293=m CONFIG_DVB_LGS8GXX=m CONFIG_DVB_ATBM8830=m CONFIG_DVB_TDA665x=m CONFIG_DVB_IX2505V=m CONFIG_DVB_M88RS2000=m CONFIG_DVB_AF9033=m # # Common Interface (EN50221) controller drivers # CONFIG_DVB_CXD2099=m # # Tools to develop new frontends # CONFIG_DVB_DUMMY_FE=m # # Graphics support # CONFIG_AGP=y CONFIG_AGP_AMD64=y CONFIG_AGP_INTEL=y CONFIG_AGP_SIS=y CONFIG_AGP_VIA=y CONFIG_INTEL_GTT=y CONFIG_VGA_ARB=y CONFIG_VGA_ARB_MAX_GPUS=64 CONFIG_VGA_SWITCHEROO=y CONFIG_DRM=m CONFIG_DRM_MIPI_DSI=y CONFIG_DRM_DP_AUX_CHARDEV=y # CONFIG_DRM_DEBUG_SELFTEST is not set CONFIG_DRM_KMS_HELPER=m CONFIG_DRM_KMS_FB_HELPER=y CONFIG_DRM_FBDEV_EMULATION=y CONFIG_DRM_FBDEV_OVERALLOC=100 CONFIG_DRM_LOAD_EDID_FIRMWARE=y # CONFIG_DRM_DP_CEC is not set CONFIG_DRM_TTM=m CONFIG_DRM_TTM_DMA_PAGE_POOL=y CONFIG_DRM_VRAM_HELPER=m CONFIG_DRM_TTM_HELPER=m CONFIG_DRM_GEM_SHMEM_HELPER=y # # I2C encoder or helper chips # CONFIG_DRM_I2C_CH7006=m CONFIG_DRM_I2C_SIL164=m # CONFIG_DRM_I2C_NXP_TDA998X is not set # CONFIG_DRM_I2C_NXP_TDA9950 is not set # end of I2C encoder or helper chips # # ARM devices # # end of ARM devices # CONFIG_DRM_RADEON is not set # CONFIG_DRM_AMDGPU is not set # CONFIG_DRM_NOUVEAU is not set CONFIG_DRM_I915=m CONFIG_DRM_I915_FORCE_PROBE="" CONFIG_DRM_I915_CAPTURE_ERROR=y CONFIG_DRM_I915_COMPRESS_ERROR=y CONFIG_DRM_I915_USERPTR=y CONFIG_DRM_I915_GVT=y CONFIG_DRM_I915_GVT_KVMGT=m CONFIG_DRM_I915_USERFAULT_AUTOSUSPEND=250 CONFIG_DRM_I915_HEARTBEAT_INTERVAL=2500 CONFIG_DRM_I915_PREEMPT_TIMEOUT=640 CONFIG_DRM_I915_MAX_REQUEST_BUSYWAIT=8000 CONFIG_DRM_I915_STOP_TIMEOUT=100 CONFIG_DRM_I915_TIMESLICE_DURATION=1 CONFIG_DRM_VGEM=m # CONFIG_DRM_VKMS is not set CONFIG_DRM_VMWGFX=m CONFIG_DRM_VMWGFX_FBCON=y CONFIG_DRM_GMA500=m CONFIG_DRM_GMA600=y CONFIG_DRM_GMA3600=y CONFIG_DRM_UDL=m CONFIG_DRM_AST=m CONFIG_DRM_MGAG200=m CONFIG_DRM_CIRRUS_QEMU=m CONFIG_DRM_QXL=m CONFIG_DRM_BOCHS=m CONFIG_DRM_VIRTIO_GPU=m CONFIG_DRM_PANEL=y # # Display Panels # # CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN is not set # end of Display Panels CONFIG_DRM_BRIDGE=y CONFIG_DRM_PANEL_BRIDGE=y # # Display Interface Bridges # # CONFIG_DRM_ANALOGIX_ANX78XX is not set # end of Display Interface Bridges # CONFIG_DRM_ETNAVIV is not set # CONFIG_DRM_GM12U320 is not set # CONFIG_TINYDRM_HX8357D is not set # CONFIG_TINYDRM_ILI9225 is not set # CONFIG_TINYDRM_ILI9341 is not set # CONFIG_TINYDRM_ILI9486 is not set # CONFIG_TINYDRM_MI0283QT is not set # CONFIG_TINYDRM_REPAPER is not set # CONFIG_TINYDRM_ST7586 is not set # CONFIG_TINYDRM_ST7735R is not set # CONFIG_DRM_XEN is not set # CONFIG_DRM_VBOXVIDEO is not set # CONFIG_DRM_LEGACY is not set CONFIG_DRM_PANEL_ORIENTATION_QUIRKS=y # # Frame buffer Devices # CONFIG_FB_CMDLINE=y CONFIG_FB_NOTIFY=y CONFIG_FB=y # CONFIG_FIRMWARE_EDID is not set CONFIG_FB_BOOT_VESA_SUPPORT=y CONFIG_FB_CFB_FILLRECT=y CONFIG_FB_CFB_COPYAREA=y CONFIG_FB_CFB_IMAGEBLIT=y CONFIG_FB_SYS_FILLRECT=m CONFIG_FB_SYS_COPYAREA=m CONFIG_FB_SYS_IMAGEBLIT=m # CONFIG_FB_FOREIGN_ENDIAN is not set CONFIG_FB_SYS_FOPS=m CONFIG_FB_DEFERRED_IO=y # CONFIG_FB_MODE_HELPERS is not set CONFIG_FB_TILEBLITTING=y # # Frame buffer hardware drivers # # CONFIG_FB_CIRRUS is not set # CONFIG_FB_PM2 is not set # CONFIG_FB_CYBER2000 is not set # CONFIG_FB_ARC is not set # CONFIG_FB_ASILIANT is not set # CONFIG_FB_IMSTT is not set # CONFIG_FB_VGA16 is not set # CONFIG_FB_UVESA is not set CONFIG_FB_VESA=y CONFIG_FB_EFI=y # CONFIG_FB_N411 is not set # CONFIG_FB_HGA is not set # CONFIG_FB_OPENCORES is not set # CONFIG_FB_S1D13XXX is not set # CONFIG_FB_NVIDIA is not set # CONFIG_FB_RIVA is not set # CONFIG_FB_I740 is not set # CONFIG_FB_LE80578 is not set # CONFIG_FB_MATROX is not set # CONFIG_FB_RADEON is not set # CONFIG_FB_ATY128 is not set # CONFIG_FB_ATY is not set # CONFIG_FB_S3 is not set # CONFIG_FB_SAVAGE is not set # CONFIG_FB_SIS is not set # CONFIG_FB_VIA is not set # CONFIG_FB_NEOMAGIC is not set # CONFIG_FB_KYRO is not set # CONFIG_FB_3DFX is not set # CONFIG_FB_VOODOO1 is not set # CONFIG_FB_VT8623 is not set # CONFIG_FB_TRIDENT is not set # CONFIG_FB_ARK is not set # CONFIG_FB_PM3 is not set # CONFIG_FB_CARMINE is not set # CONFIG_FB_SM501 is not set # CONFIG_FB_SMSCUFX is not set # CONFIG_FB_UDL is not set # CONFIG_FB_IBM_GXT4500 is not set # CONFIG_FB_VIRTUAL is not set # CONFIG_XEN_FBDEV_FRONTEND is not set # CONFIG_FB_METRONOME is not set # CONFIG_FB_MB862XX is not set CONFIG_FB_HYPERV=m # CONFIG_FB_SIMPLE is not set # CONFIG_FB_SM712 is not set # end of Frame buffer Devices # # Backlight & LCD device support # CONFIG_LCD_CLASS_DEVICE=m # CONFIG_LCD_L4F00242T03 is not set # CONFIG_LCD_LMS283GF05 is not set # CONFIG_LCD_LTV350QV is not set # CONFIG_LCD_ILI922X is not set # CONFIG_LCD_ILI9320 is not set # CONFIG_LCD_TDO24M is not set # CONFIG_LCD_VGG2432A4 is not set CONFIG_LCD_PLATFORM=m # CONFIG_LCD_AMS369FG06 is not set # CONFIG_LCD_LMS501KF03 is not set # CONFIG_LCD_HX8357 is not set # CONFIG_LCD_OTM3225A is not set CONFIG_BACKLIGHT_CLASS_DEVICE=y # CONFIG_BACKLIGHT_GENERIC is not set # CONFIG_BACKLIGHT_PWM is not set CONFIG_BACKLIGHT_APPLE=m # CONFIG_BACKLIGHT_QCOM_WLED is not set # CONFIG_BACKLIGHT_SAHARA is not set # CONFIG_BACKLIGHT_ADP8860 is not set # CONFIG_BACKLIGHT_ADP8870 is not set # CONFIG_BACKLIGHT_LM3630A is not set # CONFIG_BACKLIGHT_LM3639 is not set CONFIG_BACKLIGHT_LP855X=m # CONFIG_BACKLIGHT_GPIO is not set # CONFIG_BACKLIGHT_LV5207LP is not set # CONFIG_BACKLIGHT_BD6107 is not set # CONFIG_BACKLIGHT_ARCXCNN is not set # end of Backlight & LCD device support CONFIG_HDMI=y # # Console display driver support # CONFIG_VGA_CONSOLE=y CONFIG_VGACON_SOFT_SCROLLBACK=y CONFIG_VGACON_SOFT_SCROLLBACK_SIZE=64 # CONFIG_VGACON_SOFT_SCROLLBACK_PERSISTENT_ENABLE_BY_DEFAULT is not set CONFIG_DUMMY_CONSOLE=y CONFIG_DUMMY_CONSOLE_COLUMNS=80 CONFIG_DUMMY_CONSOLE_ROWS=25 CONFIG_FRAMEBUFFER_CONSOLE=y CONFIG_FRAMEBUFFER_CONSOLE_DETECT_PRIMARY=y CONFIG_FRAMEBUFFER_CONSOLE_ROTATION=y # CONFIG_FRAMEBUFFER_CONSOLE_DEFERRED_TAKEOVER is not set # end of Console display driver support CONFIG_LOGO=y # CONFIG_LOGO_LINUX_MONO is not set # CONFIG_LOGO_LINUX_VGA16 is not set CONFIG_LOGO_LINUX_CLUT224=y # end of Graphics support CONFIG_SOUND=m CONFIG_SOUND_OSS_CORE=y CONFIG_SOUND_OSS_CORE_PRECLAIM=y CONFIG_SND=m CONFIG_SND_TIMER=m CONFIG_SND_PCM=m CONFIG_SND_PCM_ELD=y CONFIG_SND_HWDEP=m CONFIG_SND_SEQ_DEVICE=m CONFIG_SND_RAWMIDI=m CONFIG_SND_COMPRESS_OFFLOAD=m CONFIG_SND_JACK=y CONFIG_SND_JACK_INPUT_DEV=y CONFIG_SND_OSSEMUL=y # CONFIG_SND_MIXER_OSS is not set # CONFIG_SND_PCM_OSS is not set CONFIG_SND_PCM_TIMER=y CONFIG_SND_HRTIMER=m CONFIG_SND_DYNAMIC_MINORS=y CONFIG_SND_MAX_CARDS=32 # CONFIG_SND_SUPPORT_OLD_API is not set CONFIG_SND_PROC_FS=y CONFIG_SND_VERBOSE_PROCFS=y # CONFIG_SND_VERBOSE_PRINTK is not set # CONFIG_SND_DEBUG is not set CONFIG_SND_VMASTER=y CONFIG_SND_DMA_SGBUF=y CONFIG_SND_SEQUENCER=m CONFIG_SND_SEQ_DUMMY=m CONFIG_SND_SEQUENCER_OSS=m CONFIG_SND_SEQ_HRTIMER_DEFAULT=y CONFIG_SND_SEQ_MIDI_EVENT=m CONFIG_SND_SEQ_MIDI=m CONFIG_SND_SEQ_MIDI_EMUL=m CONFIG_SND_SEQ_VIRMIDI=m CONFIG_SND_MPU401_UART=m CONFIG_SND_OPL3_LIB=m CONFIG_SND_OPL3_LIB_SEQ=m CONFIG_SND_VX_LIB=m CONFIG_SND_AC97_CODEC=m CONFIG_SND_DRIVERS=y CONFIG_SND_PCSP=m CONFIG_SND_DUMMY=m CONFIG_SND_ALOOP=m CONFIG_SND_VIRMIDI=m CONFIG_SND_MTPAV=m # CONFIG_SND_MTS64 is not set # CONFIG_SND_SERIAL_U16550 is not set CONFIG_SND_MPU401=m # CONFIG_SND_PORTMAN2X4 is not set CONFIG_SND_AC97_POWER_SAVE=y CONFIG_SND_AC97_POWER_SAVE_DEFAULT=5 CONFIG_SND_PCI=y CONFIG_SND_AD1889=m # CONFIG_SND_ALS300 is not set # CONFIG_SND_ALS4000 is not set CONFIG_SND_ALI5451=m CONFIG_SND_ASIHPI=m CONFIG_SND_ATIIXP=m CONFIG_SND_ATIIXP_MODEM=m CONFIG_SND_AU8810=m CONFIG_SND_AU8820=m CONFIG_SND_AU8830=m # CONFIG_SND_AW2 is not set # CONFIG_SND_AZT3328 is not set CONFIG_SND_BT87X=m # CONFIG_SND_BT87X_OVERCLOCK is not set CONFIG_SND_CA0106=m CONFIG_SND_CMIPCI=m CONFIG_SND_OXYGEN_LIB=m CONFIG_SND_OXYGEN=m # CONFIG_SND_CS4281 is not set CONFIG_SND_CS46XX=m CONFIG_SND_CS46XX_NEW_DSP=y CONFIG_SND_CTXFI=m CONFIG_SND_DARLA20=m CONFIG_SND_GINA20=m CONFIG_SND_LAYLA20=m CONFIG_SND_DARLA24=m CONFIG_SND_GINA24=m CONFIG_SND_LAYLA24=m CONFIG_SND_MONA=m CONFIG_SND_MIA=m CONFIG_SND_ECHO3G=m CONFIG_SND_INDIGO=m CONFIG_SND_INDIGOIO=m CONFIG_SND_INDIGODJ=m CONFIG_SND_INDIGOIOX=m CONFIG_SND_INDIGODJX=m CONFIG_SND_EMU10K1=m CONFIG_SND_EMU10K1_SEQ=m CONFIG_SND_EMU10K1X=m CONFIG_SND_ENS1370=m CONFIG_SND_ENS1371=m # CONFIG_SND_ES1938 is not set CONFIG_SND_ES1968=m CONFIG_SND_ES1968_INPUT=y CONFIG_SND_ES1968_RADIO=y # CONFIG_SND_FM801 is not set CONFIG_SND_HDSP=m CONFIG_SND_HDSPM=m CONFIG_SND_ICE1712=m CONFIG_SND_ICE1724=m CONFIG_SND_INTEL8X0=m CONFIG_SND_INTEL8X0M=m CONFIG_SND_KORG1212=m CONFIG_SND_LOLA=m CONFIG_SND_LX6464ES=m CONFIG_SND_MAESTRO3=m CONFIG_SND_MAESTRO3_INPUT=y CONFIG_SND_MIXART=m # CONFIG_SND_NM256 is not set CONFIG_SND_PCXHR=m # CONFIG_SND_RIPTIDE is not set CONFIG_SND_RME32=m CONFIG_SND_RME96=m CONFIG_SND_RME9652=m # CONFIG_SND_SONICVIBES is not set CONFIG_SND_TRIDENT=m CONFIG_SND_VIA82XX=m CONFIG_SND_VIA82XX_MODEM=m CONFIG_SND_VIRTUOSO=m CONFIG_SND_VX222=m # CONFIG_SND_YMFPCI is not set # # HD-Audio # CONFIG_SND_HDA=m CONFIG_SND_HDA_INTEL=m CONFIG_SND_HDA_HWDEP=y CONFIG_SND_HDA_RECONFIG=y CONFIG_SND_HDA_INPUT_BEEP=y CONFIG_SND_HDA_INPUT_BEEP_MODE=0 CONFIG_SND_HDA_PATCH_LOADER=y CONFIG_SND_HDA_CODEC_REALTEK=m CONFIG_SND_HDA_CODEC_ANALOG=m CONFIG_SND_HDA_CODEC_SIGMATEL=m CONFIG_SND_HDA_CODEC_VIA=m CONFIG_SND_HDA_CODEC_HDMI=m CONFIG_SND_HDA_CODEC_CIRRUS=m CONFIG_SND_HDA_CODEC_CONEXANT=m CONFIG_SND_HDA_CODEC_CA0110=m CONFIG_SND_HDA_CODEC_CA0132=m CONFIG_SND_HDA_CODEC_CA0132_DSP=y CONFIG_SND_HDA_CODEC_CMEDIA=m CONFIG_SND_HDA_CODEC_SI3054=m CONFIG_SND_HDA_GENERIC=m CONFIG_SND_HDA_POWER_SAVE_DEFAULT=0 # end of HD-Audio CONFIG_SND_HDA_CORE=m CONFIG_SND_HDA_DSP_LOADER=y CONFIG_SND_HDA_COMPONENT=y CONFIG_SND_HDA_I915=y CONFIG_SND_HDA_EXT_CORE=m CONFIG_SND_HDA_PREALLOC_SIZE=512 CONFIG_SND_INTEL_NHLT=y CONFIG_SND_INTEL_DSP_CONFIG=m # CONFIG_SND_SPI is not set CONFIG_SND_USB=y CONFIG_SND_USB_AUDIO=m CONFIG_SND_USB_AUDIO_USE_MEDIA_CONTROLLER=y CONFIG_SND_USB_UA101=m CONFIG_SND_USB_USX2Y=m CONFIG_SND_USB_CAIAQ=m CONFIG_SND_USB_CAIAQ_INPUT=y CONFIG_SND_USB_US122L=m CONFIG_SND_USB_6FIRE=m CONFIG_SND_USB_HIFACE=m CONFIG_SND_BCD2000=m CONFIG_SND_USB_LINE6=m CONFIG_SND_USB_POD=m CONFIG_SND_USB_PODHD=m CONFIG_SND_USB_TONEPORT=m CONFIG_SND_USB_VARIAX=m CONFIG_SND_FIREWIRE=y CONFIG_SND_FIREWIRE_LIB=m # CONFIG_SND_DICE is not set # CONFIG_SND_OXFW is not set CONFIG_SND_ISIGHT=m # CONFIG_SND_FIREWORKS is not set # CONFIG_SND_BEBOB is not set # CONFIG_SND_FIREWIRE_DIGI00X is not set # CONFIG_SND_FIREWIRE_TASCAM is not set # CONFIG_SND_FIREWIRE_MOTU is not set # CONFIG_SND_FIREFACE is not set CONFIG_SND_SOC=m CONFIG_SND_SOC_COMPRESS=y CONFIG_SND_SOC_TOPOLOGY=y CONFIG_SND_SOC_ACPI=m # CONFIG_SND_SOC_AMD_ACP is not set # CONFIG_SND_SOC_AMD_ACP3x is not set # CONFIG_SND_ATMEL_SOC is not set # CONFIG_SND_BCM63XX_I2S_WHISTLER is not set # CONFIG_SND_DESIGNWARE_I2S is not set # # SoC Audio for Freescale CPUs # # # Common SoC Audio options for Freescale CPUs: # # CONFIG_SND_SOC_FSL_ASRC is not set # CONFIG_SND_SOC_FSL_SAI is not set # CONFIG_SND_SOC_FSL_AUDMIX is not set # CONFIG_SND_SOC_FSL_SSI is not set # CONFIG_SND_SOC_FSL_SPDIF is not set # CONFIG_SND_SOC_FSL_ESAI is not set # CONFIG_SND_SOC_FSL_MICFIL is not set # CONFIG_SND_SOC_IMX_AUDMUX is not set # end of SoC Audio for Freescale CPUs # CONFIG_SND_I2S_HI6210_I2S is not set # CONFIG_SND_SOC_IMG is not set CONFIG_SND_SOC_INTEL_SST_TOPLEVEL=y CONFIG_SND_SST_IPC=m CONFIG_SND_SST_IPC_ACPI=m CONFIG_SND_SOC_INTEL_SST_ACPI=m CONFIG_SND_SOC_INTEL_SST=m CONFIG_SND_SOC_INTEL_SST_FIRMWARE=m CONFIG_SND_SOC_INTEL_HASWELL=m CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m # CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI is not set CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m CONFIG_SND_SOC_INTEL_SKYLAKE=m CONFIG_SND_SOC_INTEL_SKL=m CONFIG_SND_SOC_INTEL_APL=m CONFIG_SND_SOC_INTEL_KBL=m CONFIG_SND_SOC_INTEL_GLK=m CONFIG_SND_SOC_INTEL_CNL=m CONFIG_SND_SOC_INTEL_CFL=m # CONFIG_SND_SOC_INTEL_CML_H is not set # CONFIG_SND_SOC_INTEL_CML_LP is not set CONFIG_SND_SOC_INTEL_SKYLAKE_FAMILY=m CONFIG_SND_SOC_INTEL_SKYLAKE_SSP_CLK=m # CONFIG_SND_SOC_INTEL_SKYLAKE_HDAUDIO_CODEC is not set CONFIG_SND_SOC_INTEL_SKYLAKE_COMMON=m CONFIG_SND_SOC_ACPI_INTEL_MATCH=m CONFIG_SND_SOC_INTEL_MACH=y # CONFIG_SND_SOC_INTEL_USER_FRIENDLY_LONG_NAMES is not set CONFIG_SND_SOC_INTEL_HASWELL_MACH=m # CONFIG_SND_SOC_INTEL_BDW_RT5650_MACH is not set CONFIG_SND_SOC_INTEL_BDW_RT5677_MACH=m CONFIG_SND_SOC_INTEL_BROADWELL_MACH=m CONFIG_SND_SOC_INTEL_BYTCR_RT5640_MACH=m CONFIG_SND_SOC_INTEL_BYTCR_RT5651_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_RT5672_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_RT5645_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_MAX98090_TI_MACH=m # CONFIG_SND_SOC_INTEL_CHT_BSW_NAU8824_MACH is not set # CONFIG_SND_SOC_INTEL_BYT_CHT_CX2072X_MACH is not set CONFIG_SND_SOC_INTEL_BYT_CHT_DA7213_MACH=m CONFIG_SND_SOC_INTEL_BYT_CHT_ES8316_MACH=m CONFIG_SND_SOC_INTEL_BYT_CHT_NOCODEC_MACH=m CONFIG_SND_SOC_INTEL_SKL_RT286_MACH=m CONFIG_SND_SOC_INTEL_SKL_NAU88L25_SSM4567_MACH=m CONFIG_SND_SOC_INTEL_SKL_NAU88L25_MAX98357A_MACH=m CONFIG_SND_SOC_INTEL_DA7219_MAX98357A_GENERIC=m CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_COMMON=m CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_MACH=m CONFIG_SND_SOC_INTEL_BXT_RT298_MACH=m CONFIG_SND_SOC_INTEL_KBL_RT5663_MAX98927_MACH=m CONFIG_SND_SOC_INTEL_KBL_RT5663_RT5514_MAX98927_MACH=m # CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98357A_MACH is not set # CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98927_MACH is not set # CONFIG_SND_SOC_INTEL_KBL_RT5660_MACH is not set # CONFIG_SND_SOC_MTK_BTCVSD is not set # CONFIG_SND_SOC_SOF_TOPLEVEL is not set # # STMicroelectronics STM32 SOC audio support # # end of STMicroelectronics STM32 SOC audio support # CONFIG_SND_SOC_XILINX_I2S is not set # CONFIG_SND_SOC_XILINX_AUDIO_FORMATTER is not set # CONFIG_SND_SOC_XILINX_SPDIF is not set # CONFIG_SND_SOC_XTFPGA_I2S is not set # CONFIG_ZX_TDM is not set CONFIG_SND_SOC_I2C_AND_SPI=m # # CODEC drivers # # CONFIG_SND_SOC_AC97_CODEC is not set # CONFIG_SND_SOC_ADAU1701 is not set # CONFIG_SND_SOC_ADAU1761_I2C is not set # CONFIG_SND_SOC_ADAU1761_SPI is not set # CONFIG_SND_SOC_ADAU7002 is not set # CONFIG_SND_SOC_ADAU7118_HW is not set # CONFIG_SND_SOC_ADAU7118_I2C is not set # CONFIG_SND_SOC_AK4104 is not set # CONFIG_SND_SOC_AK4118 is not set # CONFIG_SND_SOC_AK4458 is not set # CONFIG_SND_SOC_AK4554 is not set # CONFIG_SND_SOC_AK4613 is not set # CONFIG_SND_SOC_AK4642 is not set # CONFIG_SND_SOC_AK5386 is not set # CONFIG_SND_SOC_AK5558 is not set # CONFIG_SND_SOC_ALC5623 is not set # CONFIG_SND_SOC_BD28623 is not set # CONFIG_SND_SOC_BT_SCO is not set # CONFIG_SND_SOC_CS35L32 is not set # CONFIG_SND_SOC_CS35L33 is not set # CONFIG_SND_SOC_CS35L34 is not set # CONFIG_SND_SOC_CS35L35 is not set # CONFIG_SND_SOC_CS35L36 is not set # CONFIG_SND_SOC_CS42L42 is not set # CONFIG_SND_SOC_CS42L51_I2C is not set # CONFIG_SND_SOC_CS42L52 is not set # CONFIG_SND_SOC_CS42L56 is not set # CONFIG_SND_SOC_CS42L73 is not set # CONFIG_SND_SOC_CS4265 is not set # CONFIG_SND_SOC_CS4270 is not set # CONFIG_SND_SOC_CS4271_I2C is not set # CONFIG_SND_SOC_CS4271_SPI is not set # CONFIG_SND_SOC_CS42XX8_I2C is not set # CONFIG_SND_SOC_CS43130 is not set # CONFIG_SND_SOC_CS4341 is not set # CONFIG_SND_SOC_CS4349 is not set # CONFIG_SND_SOC_CS53L30 is not set # CONFIG_SND_SOC_CX2072X is not set CONFIG_SND_SOC_DA7213=m CONFIG_SND_SOC_DA7219=m CONFIG_SND_SOC_DMIC=m # CONFIG_SND_SOC_ES7134 is not set # CONFIG_SND_SOC_ES7241 is not set CONFIG_SND_SOC_ES8316=m # CONFIG_SND_SOC_ES8328_I2C is not set # CONFIG_SND_SOC_ES8328_SPI is not set # CONFIG_SND_SOC_GTM601 is not set CONFIG_SND_SOC_HDAC_HDMI=m # CONFIG_SND_SOC_INNO_RK3036 is not set # CONFIG_SND_SOC_MAX98088 is not set CONFIG_SND_SOC_MAX98090=m CONFIG_SND_SOC_MAX98357A=m # CONFIG_SND_SOC_MAX98504 is not set # CONFIG_SND_SOC_MAX9867 is not set CONFIG_SND_SOC_MAX98927=m # CONFIG_SND_SOC_MAX98373 is not set # CONFIG_SND_SOC_MAX9860 is not set # CONFIG_SND_SOC_MSM8916_WCD_DIGITAL is not set # CONFIG_SND_SOC_PCM1681 is not set # CONFIG_SND_SOC_PCM1789_I2C is not set # CONFIG_SND_SOC_PCM179X_I2C is not set # CONFIG_SND_SOC_PCM179X_SPI is not set # CONFIG_SND_SOC_PCM186X_I2C is not set # CONFIG_SND_SOC_PCM186X_SPI is not set # CONFIG_SND_SOC_PCM3060_I2C is not set # CONFIG_SND_SOC_PCM3060_SPI is not set # CONFIG_SND_SOC_PCM3168A_I2C is not set # CONFIG_SND_SOC_PCM3168A_SPI is not set # CONFIG_SND_SOC_PCM512x_I2C is not set # CONFIG_SND_SOC_PCM512x_SPI is not set # CONFIG_SND_SOC_RK3328 is not set CONFIG_SND_SOC_RL6231=m CONFIG_SND_SOC_RL6347A=m CONFIG_SND_SOC_RT286=m CONFIG_SND_SOC_RT298=m CONFIG_SND_SOC_RT5514=m CONFIG_SND_SOC_RT5514_SPI=m # CONFIG_SND_SOC_RT5616 is not set # CONFIG_SND_SOC_RT5631 is not set CONFIG_SND_SOC_RT5640=m CONFIG_SND_SOC_RT5645=m CONFIG_SND_SOC_RT5651=m CONFIG_SND_SOC_RT5663=m CONFIG_SND_SOC_RT5670=m CONFIG_SND_SOC_RT5677=m CONFIG_SND_SOC_RT5677_SPI=m # CONFIG_SND_SOC_SGTL5000 is not set # CONFIG_SND_SOC_SIMPLE_AMPLIFIER is not set # CONFIG_SND_SOC_SIRF_AUDIO_CODEC is not set # CONFIG_SND_SOC_SPDIF is not set # CONFIG_SND_SOC_SSM2305 is not set # CONFIG_SND_SOC_SSM2602_SPI is not set # CONFIG_SND_SOC_SSM2602_I2C is not set CONFIG_SND_SOC_SSM4567=m # CONFIG_SND_SOC_STA32X is not set # CONFIG_SND_SOC_STA350 is not set # CONFIG_SND_SOC_STI_SAS is not set # CONFIG_SND_SOC_TAS2552 is not set # CONFIG_SND_SOC_TAS2562 is not set # CONFIG_SND_SOC_TAS2770 is not set # CONFIG_SND_SOC_TAS5086 is not set # CONFIG_SND_SOC_TAS571X is not set # CONFIG_SND_SOC_TAS5720 is not set # CONFIG_SND_SOC_TAS6424 is not set # CONFIG_SND_SOC_TDA7419 is not set # CONFIG_SND_SOC_TFA9879 is not set # CONFIG_SND_SOC_TLV320AIC23_I2C is not set # CONFIG_SND_SOC_TLV320AIC23_SPI is not set # CONFIG_SND_SOC_TLV320AIC31XX is not set # CONFIG_SND_SOC_TLV320AIC32X4_I2C is not set # CONFIG_SND_SOC_TLV320AIC32X4_SPI is not set # CONFIG_SND_SOC_TLV320AIC3X is not set # CONFIG_SND_SOC_TLV320ADCX140 is not set CONFIG_SND_SOC_TS3A227E=m # CONFIG_SND_SOC_TSCS42XX is not set # CONFIG_SND_SOC_TSCS454 is not set # CONFIG_SND_SOC_UDA1334 is not set # CONFIG_SND_SOC_WM8510 is not set # CONFIG_SND_SOC_WM8523 is not set # CONFIG_SND_SOC_WM8524 is not set # CONFIG_SND_SOC_WM8580 is not set # CONFIG_SND_SOC_WM8711 is not set # CONFIG_SND_SOC_WM8728 is not set # CONFIG_SND_SOC_WM8731 is not set # CONFIG_SND_SOC_WM8737 is not set # CONFIG_SND_SOC_WM8741 is not set # CONFIG_SND_SOC_WM8750 is not set # CONFIG_SND_SOC_WM8753 is not set # CONFIG_SND_SOC_WM8770 is not set # CONFIG_SND_SOC_WM8776 is not set # CONFIG_SND_SOC_WM8782 is not set # CONFIG_SND_SOC_WM8804_I2C is not set # CONFIG_SND_SOC_WM8804_SPI is not set # CONFIG_SND_SOC_WM8903 is not set # CONFIG_SND_SOC_WM8904 is not set # CONFIG_SND_SOC_WM8960 is not set # CONFIG_SND_SOC_WM8962 is not set # CONFIG_SND_SOC_WM8974 is not set # CONFIG_SND_SOC_WM8978 is not set # CONFIG_SND_SOC_WM8985 is not set # CONFIG_SND_SOC_ZX_AUD96P22 is not set # CONFIG_SND_SOC_MAX9759 is not set # CONFIG_SND_SOC_MT6351 is not set # CONFIG_SND_SOC_MT6358 is not set # CONFIG_SND_SOC_MT6660 is not set # CONFIG_SND_SOC_NAU8540 is not set # CONFIG_SND_SOC_NAU8810 is not set # CONFIG_SND_SOC_NAU8822 is not set CONFIG_SND_SOC_NAU8824=m CONFIG_SND_SOC_NAU8825=m # CONFIG_SND_SOC_TPA6130A2 is not set # end of CODEC drivers # CONFIG_SND_SIMPLE_CARD is not set CONFIG_SND_X86=y CONFIG_HDMI_LPE_AUDIO=m CONFIG_SND_SYNTH_EMUX=m # CONFIG_SND_XEN_FRONTEND is not set CONFIG_AC97_BUS=m # # HID support # CONFIG_HID=y CONFIG_HID_BATTERY_STRENGTH=y CONFIG_HIDRAW=y CONFIG_UHID=m CONFIG_HID_GENERIC=y # # Special HID drivers # CONFIG_HID_A4TECH=y # CONFIG_HID_ACCUTOUCH is not set CONFIG_HID_ACRUX=m # CONFIG_HID_ACRUX_FF is not set CONFIG_HID_APPLE=y CONFIG_HID_APPLEIR=m # CONFIG_HID_ASUS is not set CONFIG_HID_AUREAL=m CONFIG_HID_BELKIN=y # CONFIG_HID_BETOP_FF is not set # CONFIG_HID_BIGBEN_FF is not set CONFIG_HID_CHERRY=y CONFIG_HID_CHICONY=y # CONFIG_HID_CORSAIR is not set # CONFIG_HID_COUGAR is not set # CONFIG_HID_MACALLY is not set CONFIG_HID_PRODIKEYS=m # CONFIG_HID_CMEDIA is not set # CONFIG_HID_CP2112 is not set # CONFIG_HID_CREATIVE_SB0540 is not set CONFIG_HID_CYPRESS=y CONFIG_HID_DRAGONRISE=m # CONFIG_DRAGONRISE_FF is not set # CONFIG_HID_EMS_FF is not set # CONFIG_HID_ELAN is not set CONFIG_HID_ELECOM=m # CONFIG_HID_ELO is not set CONFIG_HID_EZKEY=y # CONFIG_HID_GEMBIRD is not set # CONFIG_HID_GFRM is not set # CONFIG_HID_GLORIOUS is not set CONFIG_HID_HOLTEK=m # CONFIG_HOLTEK_FF is not set # CONFIG_HID_GT683R is not set CONFIG_HID_KEYTOUCH=m CONFIG_HID_KYE=m CONFIG_HID_UCLOGIC=m CONFIG_HID_WALTOP=m # CONFIG_HID_VIEWSONIC is not set CONFIG_HID_GYRATION=m CONFIG_HID_ICADE=m CONFIG_HID_ITE=y # CONFIG_HID_JABRA is not set CONFIG_HID_TWINHAN=m CONFIG_HID_KENSINGTON=y CONFIG_HID_LCPOWER=m CONFIG_HID_LED=m # CONFIG_HID_LENOVO is not set CONFIG_HID_LOGITECH=y CONFIG_HID_LOGITECH_DJ=m CONFIG_HID_LOGITECH_HIDPP=m # CONFIG_LOGITECH_FF is not set # CONFIG_LOGIRUMBLEPAD2_FF is not set # CONFIG_LOGIG940_FF is not set # CONFIG_LOGIWHEELS_FF is not set CONFIG_HID_MAGICMOUSE=y # CONFIG_HID_MALTRON is not set # CONFIG_HID_MAYFLASH is not set CONFIG_HID_REDRAGON=y CONFIG_HID_MICROSOFT=y CONFIG_HID_MONTEREY=y CONFIG_HID_MULTITOUCH=m # CONFIG_HID_NTI is not set CONFIG_HID_NTRIG=y CONFIG_HID_ORTEK=m CONFIG_HID_PANTHERLORD=m # CONFIG_PANTHERLORD_FF is not set # CONFIG_HID_PENMOUNT is not set CONFIG_HID_PETALYNX=m CONFIG_HID_PICOLCD=m CONFIG_HID_PICOLCD_FB=y CONFIG_HID_PICOLCD_BACKLIGHT=y CONFIG_HID_PICOLCD_LCD=y CONFIG_HID_PICOLCD_LEDS=y CONFIG_HID_PICOLCD_CIR=y CONFIG_HID_PLANTRONICS=y CONFIG_HID_PRIMAX=m # CONFIG_HID_RETRODE is not set CONFIG_HID_ROCCAT=m CONFIG_HID_SAITEK=m CONFIG_HID_SAMSUNG=m CONFIG_HID_SONY=m # CONFIG_SONY_FF is not set CONFIG_HID_SPEEDLINK=m # CONFIG_HID_STEAM is not set CONFIG_HID_STEELSERIES=m CONFIG_HID_SUNPLUS=m CONFIG_HID_RMI=m CONFIG_HID_GREENASIA=m # CONFIG_GREENASIA_FF is not set CONFIG_HID_HYPERV_MOUSE=m CONFIG_HID_SMARTJOYPLUS=m # CONFIG_SMARTJOYPLUS_FF is not set CONFIG_HID_TIVO=m CONFIG_HID_TOPSEED=m CONFIG_HID_THINGM=m CONFIG_HID_THRUSTMASTER=m # CONFIG_THRUSTMASTER_FF is not set # CONFIG_HID_UDRAW_PS3 is not set # CONFIG_HID_U2FZERO is not set CONFIG_HID_WACOM=m CONFIG_HID_WIIMOTE=m # CONFIG_HID_XINMO is not set CONFIG_HID_ZEROPLUS=m # CONFIG_ZEROPLUS_FF is not set CONFIG_HID_ZYDACRON=m CONFIG_HID_SENSOR_HUB=m CONFIG_HID_SENSOR_CUSTOM_SENSOR=m CONFIG_HID_ALPS=m # CONFIG_HID_MCP2221 is not set # end of Special HID drivers # # USB HID support # CONFIG_USB_HID=y CONFIG_HID_PID=y CONFIG_USB_HIDDEV=y # end of USB HID support # # I2C HID support # CONFIG_I2C_HID=m # end of I2C HID support # # Intel ISH HID support # CONFIG_INTEL_ISH_HID=y # CONFIG_INTEL_ISH_FIRMWARE_DOWNLOADER is not set # end of Intel ISH HID support # end of HID support CONFIG_USB_OHCI_LITTLE_ENDIAN=y CONFIG_USB_SUPPORT=y CONFIG_USB_COMMON=y # CONFIG_USB_LED_TRIG is not set # CONFIG_USB_ULPI_BUS is not set # CONFIG_USB_CONN_GPIO is not set CONFIG_USB_ARCH_HAS_HCD=y CONFIG_USB=y CONFIG_USB_PCI=y CONFIG_USB_ANNOUNCE_NEW_DEVICES=y # # Miscellaneous USB options # CONFIG_USB_DEFAULT_PERSIST=y # CONFIG_USB_DYNAMIC_MINORS is not set # CONFIG_USB_OTG is not set # CONFIG_USB_OTG_WHITELIST is not set CONFIG_USB_LEDS_TRIGGER_USBPORT=m CONFIG_USB_AUTOSUSPEND_DELAY=2 CONFIG_USB_MON=y # # USB Host Controller Drivers # # CONFIG_USB_C67X00_HCD is not set CONFIG_USB_XHCI_HCD=y # CONFIG_USB_XHCI_DBGCAP is not set CONFIG_USB_XHCI_PCI=y # CONFIG_USB_XHCI_PLATFORM is not set CONFIG_USB_EHCI_HCD=y CONFIG_USB_EHCI_ROOT_HUB_TT=y CONFIG_USB_EHCI_TT_NEWSCHED=y CONFIG_USB_EHCI_PCI=y # CONFIG_USB_EHCI_FSL is not set # CONFIG_USB_EHCI_HCD_PLATFORM is not set # CONFIG_USB_OXU210HP_HCD is not set # CONFIG_USB_ISP116X_HCD is not set # CONFIG_USB_FOTG210_HCD is not set # CONFIG_USB_MAX3421_HCD is not set CONFIG_USB_OHCI_HCD=y CONFIG_USB_OHCI_HCD_PCI=y # CONFIG_USB_OHCI_HCD_PLATFORM is not set CONFIG_USB_UHCI_HCD=y # CONFIG_USB_U132_HCD is not set # CONFIG_USB_SL811_HCD is not set # CONFIG_USB_R8A66597_HCD is not set # CONFIG_USB_HCD_BCMA is not set # CONFIG_USB_HCD_SSB is not set # CONFIG_USB_HCD_TEST_MODE is not set # # USB Device Class drivers # CONFIG_USB_ACM=m CONFIG_USB_PRINTER=m CONFIG_USB_WDM=m CONFIG_USB_TMC=m # # NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may # # # also be needed; see USB_STORAGE Help for more info # CONFIG_USB_STORAGE=m # CONFIG_USB_STORAGE_DEBUG is not set CONFIG_USB_STORAGE_REALTEK=m CONFIG_REALTEK_AUTOPM=y CONFIG_USB_STORAGE_DATAFAB=m CONFIG_USB_STORAGE_FREECOM=m CONFIG_USB_STORAGE_ISD200=m CONFIG_USB_STORAGE_USBAT=m CONFIG_USB_STORAGE_SDDR09=m CONFIG_USB_STORAGE_SDDR55=m CONFIG_USB_STORAGE_JUMPSHOT=m CONFIG_USB_STORAGE_ALAUDA=m CONFIG_USB_STORAGE_ONETOUCH=m CONFIG_USB_STORAGE_KARMA=m CONFIG_USB_STORAGE_CYPRESS_ATACB=m CONFIG_USB_STORAGE_ENE_UB6250=m CONFIG_USB_UAS=m # # USB Imaging devices # CONFIG_USB_MDC800=m CONFIG_USB_MICROTEK=m CONFIG_USBIP_CORE=m # CONFIG_USBIP_VHCI_HCD is not set # CONFIG_USBIP_HOST is not set # CONFIG_USBIP_DEBUG is not set # CONFIG_USB_CDNS3 is not set # CONFIG_USB_MUSB_HDRC is not set # CONFIG_USB_DWC3 is not set # CONFIG_USB_DWC2 is not set # CONFIG_USB_CHIPIDEA is not set # CONFIG_USB_ISP1760 is not set # # USB port drivers # CONFIG_USB_USS720=m CONFIG_USB_SERIAL=y CONFIG_USB_SERIAL_CONSOLE=y CONFIG_USB_SERIAL_GENERIC=y # CONFIG_USB_SERIAL_SIMPLE is not set CONFIG_USB_SERIAL_AIRCABLE=m CONFIG_USB_SERIAL_ARK3116=m CONFIG_USB_SERIAL_BELKIN=m CONFIG_USB_SERIAL_CH341=m CONFIG_USB_SERIAL_WHITEHEAT=m CONFIG_USB_SERIAL_DIGI_ACCELEPORT=m CONFIG_USB_SERIAL_CP210X=m CONFIG_USB_SERIAL_CYPRESS_M8=m CONFIG_USB_SERIAL_EMPEG=m CONFIG_USB_SERIAL_FTDI_SIO=m CONFIG_USB_SERIAL_VISOR=m CONFIG_USB_SERIAL_IPAQ=m CONFIG_USB_SERIAL_IR=m CONFIG_USB_SERIAL_EDGEPORT=m CONFIG_USB_SERIAL_EDGEPORT_TI=m # CONFIG_USB_SERIAL_F81232 is not set # CONFIG_USB_SERIAL_F8153X is not set CONFIG_USB_SERIAL_GARMIN=m CONFIG_USB_SERIAL_IPW=m CONFIG_USB_SERIAL_IUU=m CONFIG_USB_SERIAL_KEYSPAN_PDA=m CONFIG_USB_SERIAL_KEYSPAN=m CONFIG_USB_SERIAL_KLSI=m CONFIG_USB_SERIAL_KOBIL_SCT=m CONFIG_USB_SERIAL_MCT_U232=m # CONFIG_USB_SERIAL_METRO is not set CONFIG_USB_SERIAL_MOS7720=m CONFIG_USB_SERIAL_MOS7715_PARPORT=y CONFIG_USB_SERIAL_MOS7840=m # CONFIG_USB_SERIAL_MXUPORT is not set CONFIG_USB_SERIAL_NAVMAN=m CONFIG_USB_SERIAL_PL2303=m CONFIG_USB_SERIAL_OTI6858=m CONFIG_USB_SERIAL_QCAUX=m CONFIG_USB_SERIAL_QUALCOMM=m CONFIG_USB_SERIAL_SPCP8X5=m CONFIG_USB_SERIAL_SAFE=m CONFIG_USB_SERIAL_SAFE_PADDED=y CONFIG_USB_SERIAL_SIERRAWIRELESS=m CONFIG_USB_SERIAL_SYMBOL=m # CONFIG_USB_SERIAL_TI is not set CONFIG_USB_SERIAL_CYBERJACK=m CONFIG_USB_SERIAL_XIRCOM=m CONFIG_USB_SERIAL_WWAN=m CONFIG_USB_SERIAL_OPTION=m CONFIG_USB_SERIAL_OMNINET=m CONFIG_USB_SERIAL_OPTICON=m CONFIG_USB_SERIAL_XSENS_MT=m # CONFIG_USB_SERIAL_WISHBONE is not set CONFIG_USB_SERIAL_SSU100=m CONFIG_USB_SERIAL_QT2=m # CONFIG_USB_SERIAL_UPD78F0730 is not set CONFIG_USB_SERIAL_DEBUG=m # # USB Miscellaneous drivers # CONFIG_USB_EMI62=m CONFIG_USB_EMI26=m CONFIG_USB_ADUTUX=m CONFIG_USB_SEVSEG=m CONFIG_USB_LEGOTOWER=m CONFIG_USB_LCD=m # CONFIG_USB_CYPRESS_CY7C63 is not set # CONFIG_USB_CYTHERM is not set CONFIG_USB_IDMOUSE=m CONFIG_USB_FTDI_ELAN=m CONFIG_USB_APPLEDISPLAY=m # CONFIG_APPLE_MFI_FASTCHARGE is not set CONFIG_USB_SISUSBVGA=m CONFIG_USB_SISUSBVGA_CON=y CONFIG_USB_LD=m # CONFIG_USB_TRANCEVIBRATOR is not set CONFIG_USB_IOWARRIOR=m # CONFIG_USB_TEST is not set # CONFIG_USB_EHSET_TEST_FIXTURE is not set CONFIG_USB_ISIGHTFW=m # CONFIG_USB_YUREX is not set CONFIG_USB_EZUSB_FX2=m # CONFIG_USB_HUB_USB251XB is not set CONFIG_USB_HSIC_USB3503=m # CONFIG_USB_HSIC_USB4604 is not set # CONFIG_USB_LINK_LAYER_TEST is not set # CONFIG_USB_CHAOSKEY is not set CONFIG_USB_ATM=m CONFIG_USB_SPEEDTOUCH=m CONFIG_USB_CXACRU=m CONFIG_USB_UEAGLEATM=m CONFIG_USB_XUSBATM=m # # USB Physical Layer drivers # # CONFIG_NOP_USB_XCEIV is not set # CONFIG_USB_GPIO_VBUS is not set # CONFIG_USB_ISP1301 is not set # end of USB Physical Layer drivers # CONFIG_USB_GADGET is not set CONFIG_TYPEC=y # CONFIG_TYPEC_TCPM is not set CONFIG_TYPEC_UCSI=y # CONFIG_UCSI_CCG is not set CONFIG_UCSI_ACPI=y # CONFIG_TYPEC_TPS6598X is not set # # USB Type-C Multiplexer/DeMultiplexer Switch support # # CONFIG_TYPEC_MUX_PI3USB30532 is not set # end of USB Type-C Multiplexer/DeMultiplexer Switch support # # USB Type-C Alternate Mode drivers # # CONFIG_TYPEC_DP_ALTMODE is not set # end of USB Type-C Alternate Mode drivers # CONFIG_USB_ROLE_SWITCH is not set CONFIG_MMC=m CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK_MINORS=8 CONFIG_SDIO_UART=m # CONFIG_MMC_TEST is not set # # MMC/SD/SDIO Host Controller Drivers # # CONFIG_MMC_DEBUG is not set CONFIG_MMC_SDHCI=m CONFIG_MMC_SDHCI_IO_ACCESSORS=y CONFIG_MMC_SDHCI_PCI=m CONFIG_MMC_RICOH_MMC=y CONFIG_MMC_SDHCI_ACPI=m CONFIG_MMC_SDHCI_PLTFM=m # CONFIG_MMC_SDHCI_F_SDH30 is not set # CONFIG_MMC_WBSD is not set CONFIG_MMC_TIFM_SD=m # CONFIG_MMC_SPI is not set CONFIG_MMC_CB710=m CONFIG_MMC_VIA_SDMMC=m CONFIG_MMC_VUB300=m CONFIG_MMC_USHC=m # CONFIG_MMC_USDHI6ROL0 is not set CONFIG_MMC_CQHCI=m # CONFIG_MMC_HSQ is not set # CONFIG_MMC_TOSHIBA_PCI is not set # CONFIG_MMC_MTK is not set # CONFIG_MMC_SDHCI_XENON is not set CONFIG_MEMSTICK=m # CONFIG_MEMSTICK_DEBUG is not set # # MemoryStick drivers # # CONFIG_MEMSTICK_UNSAFE_RESUME is not set CONFIG_MSPRO_BLOCK=m # CONFIG_MS_BLOCK is not set # # MemoryStick Host Controller Drivers # CONFIG_MEMSTICK_TIFM_MS=m CONFIG_MEMSTICK_JMICRON_38X=m CONFIG_MEMSTICK_R592=m CONFIG_NEW_LEDS=y CONFIG_LEDS_CLASS=y # CONFIG_LEDS_CLASS_FLASH is not set # CONFIG_LEDS_BRIGHTNESS_HW_CHANGED is not set # # LED drivers # # CONFIG_LEDS_APU is not set CONFIG_LEDS_LM3530=m # CONFIG_LEDS_LM3532 is not set # CONFIG_LEDS_LM3642 is not set # CONFIG_LEDS_PCA9532 is not set # CONFIG_LEDS_GPIO is not set CONFIG_LEDS_LP3944=m # CONFIG_LEDS_LP3952 is not set CONFIG_LEDS_LP55XX_COMMON=m CONFIG_LEDS_LP5521=m CONFIG_LEDS_LP5523=m CONFIG_LEDS_LP5562=m # CONFIG_LEDS_LP8501 is not set CONFIG_LEDS_CLEVO_MAIL=m # CONFIG_LEDS_PCA955X is not set # CONFIG_LEDS_PCA963X is not set # CONFIG_LEDS_DAC124S085 is not set # CONFIG_LEDS_PWM is not set # CONFIG_LEDS_BD2802 is not set CONFIG_LEDS_INTEL_SS4200=m # CONFIG_LEDS_TCA6507 is not set # CONFIG_LEDS_TLC591XX is not set # CONFIG_LEDS_LM355x is not set # # LED driver for blink(1) USB RGB LED is under Special HID drivers (HID_THINGM) # CONFIG_LEDS_BLINKM=m # CONFIG_LEDS_MLXCPLD is not set # CONFIG_LEDS_MLXREG is not set # CONFIG_LEDS_USER is not set # CONFIG_LEDS_NIC78BX is not set # CONFIG_LEDS_TI_LMU_COMMON is not set # # LED Triggers # CONFIG_LEDS_TRIGGERS=y CONFIG_LEDS_TRIGGER_TIMER=m CONFIG_LEDS_TRIGGER_ONESHOT=m # CONFIG_LEDS_TRIGGER_DISK is not set # CONFIG_LEDS_TRIGGER_MTD is not set CONFIG_LEDS_TRIGGER_HEARTBEAT=m CONFIG_LEDS_TRIGGER_BACKLIGHT=m # CONFIG_LEDS_TRIGGER_CPU is not set # CONFIG_LEDS_TRIGGER_ACTIVITY is not set CONFIG_LEDS_TRIGGER_GPIO=m CONFIG_LEDS_TRIGGER_DEFAULT_ON=m # # iptables trigger is under Netfilter config (LED target) # CONFIG_LEDS_TRIGGER_TRANSIENT=m CONFIG_LEDS_TRIGGER_CAMERA=m # CONFIG_LEDS_TRIGGER_PANIC is not set # CONFIG_LEDS_TRIGGER_NETDEV is not set # CONFIG_LEDS_TRIGGER_PATTERN is not set CONFIG_LEDS_TRIGGER_AUDIO=m # CONFIG_ACCESSIBILITY is not set CONFIG_INFINIBAND=m CONFIG_INFINIBAND_USER_MAD=m CONFIG_INFINIBAND_USER_ACCESS=m # CONFIG_INFINIBAND_EXP_LEGACY_VERBS_NEW_UAPI is not set CONFIG_INFINIBAND_USER_MEM=y CONFIG_INFINIBAND_ON_DEMAND_PAGING=y CONFIG_INFINIBAND_ADDR_TRANS=y CONFIG_INFINIBAND_ADDR_TRANS_CONFIGFS=y # CONFIG_INFINIBAND_MTHCA is not set # CONFIG_INFINIBAND_CXGB4 is not set # CONFIG_INFINIBAND_EFA is not set # CONFIG_INFINIBAND_I40IW is not set # CONFIG_MLX4_INFINIBAND is not set # CONFIG_INFINIBAND_OCRDMA is not set # CONFIG_INFINIBAND_VMWARE_PVRDMA is not set # CONFIG_INFINIBAND_USNIC is not set # CONFIG_INFINIBAND_BNXT_RE is not set # CONFIG_INFINIBAND_QEDR is not set # CONFIG_INFINIBAND_RDMAVT is not set CONFIG_RDMA_RXE=m CONFIG_RDMA_SIW=m CONFIG_INFINIBAND_IPOIB=m # CONFIG_INFINIBAND_IPOIB_CM is not set CONFIG_INFINIBAND_IPOIB_DEBUG=y # CONFIG_INFINIBAND_IPOIB_DEBUG_DATA is not set CONFIG_INFINIBAND_SRP=m CONFIG_INFINIBAND_SRPT=m # CONFIG_INFINIBAND_ISER is not set # CONFIG_INFINIBAND_ISERT is not set # CONFIG_INFINIBAND_OPA_VNIC is not set CONFIG_EDAC_ATOMIC_SCRUB=y CONFIG_EDAC_SUPPORT=y CONFIG_EDAC=y CONFIG_EDAC_LEGACY_SYSFS=y # CONFIG_EDAC_DEBUG is not set CONFIG_EDAC_DECODE_MCE=m CONFIG_EDAC_GHES=y CONFIG_EDAC_AMD64=m # CONFIG_EDAC_AMD64_ERROR_INJECTION is not set CONFIG_EDAC_E752X=m CONFIG_EDAC_I82975X=m CONFIG_EDAC_I3000=m CONFIG_EDAC_I3200=m CONFIG_EDAC_IE31200=m CONFIG_EDAC_X38=m CONFIG_EDAC_I5400=m CONFIG_EDAC_I7CORE=m CONFIG_EDAC_I5000=m CONFIG_EDAC_I5100=m CONFIG_EDAC_I7300=m CONFIG_EDAC_SBRIDGE=m CONFIG_EDAC_SKX=m # CONFIG_EDAC_I10NM is not set CONFIG_EDAC_PND2=m CONFIG_RTC_LIB=y CONFIG_RTC_MC146818_LIB=y CONFIG_RTC_CLASS=y CONFIG_RTC_HCTOSYS=y CONFIG_RTC_HCTOSYS_DEVICE="rtc0" # CONFIG_RTC_SYSTOHC is not set # CONFIG_RTC_DEBUG is not set CONFIG_RTC_NVMEM=y # # RTC interfaces # CONFIG_RTC_INTF_SYSFS=y CONFIG_RTC_INTF_PROC=y CONFIG_RTC_INTF_DEV=y # CONFIG_RTC_INTF_DEV_UIE_EMUL is not set # CONFIG_RTC_DRV_TEST is not set # # I2C RTC drivers # # CONFIG_RTC_DRV_ABB5ZES3 is not set # CONFIG_RTC_DRV_ABEOZ9 is not set # CONFIG_RTC_DRV_ABX80X is not set CONFIG_RTC_DRV_DS1307=m # CONFIG_RTC_DRV_DS1307_CENTURY is not set CONFIG_RTC_DRV_DS1374=m # CONFIG_RTC_DRV_DS1374_WDT is not set CONFIG_RTC_DRV_DS1672=m CONFIG_RTC_DRV_MAX6900=m CONFIG_RTC_DRV_RS5C372=m CONFIG_RTC_DRV_ISL1208=m CONFIG_RTC_DRV_ISL12022=m CONFIG_RTC_DRV_X1205=m CONFIG_RTC_DRV_PCF8523=m # CONFIG_RTC_DRV_PCF85063 is not set # CONFIG_RTC_DRV_PCF85363 is not set CONFIG_RTC_DRV_PCF8563=m CONFIG_RTC_DRV_PCF8583=m CONFIG_RTC_DRV_M41T80=m CONFIG_RTC_DRV_M41T80_WDT=y CONFIG_RTC_DRV_BQ32K=m # CONFIG_RTC_DRV_S35390A is not set CONFIG_RTC_DRV_FM3130=m # CONFIG_RTC_DRV_RX8010 is not set CONFIG_RTC_DRV_RX8581=m CONFIG_RTC_DRV_RX8025=m CONFIG_RTC_DRV_EM3027=m # CONFIG_RTC_DRV_RV3028 is not set # CONFIG_RTC_DRV_RV8803 is not set # CONFIG_RTC_DRV_SD3078 is not set # # SPI RTC drivers # # CONFIG_RTC_DRV_M41T93 is not set # CONFIG_RTC_DRV_M41T94 is not set # CONFIG_RTC_DRV_DS1302 is not set # CONFIG_RTC_DRV_DS1305 is not set # CONFIG_RTC_DRV_DS1343 is not set # CONFIG_RTC_DRV_DS1347 is not set # CONFIG_RTC_DRV_DS1390 is not set # CONFIG_RTC_DRV_MAX6916 is not set # CONFIG_RTC_DRV_R9701 is not set CONFIG_RTC_DRV_RX4581=m # CONFIG_RTC_DRV_RX6110 is not set # CONFIG_RTC_DRV_RS5C348 is not set # CONFIG_RTC_DRV_MAX6902 is not set # CONFIG_RTC_DRV_PCF2123 is not set # CONFIG_RTC_DRV_MCP795 is not set CONFIG_RTC_I2C_AND_SPI=y # # SPI and I2C RTC drivers # CONFIG_RTC_DRV_DS3232=m CONFIG_RTC_DRV_DS3232_HWMON=y # CONFIG_RTC_DRV_PCF2127 is not set CONFIG_RTC_DRV_RV3029C2=m CONFIG_RTC_DRV_RV3029_HWMON=y # # Platform RTC drivers # CONFIG_RTC_DRV_CMOS=y CONFIG_RTC_DRV_DS1286=m CONFIG_RTC_DRV_DS1511=m CONFIG_RTC_DRV_DS1553=m # CONFIG_RTC_DRV_DS1685_FAMILY is not set CONFIG_RTC_DRV_DS1742=m CONFIG_RTC_DRV_DS2404=m CONFIG_RTC_DRV_STK17TA8=m # CONFIG_RTC_DRV_M48T86 is not set CONFIG_RTC_DRV_M48T35=m CONFIG_RTC_DRV_M48T59=m CONFIG_RTC_DRV_MSM6242=m CONFIG_RTC_DRV_BQ4802=m CONFIG_RTC_DRV_RP5C01=m CONFIG_RTC_DRV_V3020=m # # on-CPU RTC drivers # # CONFIG_RTC_DRV_FTRTC010 is not set # # HID Sensor RTC drivers # # CONFIG_RTC_DRV_HID_SENSOR_TIME is not set CONFIG_DMADEVICES=y # CONFIG_DMADEVICES_DEBUG is not set # # DMA Devices # CONFIG_DMA_ENGINE=y CONFIG_DMA_VIRTUAL_CHANNELS=y CONFIG_DMA_ACPI=y # CONFIG_ALTERA_MSGDMA is not set # CONFIG_INTEL_IDMA64 is not set # CONFIG_INTEL_IDXD is not set CONFIG_INTEL_IOATDMA=m # CONFIG_PLX_DMA is not set # CONFIG_QCOM_HIDMA_MGMT is not set # CONFIG_QCOM_HIDMA is not set CONFIG_DW_DMAC_CORE=y CONFIG_DW_DMAC=m CONFIG_DW_DMAC_PCI=y # CONFIG_DW_EDMA is not set # CONFIG_DW_EDMA_PCIE is not set CONFIG_HSU_DMA=y # CONFIG_SF_PDMA is not set # # DMA Clients # CONFIG_ASYNC_TX_DMA=y # CONFIG_DMATEST is not set CONFIG_DMA_ENGINE_RAID=y # # DMABUF options # CONFIG_SYNC_FILE=y # CONFIG_SW_SYNC is not set # CONFIG_UDMABUF is not set # CONFIG_DMABUF_MOVE_NOTIFY is not set # CONFIG_DMABUF_SELFTESTS is not set # CONFIG_DMABUF_HEAPS is not set # end of DMABUF options CONFIG_DCA=m CONFIG_AUXDISPLAY=y # CONFIG_HD44780 is not set CONFIG_KS0108=m CONFIG_KS0108_PORT=0x378 CONFIG_KS0108_DELAY=2 CONFIG_CFAG12864B=m CONFIG_CFAG12864B_RATE=20 # CONFIG_IMG_ASCII_LCD is not set # CONFIG_PARPORT_PANEL is not set # CONFIG_CHARLCD_BL_OFF is not set # CONFIG_CHARLCD_BL_ON is not set CONFIG_CHARLCD_BL_FLASH=y # CONFIG_PANEL is not set CONFIG_UIO=m CONFIG_UIO_CIF=m CONFIG_UIO_PDRV_GENIRQ=m # CONFIG_UIO_DMEM_GENIRQ is not set CONFIG_UIO_AEC=m CONFIG_UIO_SERCOS3=m CONFIG_UIO_PCI_GENERIC=m # CONFIG_UIO_NETX is not set # CONFIG_UIO_PRUSS is not set # CONFIG_UIO_MF624 is not set CONFIG_UIO_HV_GENERIC=m CONFIG_VFIO_IOMMU_TYPE1=m CONFIG_VFIO_VIRQFD=m CONFIG_VFIO=m CONFIG_VFIO_NOIOMMU=y CONFIG_VFIO_PCI=m # CONFIG_VFIO_PCI_VGA is not set CONFIG_VFIO_PCI_MMAP=y CONFIG_VFIO_PCI_INTX=y # CONFIG_VFIO_PCI_IGD is not set CONFIG_VFIO_MDEV=m CONFIG_VFIO_MDEV_DEVICE=m CONFIG_IRQ_BYPASS_MANAGER=m # CONFIG_VIRT_DRIVERS is not set CONFIG_VIRTIO=y CONFIG_VIRTIO_MENU=y CONFIG_VIRTIO_PCI=y CONFIG_VIRTIO_PCI_LEGACY=y # CONFIG_VIRTIO_PMEM is not set CONFIG_VIRTIO_BALLOON=y CONFIG_VIRTIO_INPUT=m # CONFIG_VIRTIO_MMIO is not set # CONFIG_VDPA is not set CONFIG_VHOST_IOTLB=m CONFIG_VHOST_DPN=y CONFIG_VHOST=m CONFIG_VHOST_MENU=y CONFIG_VHOST_NET=m # CONFIG_VHOST_SCSI is not set CONFIG_VHOST_VSOCK=m # CONFIG_VHOST_CROSS_ENDIAN_LEGACY is not set # # Microsoft Hyper-V guest support # CONFIG_HYPERV=m CONFIG_HYPERV_TIMER=y CONFIG_HYPERV_UTILS=m CONFIG_HYPERV_BALLOON=m # end of Microsoft Hyper-V guest support # # Xen driver support # CONFIG_XEN_BALLOON=y # CONFIG_XEN_BALLOON_MEMORY_HOTPLUG is not set CONFIG_XEN_SCRUB_PAGES_DEFAULT=y CONFIG_XEN_DEV_EVTCHN=m # CONFIG_XEN_BACKEND is not set CONFIG_XENFS=m CONFIG_XEN_COMPAT_XENFS=y CONFIG_XEN_SYS_HYPERVISOR=y CONFIG_XEN_XENBUS_FRONTEND=y # CONFIG_XEN_GNTDEV is not set # CONFIG_XEN_GRANT_DEV_ALLOC is not set # CONFIG_XEN_GRANT_DMA_ALLOC is not set CONFIG_SWIOTLB_XEN=y # CONFIG_XEN_PVCALLS_FRONTEND is not set CONFIG_XEN_PRIVCMD=m CONFIG_XEN_HAVE_PVMMU=y CONFIG_XEN_EFI=y CONFIG_XEN_AUTO_XLATE=y CONFIG_XEN_ACPI=y CONFIG_XEN_HAVE_VPMU=y # end of Xen driver support # CONFIG_GREYBUS is not set CONFIG_STAGING=y # CONFIG_PRISM2_USB is not set # CONFIG_COMEDI is not set # CONFIG_RTL8192U is not set CONFIG_RTLLIB=m CONFIG_RTLLIB_CRYPTO_CCMP=m CONFIG_RTLLIB_CRYPTO_TKIP=m CONFIG_RTLLIB_CRYPTO_WEP=m CONFIG_RTL8192E=m # CONFIG_RTL8723BS is not set CONFIG_R8712U=m # CONFIG_R8188EU is not set # CONFIG_RTS5208 is not set # CONFIG_VT6655 is not set # CONFIG_VT6656 is not set # # IIO staging drivers # # # Accelerometers # # CONFIG_ADIS16203 is not set # CONFIG_ADIS16240 is not set # end of Accelerometers # # Analog to digital converters # # CONFIG_AD7816 is not set # CONFIG_AD7280 is not set # end of Analog to digital converters # # Analog digital bi-direction converters # # CONFIG_ADT7316 is not set # end of Analog digital bi-direction converters # # Capacitance to digital converters # # CONFIG_AD7150 is not set # CONFIG_AD7746 is not set # end of Capacitance to digital converters # # Direct Digital Synthesis # # CONFIG_AD9832 is not set # CONFIG_AD9834 is not set # end of Direct Digital Synthesis # # Network Analyzer, Impedance Converters # # CONFIG_AD5933 is not set # end of Network Analyzer, Impedance Converters # # Active energy metering IC # # CONFIG_ADE7854 is not set # end of Active energy metering IC # # Resolver to digital converters # # CONFIG_AD2S1210 is not set # end of Resolver to digital converters # end of IIO staging drivers # CONFIG_FB_SM750 is not set # # Speakup console speech # # CONFIG_SPEAKUP is not set # end of Speakup console speech # CONFIG_STAGING_MEDIA is not set # # Android # # end of Android # CONFIG_LTE_GDM724X is not set CONFIG_FIREWIRE_SERIAL=m CONFIG_FWTTY_MAX_TOTAL_PORTS=64 CONFIG_FWTTY_MAX_CARD_PORTS=32 # CONFIG_GS_FPGABOOT is not set # CONFIG_UNISYSSPAR is not set # CONFIG_FB_TFT is not set # CONFIG_WILC1000_SDIO is not set # CONFIG_WILC1000_SPI is not set # CONFIG_KS7010 is not set # CONFIG_PI433 is not set # # Gasket devices # # CONFIG_STAGING_GASKET_FRAMEWORK is not set # end of Gasket devices # CONFIG_FIELDBUS_DEV is not set # CONFIG_KPC2000 is not set CONFIG_QLGE=m # CONFIG_WFX is not set CONFIG_X86_PLATFORM_DEVICES=y CONFIG_ACPI_WMI=m CONFIG_WMI_BMOF=m # CONFIG_ALIENWARE_WMI is not set # CONFIG_HUAWEI_WMI is not set CONFIG_INTEL_WMI_THUNDERBOLT=m CONFIG_MXM_WMI=m # CONFIG_PEAQ_WMI is not set # CONFIG_XIAOMI_WMI is not set CONFIG_ACERHDF=m # CONFIG_ACER_WIRELESS is not set CONFIG_ACER_WMI=m CONFIG_APPLE_GMUX=m CONFIG_ASUS_LAPTOP=m # CONFIG_ASUS_WIRELESS is not set CONFIG_ASUS_WMI=m CONFIG_ASUS_NB_WMI=m CONFIG_EEEPC_LAPTOP=m CONFIG_EEEPC_WMI=m CONFIG_DCDBAS=m CONFIG_DELL_SMBIOS=m CONFIG_DELL_SMBIOS_WMI=y CONFIG_DELL_SMBIOS_SMM=y CONFIG_DELL_LAPTOP=m CONFIG_DELL_RBTN=m CONFIG_DELL_RBU=m CONFIG_DELL_SMO8800=m CONFIG_DELL_WMI=m CONFIG_DELL_WMI_DESCRIPTOR=m CONFIG_DELL_WMI_AIO=m # CONFIG_DELL_WMI_LED is not set CONFIG_AMILO_RFKILL=m CONFIG_FUJITSU_LAPTOP=m CONFIG_FUJITSU_TABLET=m # CONFIG_GPD_POCKET_FAN is not set CONFIG_HP_ACCEL=m CONFIG_HP_WIRELESS=m CONFIG_HP_WMI=m # CONFIG_IBM_RTL is not set CONFIG_IDEAPAD_LAPTOP=m CONFIG_SENSORS_HDAPS=m CONFIG_THINKPAD_ACPI=m CONFIG_THINKPAD_ACPI_ALSA_SUPPORT=y # CONFIG_THINKPAD_ACPI_DEBUGFACILITIES is not set # CONFIG_THINKPAD_ACPI_DEBUG is not set # CONFIG_THINKPAD_ACPI_UNSAFE_LEDS is not set CONFIG_THINKPAD_ACPI_VIDEO=y CONFIG_THINKPAD_ACPI_HOTKEY_POLL=y # CONFIG_INTEL_ATOMISP2_PM is not set CONFIG_INTEL_HID_EVENT=m # CONFIG_INTEL_INT0002_VGPIO is not set # CONFIG_INTEL_MENLOW is not set CONFIG_INTEL_OAKTRAIL=m CONFIG_INTEL_VBTN=m # CONFIG_SURFACE3_WMI is not set # CONFIG_SURFACE_3_POWER_OPREGION is not set # CONFIG_SURFACE_PRO3_BUTTON is not set CONFIG_MSI_LAPTOP=m CONFIG_MSI_WMI=m # CONFIG_PCENGINES_APU2 is not set CONFIG_SAMSUNG_LAPTOP=m CONFIG_SAMSUNG_Q10=m CONFIG_ACPI_TOSHIBA=m CONFIG_TOSHIBA_BT_RFKILL=m # CONFIG_TOSHIBA_HAPS is not set # CONFIG_TOSHIBA_WMI is not set CONFIG_ACPI_CMPC=m CONFIG_COMPAL_LAPTOP=m # CONFIG_LG_LAPTOP is not set CONFIG_PANASONIC_LAPTOP=m CONFIG_SONY_LAPTOP=m CONFIG_SONYPI_COMPAT=y # CONFIG_SYSTEM76_ACPI is not set CONFIG_TOPSTAR_LAPTOP=m # CONFIG_I2C_MULTI_INSTANTIATE is not set # CONFIG_MLX_PLATFORM is not set CONFIG_INTEL_IPS=m # CONFIG_INTEL_RST is not set # CONFIG_INTEL_SMARTCONNECT is not set # # Intel Speed Select Technology interface support # # CONFIG_INTEL_SPEED_SELECT_INTERFACE is not set # end of Intel Speed Select Technology interface support # CONFIG_INTEL_TURBO_MAX_3 is not set # CONFIG_INTEL_UNCORE_FREQ_CONTROL is not set CONFIG_INTEL_PMC_CORE=m # CONFIG_INTEL_PMC_IPC is not set # CONFIG_INTEL_PUNIT_IPC is not set CONFIG_PMC_ATOM=y # CONFIG_MFD_CROS_EC is not set # CONFIG_CHROME_PLATFORMS is not set # CONFIG_MELLANOX_PLATFORM is not set CONFIG_CLKDEV_LOOKUP=y CONFIG_HAVE_CLK_PREPARE=y CONFIG_COMMON_CLK=y # # Common Clock Framework # # CONFIG_COMMON_CLK_MAX9485 is not set # CONFIG_COMMON_CLK_SI5341 is not set # CONFIG_COMMON_CLK_SI5351 is not set # CONFIG_COMMON_CLK_SI544 is not set # CONFIG_COMMON_CLK_CDCE706 is not set # CONFIG_COMMON_CLK_CS2000_CP is not set # CONFIG_COMMON_CLK_PWM is not set # end of Common Clock Framework # CONFIG_HWSPINLOCK is not set # # Clock Source drivers # CONFIG_CLKEVT_I8253=y CONFIG_I8253_LOCK=y CONFIG_CLKBLD_I8253=y # end of Clock Source drivers CONFIG_MAILBOX=y CONFIG_PCC=y # CONFIG_ALTERA_MBOX is not set CONFIG_IOMMU_IOVA=y CONFIG_IOASID=y CONFIG_IOMMU_API=y CONFIG_IOMMU_SUPPORT=y # # Generic IOMMU Pagetable Support # # end of Generic IOMMU Pagetable Support # CONFIG_IOMMU_DEBUGFS is not set # CONFIG_IOMMU_DEFAULT_PASSTHROUGH is not set CONFIG_IOMMU_DMA=y CONFIG_AMD_IOMMU=y CONFIG_AMD_IOMMU_V2=m CONFIG_DMAR_TABLE=y CONFIG_INTEL_IOMMU=y # CONFIG_INTEL_IOMMU_SVM is not set # CONFIG_INTEL_IOMMU_DEFAULT_ON is not set CONFIG_INTEL_IOMMU_FLOPPY_WA=y # CONFIG_INTEL_IOMMU_SCALABLE_MODE_DEFAULT_ON is not set CONFIG_IRQ_REMAP=y CONFIG_HYPERV_IOMMU=y # # Remoteproc drivers # # CONFIG_REMOTEPROC is not set # end of Remoteproc drivers # # Rpmsg drivers # # CONFIG_RPMSG_QCOM_GLINK_RPM is not set # CONFIG_RPMSG_VIRTIO is not set # end of Rpmsg drivers # CONFIG_SOUNDWIRE is not set # # SOC (System On Chip) specific Drivers # # # Amlogic SoC drivers # # end of Amlogic SoC drivers # # Aspeed SoC drivers # # end of Aspeed SoC drivers # # Broadcom SoC drivers # # end of Broadcom SoC drivers # # NXP/Freescale QorIQ SoC drivers # # end of NXP/Freescale QorIQ SoC drivers # # i.MX SoC drivers # # end of i.MX SoC drivers # # Qualcomm SoC drivers # # end of Qualcomm SoC drivers # CONFIG_SOC_TI is not set # # Xilinx SoC drivers # # CONFIG_XILINX_VCU is not set # end of Xilinx SoC drivers # end of SOC (System On Chip) specific Drivers CONFIG_PM_DEVFREQ=y # # DEVFREQ Governors # CONFIG_DEVFREQ_GOV_SIMPLE_ONDEMAND=m # CONFIG_DEVFREQ_GOV_PERFORMANCE is not set # CONFIG_DEVFREQ_GOV_POWERSAVE is not set # CONFIG_DEVFREQ_GOV_USERSPACE is not set # CONFIG_DEVFREQ_GOV_PASSIVE is not set # # DEVFREQ Drivers # # CONFIG_PM_DEVFREQ_EVENT is not set # CONFIG_EXTCON is not set # CONFIG_MEMORY is not set CONFIG_IIO=y CONFIG_IIO_BUFFER=y CONFIG_IIO_BUFFER_CB=y # CONFIG_IIO_BUFFER_HW_CONSUMER is not set CONFIG_IIO_KFIFO_BUF=y CONFIG_IIO_TRIGGERED_BUFFER=m # CONFIG_IIO_CONFIGFS is not set CONFIG_IIO_TRIGGER=y CONFIG_IIO_CONSUMERS_PER_TRIGGER=2 # CONFIG_IIO_SW_DEVICE is not set # CONFIG_IIO_SW_TRIGGER is not set # # Accelerometers # # CONFIG_ADIS16201 is not set # CONFIG_ADIS16209 is not set # CONFIG_ADXL345_I2C is not set # CONFIG_ADXL345_SPI is not set # CONFIG_ADXL372_SPI is not set # CONFIG_ADXL372_I2C is not set # CONFIG_BMA180 is not set # CONFIG_BMA220 is not set # CONFIG_BMA400 is not set # CONFIG_BMC150_ACCEL is not set # CONFIG_DA280 is not set # CONFIG_DA311 is not set # CONFIG_DMARD09 is not set # CONFIG_DMARD10 is not set CONFIG_HID_SENSOR_ACCEL_3D=m # CONFIG_IIO_ST_ACCEL_3AXIS is not set # CONFIG_KXSD9 is not set # CONFIG_KXCJK1013 is not set # CONFIG_MC3230 is not set # CONFIG_MMA7455_I2C is not set # CONFIG_MMA7455_SPI is not set # CONFIG_MMA7660 is not set # CONFIG_MMA8452 is not set # CONFIG_MMA9551 is not set # CONFIG_MMA9553 is not set # CONFIG_MXC4005 is not set # CONFIG_MXC6255 is not set # CONFIG_SCA3000 is not set # CONFIG_STK8312 is not set # CONFIG_STK8BA50 is not set # end of Accelerometers # # Analog to digital converters # # CONFIG_AD7091R5 is not set # CONFIG_AD7124 is not set # CONFIG_AD7192 is not set # CONFIG_AD7266 is not set # CONFIG_AD7291 is not set # CONFIG_AD7292 is not set # CONFIG_AD7298 is not set # CONFIG_AD7476 is not set # CONFIG_AD7606_IFACE_PARALLEL is not set # CONFIG_AD7606_IFACE_SPI is not set # CONFIG_AD7766 is not set # CONFIG_AD7768_1 is not set # CONFIG_AD7780 is not set # CONFIG_AD7791 is not set # CONFIG_AD7793 is not set # CONFIG_AD7887 is not set # CONFIG_AD7923 is not set # CONFIG_AD7949 is not set # CONFIG_AD799X is not set # CONFIG_HI8435 is not set # CONFIG_HX711 is not set # CONFIG_INA2XX_ADC is not set # CONFIG_LTC2471 is not set # CONFIG_LTC2485 is not set # CONFIG_LTC2496 is not set # CONFIG_LTC2497 is not set # CONFIG_MAX1027 is not set # CONFIG_MAX11100 is not set # CONFIG_MAX1118 is not set # CONFIG_MAX1363 is not set # CONFIG_MAX9611 is not set # CONFIG_MCP320X is not set # CONFIG_MCP3422 is not set # CONFIG_MCP3911 is not set # CONFIG_NAU7802 is not set # CONFIG_TI_ADC081C is not set # CONFIG_TI_ADC0832 is not set # CONFIG_TI_ADC084S021 is not set # CONFIG_TI_ADC12138 is not set # CONFIG_TI_ADC108S102 is not set # CONFIG_TI_ADC128S052 is not set # CONFIG_TI_ADC161S626 is not set # CONFIG_TI_ADS1015 is not set # CONFIG_TI_ADS7950 is not set # CONFIG_TI_TLC4541 is not set # CONFIG_VIPERBOARD_ADC is not set # CONFIG_XILINX_XADC is not set # end of Analog to digital converters # # Analog Front Ends # # end of Analog Front Ends # # Amplifiers # # CONFIG_AD8366 is not set # CONFIG_HMC425 is not set # end of Amplifiers # # Chemical Sensors # # CONFIG_ATLAS_PH_SENSOR is not set # CONFIG_BME680 is not set # CONFIG_CCS811 is not set # CONFIG_IAQCORE is not set # CONFIG_SENSIRION_SGP30 is not set # CONFIG_SPS30 is not set # CONFIG_VZ89X is not set # end of Chemical Sensors # # Hid Sensor IIO Common # CONFIG_HID_SENSOR_IIO_COMMON=m CONFIG_HID_SENSOR_IIO_TRIGGER=m # end of Hid Sensor IIO Common # # SSP Sensor Common # # CONFIG_IIO_SSP_SENSORHUB is not set # end of SSP Sensor Common # # Digital to analog converters # # CONFIG_AD5064 is not set # CONFIG_AD5360 is not set # CONFIG_AD5380 is not set # CONFIG_AD5421 is not set # CONFIG_AD5446 is not set # CONFIG_AD5449 is not set # CONFIG_AD5592R is not set # CONFIG_AD5593R is not set # CONFIG_AD5504 is not set # CONFIG_AD5624R_SPI is not set # CONFIG_AD5686_SPI is not set # CONFIG_AD5696_I2C is not set # CONFIG_AD5755 is not set # CONFIG_AD5758 is not set # CONFIG_AD5761 is not set # CONFIG_AD5764 is not set # CONFIG_AD5770R is not set # CONFIG_AD5791 is not set # CONFIG_AD7303 is not set # CONFIG_AD8801 is not set # CONFIG_DS4424 is not set # CONFIG_LTC1660 is not set # CONFIG_LTC2632 is not set # CONFIG_M62332 is not set # CONFIG_MAX517 is not set # CONFIG_MCP4725 is not set # CONFIG_MCP4922 is not set # CONFIG_TI_DAC082S085 is not set # CONFIG_TI_DAC5571 is not set # CONFIG_TI_DAC7311 is not set # CONFIG_TI_DAC7612 is not set # end of Digital to analog converters # # IIO dummy driver # # end of IIO dummy driver # # Frequency Synthesizers DDS/PLL # # # Clock Generator/Distribution # # CONFIG_AD9523 is not set # end of Clock Generator/Distribution # # Phase-Locked Loop (PLL) frequency synthesizers # # CONFIG_ADF4350 is not set # CONFIG_ADF4371 is not set # end of Phase-Locked Loop (PLL) frequency synthesizers # end of Frequency Synthesizers DDS/PLL # # Digital gyroscope sensors # # CONFIG_ADIS16080 is not set # CONFIG_ADIS16130 is not set # CONFIG_ADIS16136 is not set # CONFIG_ADIS16260 is not set # CONFIG_ADXRS450 is not set # CONFIG_BMG160 is not set # CONFIG_FXAS21002C is not set CONFIG_HID_SENSOR_GYRO_3D=m # CONFIG_MPU3050_I2C is not set # CONFIG_IIO_ST_GYRO_3AXIS is not set # CONFIG_ITG3200 is not set # end of Digital gyroscope sensors # # Health Sensors # # # Heart Rate Monitors # # CONFIG_AFE4403 is not set # CONFIG_AFE4404 is not set # CONFIG_MAX30100 is not set # CONFIG_MAX30102 is not set # end of Heart Rate Monitors # end of Health Sensors # # Humidity sensors # # CONFIG_AM2315 is not set # CONFIG_DHT11 is not set # CONFIG_HDC100X is not set # CONFIG_HID_SENSOR_HUMIDITY is not set # CONFIG_HTS221 is not set # CONFIG_HTU21 is not set # CONFIG_SI7005 is not set # CONFIG_SI7020 is not set # end of Humidity sensors # # Inertial measurement units # # CONFIG_ADIS16400 is not set # CONFIG_ADIS16460 is not set # CONFIG_ADIS16480 is not set # CONFIG_BMI160_I2C is not set # CONFIG_BMI160_SPI is not set # CONFIG_FXOS8700_I2C is not set # CONFIG_FXOS8700_SPI is not set # CONFIG_KMX61 is not set # CONFIG_INV_MPU6050_I2C is not set # CONFIG_INV_MPU6050_SPI is not set # CONFIG_IIO_ST_LSM6DSX is not set # end of Inertial measurement units # # Light sensors # # CONFIG_ACPI_ALS is not set # CONFIG_ADJD_S311 is not set # CONFIG_ADUX1020 is not set # CONFIG_AL3010 is not set # CONFIG_AL3320A is not set # CONFIG_APDS9300 is not set # CONFIG_APDS9960 is not set # CONFIG_BH1750 is not set # CONFIG_BH1780 is not set # CONFIG_CM32181 is not set # CONFIG_CM3232 is not set # CONFIG_CM3323 is not set # CONFIG_CM36651 is not set # CONFIG_GP2AP002 is not set # CONFIG_GP2AP020A00F is not set # CONFIG_SENSORS_ISL29018 is not set # CONFIG_SENSORS_ISL29028 is not set # CONFIG_ISL29125 is not set CONFIG_HID_SENSOR_ALS=m CONFIG_HID_SENSOR_PROX=m # CONFIG_JSA1212 is not set # CONFIG_RPR0521 is not set # CONFIG_LTR501 is not set # CONFIG_LV0104CS is not set # CONFIG_MAX44000 is not set # CONFIG_MAX44009 is not set # CONFIG_NOA1305 is not set # CONFIG_OPT3001 is not set # CONFIG_PA12203001 is not set # CONFIG_SI1133 is not set # CONFIG_SI1145 is not set # CONFIG_STK3310 is not set # CONFIG_ST_UVIS25 is not set # CONFIG_TCS3414 is not set # CONFIG_TCS3472 is not set # CONFIG_SENSORS_TSL2563 is not set # CONFIG_TSL2583 is not set # CONFIG_TSL2772 is not set # CONFIG_TSL4531 is not set # CONFIG_US5182D is not set # CONFIG_VCNL4000 is not set # CONFIG_VCNL4035 is not set # CONFIG_VEML6030 is not set # CONFIG_VEML6070 is not set # CONFIG_VL6180 is not set # CONFIG_ZOPT2201 is not set # end of Light sensors # # Magnetometer sensors # # CONFIG_AK8975 is not set # CONFIG_AK09911 is not set # CONFIG_BMC150_MAGN_I2C is not set # CONFIG_BMC150_MAGN_SPI is not set # CONFIG_MAG3110 is not set CONFIG_HID_SENSOR_MAGNETOMETER_3D=m # CONFIG_MMC35240 is not set # CONFIG_IIO_ST_MAGN_3AXIS is not set # CONFIG_SENSORS_HMC5843_I2C is not set # CONFIG_SENSORS_HMC5843_SPI is not set # CONFIG_SENSORS_RM3100_I2C is not set # CONFIG_SENSORS_RM3100_SPI is not set # end of Magnetometer sensors # # Multiplexers # # end of Multiplexers # # Inclinometer sensors # CONFIG_HID_SENSOR_INCLINOMETER_3D=m CONFIG_HID_SENSOR_DEVICE_ROTATION=m # end of Inclinometer sensors # # Triggers - standalone # # CONFIG_IIO_INTERRUPT_TRIGGER is not set # CONFIG_IIO_SYSFS_TRIGGER is not set # end of Triggers - standalone # # Linear and angular position sensors # # end of Linear and angular position sensors # # Digital potentiometers # # CONFIG_AD5272 is not set # CONFIG_DS1803 is not set # CONFIG_MAX5432 is not set # CONFIG_MAX5481 is not set # CONFIG_MAX5487 is not set # CONFIG_MCP4018 is not set # CONFIG_MCP4131 is not set # CONFIG_MCP4531 is not set # CONFIG_MCP41010 is not set # CONFIG_TPL0102 is not set # end of Digital potentiometers # # Digital potentiostats # # CONFIG_LMP91000 is not set # end of Digital potentiostats # # Pressure sensors # # CONFIG_ABP060MG is not set # CONFIG_BMP280 is not set # CONFIG_DLHL60D is not set # CONFIG_DPS310 is not set CONFIG_HID_SENSOR_PRESS=m # CONFIG_HP03 is not set # CONFIG_ICP10100 is not set # CONFIG_MPL115_I2C is not set # CONFIG_MPL115_SPI is not set # CONFIG_MPL3115 is not set # CONFIG_MS5611 is not set # CONFIG_MS5637 is not set # CONFIG_IIO_ST_PRESS is not set # CONFIG_T5403 is not set # CONFIG_HP206C is not set # CONFIG_ZPA2326 is not set # end of Pressure sensors # # Lightning sensors # # CONFIG_AS3935 is not set # end of Lightning sensors # # Proximity and distance sensors # # CONFIG_ISL29501 is not set # CONFIG_LIDAR_LITE_V2 is not set # CONFIG_MB1232 is not set # CONFIG_PING is not set # CONFIG_RFD77402 is not set # CONFIG_SRF04 is not set # CONFIG_SX9500 is not set # CONFIG_SRF08 is not set # CONFIG_VL53L0X_I2C is not set # end of Proximity and distance sensors # # Resolver to digital converters # # CONFIG_AD2S90 is not set # CONFIG_AD2S1200 is not set # end of Resolver to digital converters # # Temperature sensors # # CONFIG_LTC2983 is not set # CONFIG_MAXIM_THERMOCOUPLE is not set # CONFIG_HID_SENSOR_TEMP is not set # CONFIG_MLX90614 is not set # CONFIG_MLX90632 is not set # CONFIG_TMP006 is not set # CONFIG_TMP007 is not set # CONFIG_TSYS01 is not set # CONFIG_TSYS02D is not set # CONFIG_MAX31856 is not set # end of Temperature sensors CONFIG_NTB=m # CONFIG_NTB_MSI is not set CONFIG_NTB_AMD=m # CONFIG_NTB_IDT is not set # CONFIG_NTB_INTEL is not set # CONFIG_NTB_SWITCHTEC is not set # CONFIG_NTB_PINGPONG is not set # CONFIG_NTB_TOOL is not set CONFIG_NTB_PERF=m CONFIG_NTB_TRANSPORT=m # CONFIG_VME_BUS is not set CONFIG_PWM=y CONFIG_PWM_SYSFS=y # CONFIG_PWM_DEBUG is not set # CONFIG_PWM_LPSS_PCI is not set # CONFIG_PWM_LPSS_PLATFORM is not set # CONFIG_PWM_PCA9685 is not set # # IRQ chip support # # end of IRQ chip support # CONFIG_IPACK_BUS is not set # CONFIG_RESET_CONTROLLER is not set # # PHY Subsystem # CONFIG_GENERIC_PHY=y # CONFIG_BCM_KONA_USB2_PHY is not set # CONFIG_PHY_PXA_28NM_HSIC is not set # CONFIG_PHY_PXA_28NM_USB2 is not set # CONFIG_PHY_CPCAP_USB is not set # CONFIG_PHY_INTEL_EMMC is not set # end of PHY Subsystem CONFIG_POWERCAP=y CONFIG_INTEL_RAPL_CORE=m CONFIG_INTEL_RAPL=m # CONFIG_IDLE_INJECT is not set # CONFIG_MCB is not set # # Performance monitor support # # end of Performance monitor support CONFIG_RAS=y # CONFIG_RAS_CEC is not set # CONFIG_USB4 is not set # # Android # # CONFIG_ANDROID is not set # end of Android CONFIG_LIBNVDIMM=m CONFIG_BLK_DEV_PMEM=m CONFIG_ND_BLK=m CONFIG_ND_CLAIM=y CONFIG_ND_BTT=m CONFIG_BTT=y CONFIG_ND_PFN=m CONFIG_NVDIMM_PFN=y CONFIG_NVDIMM_DAX=y CONFIG_NVDIMM_KEYS=y CONFIG_DAX_DRIVER=y CONFIG_DAX=y CONFIG_DEV_DAX=m CONFIG_DEV_DAX_PMEM=m CONFIG_DEV_DAX_KMEM=m CONFIG_DEV_DAX_PMEM_COMPAT=m CONFIG_NVMEM=y CONFIG_NVMEM_SYSFS=y # # HW tracing support # # CONFIG_STM is not set # CONFIG_INTEL_TH is not set # end of HW tracing support # CONFIG_FPGA is not set # CONFIG_TEE is not set CONFIG_PM_OPP=y # CONFIG_UNISYS_VISORBUS is not set # CONFIG_SIOX is not set # CONFIG_SLIMBUS is not set # CONFIG_INTERCONNECT is not set # CONFIG_COUNTER is not set # CONFIG_MOST is not set # end of Device Drivers # # File systems # CONFIG_DCACHE_WORD_ACCESS=y # CONFIG_VALIDATE_FS_PARSER is not set CONFIG_FS_IOMAP=y # CONFIG_EXT2_FS is not set # CONFIG_EXT3_FS is not set CONFIG_EXT4_FS=m CONFIG_EXT4_USE_FOR_EXT2=y CONFIG_EXT4_FS_POSIX_ACL=y CONFIG_EXT4_FS_SECURITY=y # CONFIG_EXT4_DEBUG is not set CONFIG_JBD2=m # CONFIG_JBD2_DEBUG is not set CONFIG_FS_MBCACHE=m # CONFIG_REISERFS_FS is not set # CONFIG_JFS_FS is not set CONFIG_XFS_FS=m CONFIG_XFS_QUOTA=y CONFIG_XFS_POSIX_ACL=y CONFIG_XFS_RT=y CONFIG_XFS_ONLINE_SCRUB=y CONFIG_XFS_ONLINE_REPAIR=y CONFIG_XFS_DEBUG=y CONFIG_XFS_ASSERT_FATAL=y CONFIG_GFS2_FS=m CONFIG_GFS2_FS_LOCKING_DLM=y CONFIG_OCFS2_FS=m CONFIG_OCFS2_FS_O2CB=m CONFIG_OCFS2_FS_USERSPACE_CLUSTER=m CONFIG_OCFS2_FS_STATS=y CONFIG_OCFS2_DEBUG_MASKLOG=y # CONFIG_OCFS2_DEBUG_FS is not set CONFIG_BTRFS_FS=m CONFIG_BTRFS_FS_POSIX_ACL=y # CONFIG_BTRFS_FS_CHECK_INTEGRITY is not set # CONFIG_BTRFS_FS_RUN_SANITY_TESTS is not set # CONFIG_BTRFS_DEBUG is not set # CONFIG_BTRFS_ASSERT is not set # CONFIG_BTRFS_FS_REF_VERIFY is not set # CONFIG_NILFS2_FS is not set CONFIG_F2FS_FS=m CONFIG_F2FS_STAT_FS=y CONFIG_F2FS_FS_XATTR=y CONFIG_F2FS_FS_POSIX_ACL=y CONFIG_F2FS_FS_SECURITY=y # CONFIG_F2FS_CHECK_FS is not set # CONFIG_F2FS_IO_TRACE is not set # CONFIG_F2FS_FAULT_INJECTION is not set # CONFIG_F2FS_FS_COMPRESSION is not set # CONFIG_ZONEFS_FS is not set CONFIG_FS_DAX=y CONFIG_FS_DAX_PMD=y CONFIG_FS_POSIX_ACL=y CONFIG_EXPORTFS=y CONFIG_EXPORTFS_BLOCK_OPS=y CONFIG_FILE_LOCKING=y CONFIG_MANDATORY_FILE_LOCKING=y CONFIG_FS_ENCRYPTION=y CONFIG_FS_ENCRYPTION_ALGS=m # CONFIG_FS_VERITY is not set CONFIG_FSNOTIFY=y CONFIG_DNOTIFY=y CONFIG_INOTIFY_USER=y CONFIG_FANOTIFY=y CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y CONFIG_QUOTA=y CONFIG_QUOTA_NETLINK_INTERFACE=y CONFIG_PRINT_QUOTA_WARNING=y # CONFIG_QUOTA_DEBUG is not set CONFIG_QUOTA_TREE=y # CONFIG_QFMT_V1 is not set CONFIG_QFMT_V2=y CONFIG_QUOTACTL=y CONFIG_QUOTACTL_COMPAT=y CONFIG_AUTOFS4_FS=y CONFIG_AUTOFS_FS=y CONFIG_FUSE_FS=m CONFIG_CUSE=m # CONFIG_VIRTIO_FS is not set CONFIG_OVERLAY_FS=m # CONFIG_OVERLAY_FS_REDIRECT_DIR is not set # CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set # CONFIG_OVERLAY_FS_INDEX is not set # CONFIG_OVERLAY_FS_XINO_AUTO is not set # CONFIG_OVERLAY_FS_METACOPY is not set # # Caches # CONFIG_FSCACHE=m CONFIG_FSCACHE_STATS=y # CONFIG_FSCACHE_HISTOGRAM is not set # CONFIG_FSCACHE_DEBUG is not set # CONFIG_FSCACHE_OBJECT_LIST is not set CONFIG_CACHEFILES=m # CONFIG_CACHEFILES_DEBUG is not set # CONFIG_CACHEFILES_HISTOGRAM is not set # end of Caches # # CD-ROM/DVD Filesystems # CONFIG_ISO9660_FS=m CONFIG_JOLIET=y CONFIG_ZISOFS=y CONFIG_UDF_FS=m # end of CD-ROM/DVD Filesystems # # DOS/FAT/EXFAT/NT Filesystems # CONFIG_FAT_FS=m CONFIG_MSDOS_FS=m CONFIG_VFAT_FS=m CONFIG_FAT_DEFAULT_CODEPAGE=437 CONFIG_FAT_DEFAULT_IOCHARSET="ascii" # CONFIG_FAT_DEFAULT_UTF8 is not set # CONFIG_EXFAT_FS is not set # CONFIG_NTFS_FS is not set # end of DOS/FAT/EXFAT/NT Filesystems # # Pseudo filesystems # CONFIG_PROC_FS=y CONFIG_PROC_KCORE=y CONFIG_PROC_VMCORE=y # CONFIG_PROC_VMCORE_DEVICE_DUMP is not set CONFIG_PROC_SYSCTL=y CONFIG_PROC_PAGE_MONITOR=y CONFIG_PROC_CHILDREN=y CONFIG_PROC_PID_ARCH_STATUS=y CONFIG_PROC_CPU_RESCTRL=y CONFIG_KERNFS=y CONFIG_SYSFS=y CONFIG_TMPFS=y CONFIG_TMPFS_POSIX_ACL=y CONFIG_TMPFS_XATTR=y CONFIG_HUGETLBFS=y CONFIG_HUGETLB_PAGE=y CONFIG_MEMFD_CREATE=y CONFIG_ARCH_HAS_GIGANTIC_PAGE=y CONFIG_CONFIGFS_FS=y CONFIG_EFIVAR_FS=y # end of Pseudo filesystems CONFIG_MISC_FILESYSTEMS=y # CONFIG_ORANGEFS_FS is not set # CONFIG_ADFS_FS is not set # CONFIG_AFFS_FS is not set # CONFIG_ECRYPT_FS is not set # CONFIG_HFS_FS is not set # CONFIG_HFSPLUS_FS is not set # CONFIG_BEFS_FS is not set # CONFIG_BFS_FS is not set # CONFIG_EFS_FS is not set # CONFIG_JFFS2_FS is not set # CONFIG_UBIFS_FS is not set CONFIG_CRAMFS=m CONFIG_CRAMFS_BLOCKDEV=y # CONFIG_CRAMFS_MTD is not set CONFIG_SQUASHFS=m CONFIG_SQUASHFS_FILE_CACHE=y # CONFIG_SQUASHFS_FILE_DIRECT is not set CONFIG_SQUASHFS_DECOMP_SINGLE=y # CONFIG_SQUASHFS_DECOMP_MULTI is not set # CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU is not set CONFIG_SQUASHFS_XATTR=y CONFIG_SQUASHFS_ZLIB=y # CONFIG_SQUASHFS_LZ4 is not set CONFIG_SQUASHFS_LZO=y CONFIG_SQUASHFS_XZ=y # CONFIG_SQUASHFS_ZSTD is not set # CONFIG_SQUASHFS_4K_DEVBLK_SIZE is not set # CONFIG_SQUASHFS_EMBEDDED is not set CONFIG_SQUASHFS_FRAGMENT_CACHE_SIZE=3 # CONFIG_VXFS_FS is not set CONFIG_MINIX_FS=m # CONFIG_OMFS_FS is not set # CONFIG_HPFS_FS is not set # CONFIG_QNX4FS_FS is not set # CONFIG_QNX6FS_FS is not set # CONFIG_ROMFS_FS is not set CONFIG_PSTORE=y CONFIG_PSTORE_DEFLATE_COMPRESS=y # CONFIG_PSTORE_LZO_COMPRESS is not set # CONFIG_PSTORE_LZ4_COMPRESS is not set # CONFIG_PSTORE_LZ4HC_COMPRESS is not set # CONFIG_PSTORE_842_COMPRESS is not set # CONFIG_PSTORE_ZSTD_COMPRESS is not set CONFIG_PSTORE_COMPRESS=y CONFIG_PSTORE_DEFLATE_COMPRESS_DEFAULT=y CONFIG_PSTORE_COMPRESS_DEFAULT="deflate" # CONFIG_PSTORE_CONSOLE is not set # CONFIG_PSTORE_PMSG is not set # CONFIG_PSTORE_FTRACE is not set CONFIG_PSTORE_RAM=m # CONFIG_SYSV_FS is not set # CONFIG_UFS_FS is not set # CONFIG_EROFS_FS is not set CONFIG_NETWORK_FILESYSTEMS=y CONFIG_NFS_FS=y # CONFIG_NFS_V2 is not set CONFIG_NFS_V3=y CONFIG_NFS_V3_ACL=y CONFIG_NFS_V4=m # CONFIG_NFS_SWAP is not set CONFIG_NFS_V4_1=y CONFIG_NFS_V4_2=y CONFIG_PNFS_FILE_LAYOUT=m CONFIG_PNFS_BLOCK=m CONFIG_PNFS_FLEXFILE_LAYOUT=m CONFIG_NFS_V4_1_IMPLEMENTATION_ID_DOMAIN="kernel.org" # CONFIG_NFS_V4_1_MIGRATION is not set CONFIG_NFS_V4_SECURITY_LABEL=y CONFIG_ROOT_NFS=y # CONFIG_NFS_USE_LEGACY_DNS is not set CONFIG_NFS_USE_KERNEL_DNS=y CONFIG_NFS_DEBUG=y CONFIG_NFS_DISABLE_UDP_SUPPORT=y CONFIG_NFSD=m CONFIG_NFSD_V2_ACL=y CONFIG_NFSD_V3=y CONFIG_NFSD_V3_ACL=y CONFIG_NFSD_V4=y CONFIG_NFSD_PNFS=y # CONFIG_NFSD_BLOCKLAYOUT is not set CONFIG_NFSD_SCSILAYOUT=y # CONFIG_NFSD_FLEXFILELAYOUT is not set # CONFIG_NFSD_V4_2_INTER_SSC is not set CONFIG_NFSD_V4_SECURITY_LABEL=y CONFIG_GRACE_PERIOD=y CONFIG_LOCKD=y CONFIG_LOCKD_V4=y CONFIG_NFS_ACL_SUPPORT=y CONFIG_NFS_COMMON=y CONFIG_SUNRPC=y CONFIG_SUNRPC_GSS=m CONFIG_SUNRPC_BACKCHANNEL=y CONFIG_RPCSEC_GSS_KRB5=m # CONFIG_SUNRPC_DISABLE_INSECURE_ENCTYPES is not set CONFIG_SUNRPC_DEBUG=y CONFIG_SUNRPC_XPRT_RDMA=m CONFIG_CEPH_FS=m # CONFIG_CEPH_FSCACHE is not set CONFIG_CEPH_FS_POSIX_ACL=y # CONFIG_CEPH_FS_SECURITY_LABEL is not set CONFIG_CIFS=m # CONFIG_CIFS_STATS2 is not set CONFIG_CIFS_ALLOW_INSECURE_LEGACY=y CONFIG_CIFS_WEAK_PW_HASH=y CONFIG_CIFS_UPCALL=y CONFIG_CIFS_XATTR=y CONFIG_CIFS_POSIX=y CONFIG_CIFS_DEBUG=y # CONFIG_CIFS_DEBUG2 is not set # CONFIG_CIFS_DEBUG_DUMP_KEYS is not set CONFIG_CIFS_DFS_UPCALL=y # CONFIG_CIFS_SMB_DIRECT is not set # CONFIG_CIFS_FSCACHE is not set # CONFIG_CODA_FS is not set # CONFIG_AFS_FS is not set CONFIG_9P_FS=y CONFIG_9P_FS_POSIX_ACL=y # CONFIG_9P_FS_SECURITY is not set CONFIG_NLS=y CONFIG_NLS_DEFAULT="utf8" CONFIG_NLS_CODEPAGE_437=y CONFIG_NLS_CODEPAGE_737=m CONFIG_NLS_CODEPAGE_775=m CONFIG_NLS_CODEPAGE_850=m CONFIG_NLS_CODEPAGE_852=m CONFIG_NLS_CODEPAGE_855=m CONFIG_NLS_CODEPAGE_857=m CONFIG_NLS_CODEPAGE_860=m CONFIG_NLS_CODEPAGE_861=m CONFIG_NLS_CODEPAGE_862=m CONFIG_NLS_CODEPAGE_863=m CONFIG_NLS_CODEPAGE_864=m CONFIG_NLS_CODEPAGE_865=m CONFIG_NLS_CODEPAGE_866=m CONFIG_NLS_CODEPAGE_869=m CONFIG_NLS_CODEPAGE_936=m CONFIG_NLS_CODEPAGE_950=m CONFIG_NLS_CODEPAGE_932=m CONFIG_NLS_CODEPAGE_949=m CONFIG_NLS_CODEPAGE_874=m CONFIG_NLS_ISO8859_8=m CONFIG_NLS_CODEPAGE_1250=m CONFIG_NLS_CODEPAGE_1251=m CONFIG_NLS_ASCII=y CONFIG_NLS_ISO8859_1=m CONFIG_NLS_ISO8859_2=m CONFIG_NLS_ISO8859_3=m CONFIG_NLS_ISO8859_4=m CONFIG_NLS_ISO8859_5=m CONFIG_NLS_ISO8859_6=m CONFIG_NLS_ISO8859_7=m CONFIG_NLS_ISO8859_9=m CONFIG_NLS_ISO8859_13=m CONFIG_NLS_ISO8859_14=m CONFIG_NLS_ISO8859_15=m CONFIG_NLS_KOI8_R=m CONFIG_NLS_KOI8_U=m CONFIG_NLS_MAC_ROMAN=m CONFIG_NLS_MAC_CELTIC=m CONFIG_NLS_MAC_CENTEURO=m CONFIG_NLS_MAC_CROATIAN=m CONFIG_NLS_MAC_CYRILLIC=m CONFIG_NLS_MAC_GAELIC=m CONFIG_NLS_MAC_GREEK=m CONFIG_NLS_MAC_ICELAND=m CONFIG_NLS_MAC_INUIT=m CONFIG_NLS_MAC_ROMANIAN=m CONFIG_NLS_MAC_TURKISH=m CONFIG_NLS_UTF8=m CONFIG_DLM=m CONFIG_DLM_DEBUG=y # CONFIG_UNICODE is not set CONFIG_IO_WQ=y # end of File systems # # Security options # CONFIG_KEYS=y # CONFIG_KEYS_REQUEST_CACHE is not set CONFIG_PERSISTENT_KEYRINGS=y CONFIG_BIG_KEYS=y CONFIG_TRUSTED_KEYS=y CONFIG_ENCRYPTED_KEYS=y # CONFIG_KEY_DH_OPERATIONS is not set # CONFIG_SECURITY_DMESG_RESTRICT is not set CONFIG_SECURITY=y CONFIG_SECURITYFS=y CONFIG_SECURITY_NETWORK=y CONFIG_PAGE_TABLE_ISOLATION=y # CONFIG_SECURITY_INFINIBAND is not set CONFIG_SECURITY_NETWORK_XFRM=y CONFIG_SECURITY_PATH=y CONFIG_INTEL_TXT=y CONFIG_LSM_MMAP_MIN_ADDR=65535 CONFIG_HAVE_HARDENED_USERCOPY_ALLOCATOR=y CONFIG_HARDENED_USERCOPY=y CONFIG_HARDENED_USERCOPY_FALLBACK=y # CONFIG_FORTIFY_SOURCE is not set # CONFIG_STATIC_USERMODEHELPER is not set CONFIG_SECURITY_SELINUX=y CONFIG_SECURITY_SELINUX_BOOTPARAM=y # CONFIG_SECURITY_SELINUX_DISABLE is not set CONFIG_SECURITY_SELINUX_DEVELOP=y CONFIG_SECURITY_SELINUX_AVC_STATS=y CONFIG_SECURITY_SELINUX_CHECKREQPROT_VALUE=1 CONFIG_SECURITY_SELINUX_SIDTAB_HASH_BITS=9 CONFIG_SECURITY_SELINUX_SID2STR_CACHE_SIZE=256 # CONFIG_SECURITY_SMACK is not set # CONFIG_SECURITY_TOMOYO is not set CONFIG_SECURITY_APPARMOR=y CONFIG_SECURITY_APPARMOR_HASH=y CONFIG_SECURITY_APPARMOR_HASH_DEFAULT=y # CONFIG_SECURITY_APPARMOR_DEBUG is not set # CONFIG_SECURITY_LOADPIN is not set CONFIG_SECURITY_YAMA=y # CONFIG_SECURITY_SAFESETID is not set # CONFIG_SECURITY_LOCKDOWN_LSM is not set CONFIG_INTEGRITY=y CONFIG_INTEGRITY_SIGNATURE=y CONFIG_INTEGRITY_ASYMMETRIC_KEYS=y CONFIG_INTEGRITY_TRUSTED_KEYRING=y # CONFIG_INTEGRITY_PLATFORM_KEYRING is not set CONFIG_INTEGRITY_AUDIT=y CONFIG_IMA=y CONFIG_IMA_MEASURE_PCR_IDX=10 CONFIG_IMA_LSM_RULES=y # CONFIG_IMA_TEMPLATE is not set CONFIG_IMA_NG_TEMPLATE=y # CONFIG_IMA_SIG_TEMPLATE is not set CONFIG_IMA_DEFAULT_TEMPLATE="ima-ng" CONFIG_IMA_DEFAULT_HASH_SHA1=y # CONFIG_IMA_DEFAULT_HASH_SHA256 is not set CONFIG_IMA_DEFAULT_HASH="sha1" # CONFIG_IMA_WRITE_POLICY is not set # CONFIG_IMA_READ_POLICY is not set CONFIG_IMA_APPRAISE=y # CONFIG_IMA_ARCH_POLICY is not set # CONFIG_IMA_APPRAISE_BUILD_POLICY is not set CONFIG_IMA_APPRAISE_BOOTPARAM=y # CONFIG_IMA_APPRAISE_MODSIG is not set CONFIG_IMA_TRUSTED_KEYRING=y # CONFIG_IMA_BLACKLIST_KEYRING is not set # CONFIG_IMA_LOAD_X509 is not set CONFIG_IMA_MEASURE_ASYMMETRIC_KEYS=y CONFIG_IMA_QUEUE_EARLY_BOOT_KEYS=y # CONFIG_IMA_SECURE_AND_OR_TRUSTED_BOOT is not set CONFIG_EVM=y CONFIG_EVM_ATTR_FSUUID=y # CONFIG_EVM_ADD_XATTRS is not set # CONFIG_EVM_LOAD_X509 is not set CONFIG_DEFAULT_SECURITY_SELINUX=y # CONFIG_DEFAULT_SECURITY_APPARMOR is not set # CONFIG_DEFAULT_SECURITY_DAC is not set CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,smack,tomoyo,apparmor,bpf" # # Kernel hardening options # # # Memory initialization # CONFIG_INIT_STACK_NONE=y # CONFIG_INIT_ON_ALLOC_DEFAULT_ON is not set # CONFIG_INIT_ON_FREE_DEFAULT_ON is not set # end of Memory initialization # end of Kernel hardening options # end of Security options CONFIG_XOR_BLOCKS=m CONFIG_ASYNC_CORE=m CONFIG_ASYNC_MEMCPY=m CONFIG_ASYNC_XOR=m CONFIG_ASYNC_PQ=m CONFIG_ASYNC_RAID6_RECOV=m CONFIG_CRYPTO=y # # Crypto core or helper # CONFIG_CRYPTO_ALGAPI=y CONFIG_CRYPTO_ALGAPI2=y CONFIG_CRYPTO_AEAD=y CONFIG_CRYPTO_AEAD2=y CONFIG_CRYPTO_SKCIPHER=y CONFIG_CRYPTO_SKCIPHER2=y CONFIG_CRYPTO_HASH=y CONFIG_CRYPTO_HASH2=y CONFIG_CRYPTO_RNG=y CONFIG_CRYPTO_RNG2=y CONFIG_CRYPTO_RNG_DEFAULT=y CONFIG_CRYPTO_AKCIPHER2=y CONFIG_CRYPTO_AKCIPHER=y CONFIG_CRYPTO_KPP2=y CONFIG_CRYPTO_KPP=m CONFIG_CRYPTO_ACOMP2=y CONFIG_CRYPTO_MANAGER=y CONFIG_CRYPTO_MANAGER2=y CONFIG_CRYPTO_USER=m CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y CONFIG_CRYPTO_GF128MUL=y CONFIG_CRYPTO_NULL=y CONFIG_CRYPTO_NULL2=y CONFIG_CRYPTO_PCRYPT=m CONFIG_CRYPTO_CRYPTD=m CONFIG_CRYPTO_AUTHENC=m CONFIG_CRYPTO_TEST=m CONFIG_CRYPTO_SIMD=m CONFIG_CRYPTO_GLUE_HELPER_X86=m CONFIG_CRYPTO_ENGINE=m # # Public-key cryptography # CONFIG_CRYPTO_RSA=y CONFIG_CRYPTO_DH=m CONFIG_CRYPTO_ECC=m CONFIG_CRYPTO_ECDH=m # CONFIG_CRYPTO_ECRDSA is not set # CONFIG_CRYPTO_CURVE25519 is not set # CONFIG_CRYPTO_CURVE25519_X86 is not set # # Authenticated Encryption with Associated Data # CONFIG_CRYPTO_CCM=m CONFIG_CRYPTO_GCM=y # CONFIG_CRYPTO_CHACHA20POLY1305 is not set # CONFIG_CRYPTO_AEGIS128 is not set # CONFIG_CRYPTO_AEGIS128_AESNI_SSE2 is not set CONFIG_CRYPTO_SEQIV=y CONFIG_CRYPTO_ECHAINIV=m # # Block modes # CONFIG_CRYPTO_CBC=y # CONFIG_CRYPTO_CFB is not set CONFIG_CRYPTO_CTR=y CONFIG_CRYPTO_CTS=m CONFIG_CRYPTO_ECB=y CONFIG_CRYPTO_LRW=m # CONFIG_CRYPTO_OFB is not set CONFIG_CRYPTO_PCBC=m CONFIG_CRYPTO_XTS=m # CONFIG_CRYPTO_KEYWRAP is not set # CONFIG_CRYPTO_NHPOLY1305_SSE2 is not set # CONFIG_CRYPTO_NHPOLY1305_AVX2 is not set # CONFIG_CRYPTO_ADIANTUM is not set CONFIG_CRYPTO_ESSIV=m # # Hash modes # CONFIG_CRYPTO_CMAC=m CONFIG_CRYPTO_HMAC=y CONFIG_CRYPTO_XCBC=m CONFIG_CRYPTO_VMAC=m # # Digest # CONFIG_CRYPTO_CRC32C=y CONFIG_CRYPTO_CRC32C_INTEL=m CONFIG_CRYPTO_CRC32=m CONFIG_CRYPTO_CRC32_PCLMUL=m CONFIG_CRYPTO_XXHASH=m CONFIG_CRYPTO_BLAKE2B=m # CONFIG_CRYPTO_BLAKE2S is not set # CONFIG_CRYPTO_BLAKE2S_X86 is not set CONFIG_CRYPTO_CRCT10DIF=y CONFIG_CRYPTO_CRCT10DIF_PCLMUL=m CONFIG_CRYPTO_GHASH=y # CONFIG_CRYPTO_POLY1305 is not set # CONFIG_CRYPTO_POLY1305_X86_64 is not set CONFIG_CRYPTO_MD4=m CONFIG_CRYPTO_MD5=y CONFIG_CRYPTO_MICHAEL_MIC=m CONFIG_CRYPTO_RMD128=m CONFIG_CRYPTO_RMD160=m CONFIG_CRYPTO_RMD256=m CONFIG_CRYPTO_RMD320=m CONFIG_CRYPTO_SHA1=y CONFIG_CRYPTO_SHA1_SSSE3=y CONFIG_CRYPTO_SHA256_SSSE3=y CONFIG_CRYPTO_SHA512_SSSE3=m CONFIG_CRYPTO_SHA256=y CONFIG_CRYPTO_SHA512=m # CONFIG_CRYPTO_SHA3 is not set # CONFIG_CRYPTO_SM3 is not set # CONFIG_CRYPTO_STREEBOG is not set CONFIG_CRYPTO_TGR192=m CONFIG_CRYPTO_WP512=m CONFIG_CRYPTO_GHASH_CLMUL_NI_INTEL=m # # Ciphers # CONFIG_CRYPTO_AES=y # CONFIG_CRYPTO_AES_TI is not set CONFIG_CRYPTO_AES_NI_INTEL=m CONFIG_CRYPTO_ANUBIS=m CONFIG_CRYPTO_ARC4=m CONFIG_CRYPTO_BLOWFISH=m CONFIG_CRYPTO_BLOWFISH_COMMON=m CONFIG_CRYPTO_BLOWFISH_X86_64=m CONFIG_CRYPTO_CAMELLIA=m CONFIG_CRYPTO_CAMELLIA_X86_64=m CONFIG_CRYPTO_CAMELLIA_AESNI_AVX_X86_64=m CONFIG_CRYPTO_CAMELLIA_AESNI_AVX2_X86_64=m CONFIG_CRYPTO_CAST_COMMON=m CONFIG_CRYPTO_CAST5=m CONFIG_CRYPTO_CAST5_AVX_X86_64=m CONFIG_CRYPTO_CAST6=m CONFIG_CRYPTO_CAST6_AVX_X86_64=m CONFIG_CRYPTO_DES=m # CONFIG_CRYPTO_DES3_EDE_X86_64 is not set CONFIG_CRYPTO_FCRYPT=m CONFIG_CRYPTO_KHAZAD=m CONFIG_CRYPTO_SALSA20=m # CONFIG_CRYPTO_CHACHA20 is not set # CONFIG_CRYPTO_CHACHA20_X86_64 is not set CONFIG_CRYPTO_SEED=m CONFIG_CRYPTO_SERPENT=m CONFIG_CRYPTO_SERPENT_SSE2_X86_64=m CONFIG_CRYPTO_SERPENT_AVX_X86_64=m CONFIG_CRYPTO_SERPENT_AVX2_X86_64=m # CONFIG_CRYPTO_SM4 is not set CONFIG_CRYPTO_TEA=m CONFIG_CRYPTO_TWOFISH=m CONFIG_CRYPTO_TWOFISH_COMMON=m CONFIG_CRYPTO_TWOFISH_X86_64=m CONFIG_CRYPTO_TWOFISH_X86_64_3WAY=m CONFIG_CRYPTO_TWOFISH_AVX_X86_64=m # # Compression # CONFIG_CRYPTO_DEFLATE=y CONFIG_CRYPTO_LZO=y # CONFIG_CRYPTO_842 is not set # CONFIG_CRYPTO_LZ4 is not set # CONFIG_CRYPTO_LZ4HC is not set # CONFIG_CRYPTO_ZSTD is not set # # Random Number Generation # CONFIG_CRYPTO_ANSI_CPRNG=m CONFIG_CRYPTO_DRBG_MENU=y CONFIG_CRYPTO_DRBG_HMAC=y CONFIG_CRYPTO_DRBG_HASH=y CONFIG_CRYPTO_DRBG_CTR=y CONFIG_CRYPTO_DRBG=y CONFIG_CRYPTO_JITTERENTROPY=y CONFIG_CRYPTO_USER_API=y CONFIG_CRYPTO_USER_API_HASH=y CONFIG_CRYPTO_USER_API_SKCIPHER=y CONFIG_CRYPTO_USER_API_RNG=m # CONFIG_CRYPTO_USER_API_AEAD is not set # CONFIG_CRYPTO_STATS is not set CONFIG_CRYPTO_HASH_INFO=y # # Crypto library routines # CONFIG_CRYPTO_LIB_AES=y CONFIG_CRYPTO_LIB_ARC4=m # CONFIG_CRYPTO_LIB_BLAKE2S is not set # CONFIG_CRYPTO_LIB_CHACHA is not set # CONFIG_CRYPTO_LIB_CURVE25519 is not set CONFIG_CRYPTO_LIB_DES=m CONFIG_CRYPTO_LIB_POLY1305_RSIZE=11 # CONFIG_CRYPTO_LIB_POLY1305 is not set # CONFIG_CRYPTO_LIB_CHACHA20POLY1305 is not set CONFIG_CRYPTO_LIB_SHA256=y CONFIG_CRYPTO_HW=y CONFIG_CRYPTO_DEV_PADLOCK=m CONFIG_CRYPTO_DEV_PADLOCK_AES=m CONFIG_CRYPTO_DEV_PADLOCK_SHA=m # CONFIG_CRYPTO_DEV_ATMEL_ECC is not set # CONFIG_CRYPTO_DEV_ATMEL_SHA204A is not set CONFIG_CRYPTO_DEV_CCP=y CONFIG_CRYPTO_DEV_CCP_DD=m CONFIG_CRYPTO_DEV_SP_CCP=y CONFIG_CRYPTO_DEV_CCP_CRYPTO=m CONFIG_CRYPTO_DEV_SP_PSP=y # CONFIG_CRYPTO_DEV_CCP_DEBUGFS is not set CONFIG_CRYPTO_DEV_QAT=m CONFIG_CRYPTO_DEV_QAT_DH895xCC=m CONFIG_CRYPTO_DEV_QAT_C3XXX=m CONFIG_CRYPTO_DEV_QAT_C62X=m CONFIG_CRYPTO_DEV_QAT_DH895xCCVF=m CONFIG_CRYPTO_DEV_QAT_C3XXXVF=m CONFIG_CRYPTO_DEV_QAT_C62XVF=m # CONFIG_CRYPTO_DEV_NITROX_CNN55XX is not set CONFIG_CRYPTO_DEV_CHELSIO=m CONFIG_CRYPTO_DEV_VIRTIO=m # CONFIG_CRYPTO_DEV_SAFEXCEL is not set # CONFIG_CRYPTO_DEV_AMLOGIC_GXL is not set CONFIG_ASYMMETRIC_KEY_TYPE=y CONFIG_ASYMMETRIC_PUBLIC_KEY_SUBTYPE=y # CONFIG_ASYMMETRIC_TPM_KEY_SUBTYPE is not set CONFIG_X509_CERTIFICATE_PARSER=y # CONFIG_PKCS8_PRIVATE_KEY_PARSER is not set CONFIG_PKCS7_MESSAGE_PARSER=y # CONFIG_PKCS7_TEST_KEY is not set CONFIG_SIGNED_PE_FILE_VERIFICATION=y # # Certificates for signature checking # CONFIG_MODULE_SIG_KEY="certs/signing_key.pem" CONFIG_SYSTEM_TRUSTED_KEYRING=y CONFIG_SYSTEM_TRUSTED_KEYS="" # CONFIG_SYSTEM_EXTRA_CERTIFICATE is not set # CONFIG_SECONDARY_TRUSTED_KEYRING is not set CONFIG_SYSTEM_BLACKLIST_KEYRING=y CONFIG_SYSTEM_BLACKLIST_HASH_LIST="" # end of Certificates for signature checking CONFIG_BINARY_PRINTF=y # # Library routines # CONFIG_RAID6_PQ=m CONFIG_RAID6_PQ_BENCHMARK=y # CONFIG_PACKING is not set CONFIG_BITREVERSE=y CONFIG_GENERIC_STRNCPY_FROM_USER=y CONFIG_GENERIC_STRNLEN_USER=y CONFIG_GENERIC_NET_UTILS=y CONFIG_GENERIC_FIND_FIRST_BIT=y CONFIG_CORDIC=m CONFIG_RATIONAL=y CONFIG_GENERIC_PCI_IOMAP=y CONFIG_GENERIC_IOMAP=y CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y CONFIG_ARCH_HAS_FAST_MULTIPLIER=y CONFIG_CRC_CCITT=y CONFIG_CRC16=y CONFIG_CRC_T10DIF=y CONFIG_CRC_ITU_T=m CONFIG_CRC32=y # CONFIG_CRC32_SELFTEST is not set CONFIG_CRC32_SLICEBY8=y # CONFIG_CRC32_SLICEBY4 is not set # CONFIG_CRC32_SARWATE is not set # CONFIG_CRC32_BIT is not set # CONFIG_CRC64 is not set # CONFIG_CRC4 is not set # CONFIG_CRC7 is not set CONFIG_LIBCRC32C=m CONFIG_CRC8=m CONFIG_XXHASH=y # CONFIG_RANDOM32_SELFTEST is not set CONFIG_ZLIB_INFLATE=y CONFIG_ZLIB_DEFLATE=y CONFIG_LZO_COMPRESS=y CONFIG_LZO_DECOMPRESS=y CONFIG_LZ4_DECOMPRESS=y CONFIG_ZSTD_COMPRESS=m CONFIG_ZSTD_DECOMPRESS=m CONFIG_XZ_DEC=y CONFIG_XZ_DEC_X86=y CONFIG_XZ_DEC_POWERPC=y CONFIG_XZ_DEC_IA64=y CONFIG_XZ_DEC_ARM=y CONFIG_XZ_DEC_ARMTHUMB=y CONFIG_XZ_DEC_SPARC=y CONFIG_XZ_DEC_BCJ=y # CONFIG_XZ_DEC_TEST is not set CONFIG_DECOMPRESS_GZIP=y CONFIG_DECOMPRESS_BZIP2=y CONFIG_DECOMPRESS_LZMA=y CONFIG_DECOMPRESS_XZ=y CONFIG_DECOMPRESS_LZO=y CONFIG_DECOMPRESS_LZ4=y CONFIG_GENERIC_ALLOCATOR=y CONFIG_REED_SOLOMON=m CONFIG_REED_SOLOMON_ENC8=y CONFIG_REED_SOLOMON_DEC8=y CONFIG_TEXTSEARCH=y CONFIG_TEXTSEARCH_KMP=m CONFIG_TEXTSEARCH_BM=m CONFIG_TEXTSEARCH_FSM=m CONFIG_BTREE=y CONFIG_INTERVAL_TREE=y CONFIG_XARRAY_MULTI=y CONFIG_ASSOCIATIVE_ARRAY=y CONFIG_HAS_IOMEM=y CONFIG_HAS_IOPORT_MAP=y CONFIG_HAS_DMA=y CONFIG_NEED_SG_DMA_LENGTH=y CONFIG_NEED_DMA_MAP_STATE=y CONFIG_ARCH_DMA_ADDR_T_64BIT=y CONFIG_ARCH_HAS_FORCE_DMA_UNENCRYPTED=y CONFIG_DMA_VIRT_OPS=y CONFIG_SWIOTLB=y CONFIG_DMA_CMA=y # # Default contiguous memory area size: # CONFIG_CMA_SIZE_MBYTES=200 CONFIG_CMA_SIZE_SEL_MBYTES=y # CONFIG_CMA_SIZE_SEL_PERCENTAGE is not set # CONFIG_CMA_SIZE_SEL_MIN is not set # CONFIG_CMA_SIZE_SEL_MAX is not set CONFIG_CMA_ALIGNMENT=8 # CONFIG_DMA_API_DEBUG is not set CONFIG_SGL_ALLOC=y CONFIG_IOMMU_HELPER=y CONFIG_CHECK_SIGNATURE=y CONFIG_CPUMASK_OFFSTACK=y CONFIG_CPU_RMAP=y CONFIG_DQL=y CONFIG_GLOB=y # CONFIG_GLOB_SELFTEST is not set CONFIG_NLATTR=y CONFIG_CLZ_TAB=y CONFIG_IRQ_POLL=y CONFIG_MPILIB=y CONFIG_SIGNATURE=y CONFIG_DIMLIB=y CONFIG_OID_REGISTRY=y CONFIG_UCS2_STRING=y CONFIG_HAVE_GENERIC_VDSO=y CONFIG_GENERIC_GETTIMEOFDAY=y CONFIG_GENERIC_VDSO_TIME_NS=y CONFIG_FONT_SUPPORT=y # CONFIG_FONTS is not set CONFIG_FONT_8x8=y CONFIG_FONT_8x16=y CONFIG_SG_POOL=y CONFIG_ARCH_HAS_PMEM_API=y CONFIG_MEMREGION=y CONFIG_ARCH_HAS_UACCESS_FLUSHCACHE=y CONFIG_ARCH_HAS_UACCESS_MCSAFE=y CONFIG_ARCH_STACKWALK=y CONFIG_SBITMAP=y # CONFIG_STRING_SELFTEST is not set # end of Library routines # # Kernel hacking # # # printk and dmesg options # CONFIG_PRINTK_TIME=y # CONFIG_PRINTK_CALLER is not set CONFIG_CONSOLE_LOGLEVEL_DEFAULT=7 CONFIG_CONSOLE_LOGLEVEL_QUIET=4 CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4 CONFIG_BOOT_PRINTK_DELAY=y CONFIG_DYNAMIC_DEBUG=y CONFIG_SYMBOLIC_ERRNAME=y CONFIG_DEBUG_BUGVERBOSE=y # end of printk and dmesg options # # Compile-time checks and compiler options # CONFIG_DEBUG_INFO=y CONFIG_DEBUG_INFO_REDUCED=y # CONFIG_DEBUG_INFO_SPLIT is not set # CONFIG_DEBUG_INFO_DWARF4 is not set # CONFIG_GDB_SCRIPTS is not set CONFIG_ENABLE_MUST_CHECK=y CONFIG_FRAME_WARN=2048 CONFIG_STRIP_ASM_SYMS=y # CONFIG_READABLE_ASM is not set # CONFIG_HEADERS_INSTALL is not set CONFIG_DEBUG_SECTION_MISMATCH=y CONFIG_SECTION_MISMATCH_WARN_ONLY=y CONFIG_STACK_VALIDATION=y # CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set # end of Compile-time checks and compiler options # # Generic Kernel Debugging Instruments # CONFIG_MAGIC_SYSRQ=y CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x1 CONFIG_MAGIC_SYSRQ_SERIAL=y CONFIG_MAGIC_SYSRQ_SERIAL_SEQUENCE="" CONFIG_DEBUG_FS=y CONFIG_HAVE_ARCH_KGDB=y # CONFIG_KGDB is not set CONFIG_ARCH_HAS_UBSAN_SANITIZE_ALL=y # CONFIG_UBSAN is not set # end of Generic Kernel Debugging Instruments CONFIG_DEBUG_KERNEL=y CONFIG_DEBUG_MISC=y # # Memory Debugging # # CONFIG_PAGE_EXTENSION is not set # CONFIG_DEBUG_PAGEALLOC is not set # CONFIG_PAGE_OWNER is not set # CONFIG_PAGE_POISONING is not set # CONFIG_DEBUG_PAGE_REF is not set CONFIG_DEBUG_RODATA_TEST=y CONFIG_GENERIC_PTDUMP=y # CONFIG_PTDUMP_DEBUGFS is not set # CONFIG_DEBUG_OBJECTS is not set # CONFIG_SLUB_DEBUG_ON is not set # CONFIG_SLUB_STATS is not set CONFIG_HAVE_DEBUG_KMEMLEAK=y # CONFIG_DEBUG_KMEMLEAK is not set # CONFIG_DEBUG_STACK_USAGE is not set # CONFIG_SCHED_STACK_END_CHECK is not set # CONFIG_DEBUG_VM is not set CONFIG_ARCH_HAS_DEBUG_VIRTUAL=y # CONFIG_DEBUG_VIRTUAL is not set CONFIG_DEBUG_MEMORY_INIT=y # CONFIG_DEBUG_PER_CPU_MAPS is not set CONFIG_HAVE_ARCH_KASAN=y CONFIG_HAVE_ARCH_KASAN_VMALLOC=y CONFIG_CC_HAS_KASAN_GENERIC=y # CONFIG_KASAN is not set CONFIG_KASAN_STACK=1 # end of Memory Debugging CONFIG_DEBUG_SHIRQ=y # # Debug Oops, Lockups and Hangs # CONFIG_PANIC_ON_OOPS=y CONFIG_PANIC_ON_OOPS_VALUE=1 CONFIG_PANIC_TIMEOUT=0 CONFIG_LOCKUP_DETECTOR=y CONFIG_SOFTLOCKUP_DETECTOR=y # CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC is not set CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC_VALUE=0 CONFIG_HARDLOCKUP_DETECTOR_PERF=y CONFIG_HARDLOCKUP_CHECK_TIMESTAMP=y CONFIG_HARDLOCKUP_DETECTOR=y CONFIG_BOOTPARAM_HARDLOCKUP_PANIC=y CONFIG_BOOTPARAM_HARDLOCKUP_PANIC_VALUE=1 # CONFIG_DETECT_HUNG_TASK is not set # CONFIG_WQ_WATCHDOG is not set # CONFIG_TEST_LOCKUP is not set # end of Debug Oops, Lockups and Hangs # # Scheduler Debugging # CONFIG_SCHED_DEBUG=y CONFIG_SCHED_INFO=y CONFIG_SCHEDSTATS=y # end of Scheduler Debugging # CONFIG_DEBUG_TIMEKEEPING is not set # # Lock Debugging (spinlocks, mutexes, etc...) # CONFIG_LOCK_DEBUGGING_SUPPORT=y # CONFIG_PROVE_LOCKING is not set # CONFIG_LOCK_STAT is not set # CONFIG_DEBUG_RT_MUTEXES is not set # CONFIG_DEBUG_SPINLOCK is not set # CONFIG_DEBUG_MUTEXES is not set # CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set # CONFIG_DEBUG_RWSEMS is not set # CONFIG_DEBUG_LOCK_ALLOC is not set CONFIG_DEBUG_ATOMIC_SLEEP=y # CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set CONFIG_LOCK_TORTURE_TEST=m # CONFIG_WW_MUTEX_SELFTEST is not set # end of Lock Debugging (spinlocks, mutexes, etc...) CONFIG_STACKTRACE=y # CONFIG_WARN_ALL_UNSEEDED_RANDOM is not set # CONFIG_DEBUG_KOBJECT is not set # # Debug kernel data structures # CONFIG_DEBUG_LIST=y # CONFIG_DEBUG_PLIST is not set # CONFIG_DEBUG_SG is not set # CONFIG_DEBUG_NOTIFIERS is not set # CONFIG_BUG_ON_DATA_CORRUPTION is not set # end of Debug kernel data structures # CONFIG_DEBUG_CREDENTIALS is not set # # RCU Debugging # CONFIG_TORTURE_TEST=m CONFIG_RCU_PERF_TEST=m CONFIG_RCU_TORTURE_TEST=m CONFIG_RCU_CPU_STALL_TIMEOUT=60 # CONFIG_RCU_TRACE is not set # CONFIG_RCU_EQS_DEBUG is not set # end of RCU Debugging # CONFIG_DEBUG_WQ_FORCE_RR_CPU is not set # CONFIG_DEBUG_BLOCK_EXT_DEVT is not set # CONFIG_CPU_HOTPLUG_STATE_CONTROL is not set CONFIG_LATENCYTOP=y CONFIG_USER_STACKTRACE_SUPPORT=y CONFIG_NOP_TRACER=y CONFIG_HAVE_FUNCTION_TRACER=y CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y CONFIG_HAVE_DYNAMIC_FTRACE=y CONFIG_HAVE_DYNAMIC_FTRACE_WITH_REGS=y CONFIG_HAVE_DYNAMIC_FTRACE_WITH_DIRECT_CALLS=y CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y CONFIG_HAVE_SYSCALL_TRACEPOINTS=y CONFIG_HAVE_FENTRY=y CONFIG_HAVE_C_RECORDMCOUNT=y CONFIG_TRACER_MAX_TRACE=y CONFIG_TRACE_CLOCK=y CONFIG_RING_BUFFER=y CONFIG_EVENT_TRACING=y CONFIG_CONTEXT_SWITCH_TRACER=y CONFIG_RING_BUFFER_ALLOW_SWAP=y CONFIG_TRACING=y CONFIG_GENERIC_TRACER=y CONFIG_TRACING_SUPPORT=y CONFIG_FTRACE=y # CONFIG_BOOTTIME_TRACING is not set CONFIG_FUNCTION_TRACER=y CONFIG_FUNCTION_GRAPH_TRACER=y CONFIG_DYNAMIC_FTRACE=y CONFIG_DYNAMIC_FTRACE_WITH_REGS=y CONFIG_DYNAMIC_FTRACE_WITH_DIRECT_CALLS=y CONFIG_FUNCTION_PROFILER=y CONFIG_STACK_TRACER=y # CONFIG_PREEMPTIRQ_EVENTS is not set # CONFIG_IRQSOFF_TRACER is not set CONFIG_SCHED_TRACER=y CONFIG_HWLAT_TRACER=y # CONFIG_MMIOTRACE is not set CONFIG_FTRACE_SYSCALLS=y CONFIG_TRACER_SNAPSHOT=y # CONFIG_TRACER_SNAPSHOT_PER_CPU_SWAP is not set CONFIG_BRANCH_PROFILE_NONE=y # CONFIG_PROFILE_ANNOTATED_BRANCHES is not set # CONFIG_PROFILE_ALL_BRANCHES is not set CONFIG_BLK_DEV_IO_TRACE=y CONFIG_KPROBE_EVENTS=y # CONFIG_KPROBE_EVENTS_ON_NOTRACE is not set CONFIG_UPROBE_EVENTS=y CONFIG_BPF_EVENTS=y CONFIG_DYNAMIC_EVENTS=y CONFIG_PROBE_EVENTS=y # CONFIG_BPF_KPROBE_OVERRIDE is not set CONFIG_FTRACE_MCOUNT_RECORD=y CONFIG_TRACING_MAP=y CONFIG_HIST_TRIGGERS=y # CONFIG_TRACE_EVENT_INJECT is not set # CONFIG_TRACEPOINT_BENCHMARK is not set CONFIG_RING_BUFFER_BENCHMARK=m # CONFIG_TRACE_EVAL_MAP_FILE is not set # CONFIG_FTRACE_STARTUP_TEST is not set # CONFIG_RING_BUFFER_STARTUP_TEST is not set # CONFIG_PREEMPTIRQ_DELAY_TEST is not set # CONFIG_SYNTH_EVENT_GEN_TEST is not set # CONFIG_KPROBE_EVENT_GEN_TEST is not set CONFIG_PROVIDE_OHCI1394_DMA_INIT=y # CONFIG_SAMPLES is not set CONFIG_ARCH_HAS_DEVMEM_IS_ALLOWED=y CONFIG_STRICT_DEVMEM=y # CONFIG_IO_STRICT_DEVMEM is not set # # x86 Debugging # CONFIG_TRACE_IRQFLAGS_SUPPORT=y CONFIG_EARLY_PRINTK_USB=y CONFIG_X86_VERBOSE_BOOTUP=y CONFIG_EARLY_PRINTK=y CONFIG_EARLY_PRINTK_DBGP=y # CONFIG_EARLY_PRINTK_USB_XDBC is not set # CONFIG_EFI_PGT_DUMP is not set # CONFIG_DEBUG_WX is not set CONFIG_DOUBLEFAULT=y # CONFIG_DEBUG_TLBFLUSH is not set # CONFIG_IOMMU_DEBUG is not set CONFIG_HAVE_MMIOTRACE_SUPPORT=y CONFIG_X86_DECODER_SELFTEST=y CONFIG_IO_DELAY_0X80=y # CONFIG_IO_DELAY_0XED is not set # CONFIG_IO_DELAY_UDELAY is not set # CONFIG_IO_DELAY_NONE is not set CONFIG_DEBUG_BOOT_PARAMS=y # CONFIG_CPA_DEBUG is not set # CONFIG_DEBUG_ENTRY is not set # CONFIG_DEBUG_NMI_SELFTEST is not set CONFIG_X86_DEBUG_FPU=y # CONFIG_PUNIT_ATOM_DEBUG is not set CONFIG_UNWINDER_ORC=y # CONFIG_UNWINDER_FRAME_POINTER is not set # end of x86 Debugging # # Kernel Testing and Coverage # # CONFIG_KUNIT is not set # CONFIG_NOTIFIER_ERROR_INJECTION is not set CONFIG_FUNCTION_ERROR_INJECTION=y CONFIG_FAULT_INJECTION=y # CONFIG_FAILSLAB is not set # CONFIG_FAIL_PAGE_ALLOC is not set CONFIG_FAIL_MAKE_REQUEST=y # CONFIG_FAIL_IO_TIMEOUT is not set # CONFIG_FAIL_FUTEX is not set CONFIG_FAULT_INJECTION_DEBUG_FS=y # CONFIG_FAIL_FUNCTION is not set # CONFIG_FAIL_MMC_REQUEST is not set CONFIG_ARCH_HAS_KCOV=y CONFIG_CC_HAS_SANCOV_TRACE_PC=y # CONFIG_KCOV is not set CONFIG_RUNTIME_TESTING_MENU=y # CONFIG_LKDTM is not set # CONFIG_TEST_LIST_SORT is not set # CONFIG_TEST_MIN_HEAP is not set # CONFIG_TEST_SORT is not set # CONFIG_KPROBES_SANITY_TEST is not set # CONFIG_BACKTRACE_SELF_TEST is not set # CONFIG_RBTREE_TEST is not set # CONFIG_REED_SOLOMON_TEST is not set # CONFIG_INTERVAL_TREE_TEST is not set # CONFIG_PERCPU_TEST is not set CONFIG_ATOMIC64_SELFTEST=y # CONFIG_ASYNC_RAID6_TEST is not set # CONFIG_TEST_HEXDUMP is not set # CONFIG_TEST_STRING_HELPERS is not set # CONFIG_TEST_STRSCPY is not set # CONFIG_TEST_KSTRTOX is not set # CONFIG_TEST_PRINTF is not set # CONFIG_TEST_BITMAP is not set # CONFIG_TEST_BITFIELD is not set # CONFIG_TEST_UUID is not set # CONFIG_TEST_XARRAY is not set # CONFIG_TEST_OVERFLOW is not set # CONFIG_TEST_RHASHTABLE is not set # CONFIG_TEST_HASH is not set # CONFIG_TEST_IDA is not set # CONFIG_TEST_LKM is not set # CONFIG_TEST_VMALLOC is not set # CONFIG_TEST_USER_COPY is not set CONFIG_TEST_BPF=m # CONFIG_TEST_BLACKHOLE_DEV is not set # CONFIG_FIND_BIT_BENCHMARK is not set # CONFIG_TEST_FIRMWARE is not set # CONFIG_TEST_SYSCTL is not set # CONFIG_TEST_UDELAY is not set # CONFIG_TEST_STATIC_KEYS is not set # CONFIG_TEST_KMOD is not set # CONFIG_TEST_MEMCAT_P is not set # CONFIG_TEST_LIVEPATCH is not set # CONFIG_TEST_STACKINIT is not set # CONFIG_TEST_MEMINIT is not set # CONFIG_MEMTEST is not set # CONFIG_HYPERV_TESTING is not set # end of Kernel Testing and Coverage # end of Kernel hacking --8TMLq6GPUuN4DysL Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename=job-script #!/bin/sh export_top_env() { export suite='will-it-scale' export testcase='will-it-scale' export category='benchmark' export nr_task=288 export job_origin='/lkp/lkp/.src-20200514-102226/allot/cyclic:p1:linux-devel:devel-hourly/lkp-knm01/will-it-scale-100.yaml' export queue_cmdline_keys='branch commit queue_at_least_once' export queue='validate' export testbox='lkp-knm01' export tbox_group='lkp-knm01' export submit_id='5ef3a570d5d5420e5af2ef20' export job_file='/lkp/jobs/scheduled/lkp-knm01/will-it-scale-performance-thread-100%-pthread_mutex2-ucode=0x11-debian-x86_64-20191114.cgz-492e639f0c222784e2e0f121966375f641c61-20200625-3674-hzh2th-2.yaml' export id='c052b7ab12987270ce5df9c891cb37f116b7a77f' export queuer_version='/lkp-src' export model='Knights Mill' export nr_node=1 export nr_cpu=288 export memory='80G' export hdd_partitions= export swap_partitions='LABEL=SWAP' export rootfs_partition='/dev/disk/by-id/ata-WDC_WD30EZRX-00SPEB0_WD-WCC4E4EK5J23-part1' export brand='Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz' export commit='492e639f0c222784e2e0f121966375f641c61b15' export need_kconfig_hw='CONFIG_IGB=y CONFIG_SATA_AHCI' export ucode='0x11' export kconfig='x86_64-rhel-7.6' export compiler='gcc-7' export enqueue_time='2020-06-25 03:11:45 +0800' export _id='5ef3a570d5d5420e5af2ef20' export _rt='/result/will-it-scale/performance-thread-100%-pthread_mutex2-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15' export user='lkp' export head_commit='33dab5accc317b5f777f30cf51564fe02c503c03' export base_commit='2ef96a5bb12be62ef75b5828c0aab838ebb29cb8' export branch='linux-devel/devel-hourly-2020051600' export rootfs='debian-x86_64-20191114.cgz' export result_root='/result/will-it-scale/performance-thread-100%-pthread_mutex2-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/3' export scheduler_version='/lkp/lkp/.src-20200624-221724' export LKP_SERVER='inn' export arch='x86_64' export max_uptime=1500 export initrd='/osimage/debian/debian-x86_64-20191114.cgz' export bootloader_append='root=/dev/ram0 user=lkp job=/lkp/jobs/scheduled/lkp-knm01/will-it-scale-performance-thread-100%-pthread_mutex2-ucode=0x11-debian-x86_64-20191114.cgz-492e639f0c222784e2e0f121966375f641c61-20200625-3674-hzh2th-2.yaml ARCH=x86_64 kconfig=x86_64-rhel-7.6 branch=linux-devel/devel-hourly-2020051600 commit=492e639f0c222784e2e0f121966375f641c61b15 BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/vmlinuz-5.7.0-rc2-01182-g492e639f0c222 max_uptime=1500 RESULT_ROOT=/result/will-it-scale/performance-thread-100%-pthread_mutex2-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/3 LKP_SERVER=inn nokaslr selinux=0 debug apic=debug sysrq_always_enabled rcupdate.rcu_cpu_stall_timeout=100 net.ifnames=0 printk.devkmsg=on panic=-1 softlockup_panic=1 nmi_watchdog=panic oops=panic load_ramdisk=2 prompt_ramdisk=0 drbd.minor_count=8 systemd.log_level=err ignore_loglevel console=tty0 earlyprintk=ttyS0,115200 console=ttyS0,115200 vga=normal rw' export modules_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/modules.cgz' export bm_initrd='/osimage/deps/debian-x86_64-20180403.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/lkp_2019-08-05.cgz,/osimage/deps/debian-x86_64-20180403.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/will-it-scale_2020-01-07.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/will-it-scale-x86_64-0f26364-1_20200528.cgz,/osimage/deps/debian-x86_64-20180403.cgz/mpstat_2020-01-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/vmstat_2020-01-07.cgz,/osimage/deps/debian-x86_64-20180403.cgz/perf_20200325.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/perf-x86_64-3e08a95294a4-1_20200624.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/sar-x86_64-e011d97-1_2020-01-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/hw_2020-01-02.cgz' export ucode_initrd='/osimage/ucode/intel-ucode-20191114.cgz' export lkp_initrd='/osimage/user/lkp/lkp-x86_64.cgz' export site='inn' export LKP_CGI_PORT=80 export LKP_CIFS_PORT=139 export last_kernel='5.7.0-rc5' export repeat_to=4 export schedule_notify_address= export queue_at_least_once=1 export kernel='/pkg/linux/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/vmlinuz-5.7.0-rc2-01182-g492e639f0c222' export dequeue_time='2020-06-25 03:26:35 +0800' export job_initrd='/lkp/jobs/scheduled/lkp-knm01/will-it-scale-performance-thread-100%-pthread_mutex2-ucode=0x11-debian-x86_64-20191114.cgz-492e639f0c222784e2e0f121966375f641c61-20200625-3674-hzh2th-2.cgz' [ -n "$LKP_SRC" ] || export LKP_SRC=/lkp/${user:-lkp}/src } run_job() { echo $$ > $TMP/run-job.pid . $LKP_SRC/lib/http.sh . $LKP_SRC/lib/job.sh . $LKP_SRC/lib/env.sh export_top_env run_setup $LKP_SRC/setup/cpufreq_governor 'performance' run_monitor $LKP_SRC/monitors/wrapper kmsg run_monitor $LKP_SRC/monitors/no-stdout/wrapper boot-time run_monitor $LKP_SRC/monitors/wrapper iostat run_monitor $LKP_SRC/monitors/wrapper heartbeat run_monitor $LKP_SRC/monitors/wrapper vmstat run_monitor $LKP_SRC/monitors/wrapper numa-numastat run_monitor $LKP_SRC/monitors/wrapper numa-vmstat run_monitor $LKP_SRC/monitors/wrapper numa-meminfo run_monitor $LKP_SRC/monitors/wrapper proc-vmstat run_monitor $LKP_SRC/monitors/wrapper proc-stat run_monitor $LKP_SRC/monitors/wrapper meminfo run_monitor $LKP_SRC/monitors/wrapper slabinfo run_monitor $LKP_SRC/monitors/wrapper interrupts run_monitor $LKP_SRC/monitors/wrapper lock_stat run_monitor $LKP_SRC/monitors/wrapper latency_stats run_monitor $LKP_SRC/monitors/wrapper softirqs run_monitor $LKP_SRC/monitors/one-shot/wrapper bdi_dev_mapping run_monitor $LKP_SRC/monitors/wrapper diskstats run_monitor $LKP_SRC/monitors/wrapper nfsstat run_monitor $LKP_SRC/monitors/wrapper cpuidle run_monitor $LKP_SRC/monitors/wrapper cpufreq-stats run_monitor $LKP_SRC/monitors/wrapper sched_debug run_monitor $LKP_SRC/monitors/wrapper perf-stat run_monitor $LKP_SRC/monitors/wrapper mpstat run_monitor $LKP_SRC/monitors/no-stdout/wrapper perf-profile run_monitor $LKP_SRC/monitors/wrapper oom-killer run_monitor $LKP_SRC/monitors/plain/watchdog run_test mode='thread' test='pthread_mutex2' $LKP_SRC/tests/wrapper will-it-scale } extract_stats() { export stats_part_begin= export stats_part_end= $LKP_SRC/stats/wrapper will-it-scale $LKP_SRC/stats/wrapper kmsg $LKP_SRC/stats/wrapper boot-time $LKP_SRC/stats/wrapper iostat $LKP_SRC/stats/wrapper vmstat $LKP_SRC/stats/wrapper numa-numastat $LKP_SRC/stats/wrapper numa-vmstat $LKP_SRC/stats/wrapper numa-meminfo $LKP_SRC/stats/wrapper proc-vmstat $LKP_SRC/stats/wrapper meminfo $LKP_SRC/stats/wrapper slabinfo $LKP_SRC/stats/wrapper interrupts $LKP_SRC/stats/wrapper lock_stat $LKP_SRC/stats/wrapper latency_stats $LKP_SRC/stats/wrapper softirqs $LKP_SRC/stats/wrapper diskstats $LKP_SRC/stats/wrapper nfsstat $LKP_SRC/stats/wrapper cpuidle $LKP_SRC/stats/wrapper sched_debug $LKP_SRC/stats/wrapper perf-stat $LKP_SRC/stats/wrapper mpstat $LKP_SRC/stats/wrapper perf-profile $LKP_SRC/stats/wrapper time will-it-scale.time $LKP_SRC/stats/wrapper dmesg $LKP_SRC/stats/wrapper kmsg $LKP_SRC/stats/wrapper last_state $LKP_SRC/stats/wrapper stderr $LKP_SRC/stats/wrapper time } "$@" --8TMLq6GPUuN4DysL Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename="job.yaml" --- #! jobs/will-it-scale-100.yaml suite: will-it-scale testcase: will-it-scale category: benchmark nr_task: 100% will-it-scale: mode: thread test: pthread_mutex2 job_origin: "/lkp/lkp/.src-20200514-102226/allot/cyclic:p1:linux-devel:devel-hourly/lkp-knm01/will-it-scale-100.yaml" #! queue options queue_cmdline_keys: - branch - commit - queue_at_least_once queue: bisect testbox: lkp-knm01 tbox_group: lkp-knm01 submit_id: 5ec21819c4d4eb13f9c8dbcd job_file: "/lkp/jobs/scheduled/lkp-knm01/will-it-scale-performance-thread-100%-pthread_mutex2-ucode=0x11-debian-x86_64-20191114.cgz-492e639f0c222784e2e0f121966375f641c61-20200518-70649-1wen252-0.yaml" id: e1f1659eb878ec75de2752dde610268b306a88e6 queuer_version: "/lkp-src" #! hosts/lkp-knm01 model: Knights Mill nr_node: 1 nr_cpu: 288 memory: 80G hdd_partitions: swap_partitions: LABEL=SWAP rootfs_partition: "/dev/disk/by-id/ata-WDC_WD30EZRX-00SPEB0_WD-WCC4E4EK5J23-part1" brand: Intel(R) Xeon Phi(TM) CPU 7295 @ 1.50GHz #! include/category/benchmark kmsg: boot-time: iostat: heartbeat: vmstat: numa-numastat: numa-vmstat: numa-meminfo: proc-vmstat: proc-stat: meminfo: slabinfo: interrupts: lock_stat: latency_stats: softirqs: bdi_dev_mapping: diskstats: nfsstat: cpuidle: cpufreq-stats: sched_debug: perf-stat: mpstat: perf-profile: #! include/category/ALL cpufreq_governor: performance #! include/queue/cyclic commit: 492e639f0c222784e2e0f121966375f641c61b15 #! include/testbox/lkp-knm01 need_kconfig_hw: - CONFIG_IGB=y - CONFIG_SATA_AHCI ucode: '0x11' #! default params kconfig: x86_64-rhel-7.6 compiler: gcc-7 enqueue_time: 2020-05-18 13:07:43.188027102 +08:00 _id: 5ec21819c4d4eb13f9c8dbcd _rt: "/result/will-it-scale/performance-thread-100%-pthread_mutex2-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15" #! schedule options user: lkp head_commit: 33dab5accc317b5f777f30cf51564fe02c503c03 base_commit: 2ef96a5bb12be62ef75b5828c0aab838ebb29cb8 branch: linux-devel/devel-hourly-2020051600 rootfs: debian-x86_64-20191114.cgz result_root: "/result/will-it-scale/performance-thread-100%-pthread_mutex2-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/0" scheduler_version: "/lkp/lkp/.src-20200518-103738" LKP_SERVER: inn arch: x86_64 max_uptime: 1500 initrd: "/osimage/debian/debian-x86_64-20191114.cgz" bootloader_append: - root=/dev/ram0 - user=lkp - job=/lkp/jobs/scheduled/lkp-knm01/will-it-scale-performance-thread-100%-pthread_mutex2-ucode=0x11-debian-x86_64-20191114.cgz-492e639f0c222784e2e0f121966375f641c61-20200518-70649-1wen252-0.yaml - ARCH=x86_64 - kconfig=x86_64-rhel-7.6 - branch=linux-devel/devel-hourly-2020051600 - commit=492e639f0c222784e2e0f121966375f641c61b15 - BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/vmlinuz-5.7.0-rc2-01182-g492e639f0c222 - max_uptime=1500 - RESULT_ROOT=/result/will-it-scale/performance-thread-100%-pthread_mutex2-ucode=0x11/lkp-knm01/debian-x86_64-20191114.cgz/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/0 - LKP_SERVER=inn - nokaslr - selinux=0 - debug - apic=debug - sysrq_always_enabled - rcupdate.rcu_cpu_stall_timeout=100 - net.ifnames=0 - printk.devkmsg=on - panic=-1 - softlockup_panic=1 - nmi_watchdog=panic - oops=panic - load_ramdisk=2 - prompt_ramdisk=0 - drbd.minor_count=8 - systemd.log_level=err - ignore_loglevel - console=tty0 - earlyprintk=ttyS0,115200 - console=ttyS0,115200 - vga=normal - rw modules_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/modules.cgz" bm_initrd: "/osimage/deps/debian-x86_64-20180403.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/lkp_2019-08-05.cgz,/osimage/deps/debian-x86_64-20180403.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/will-it-scale_2020-01-07.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/will-it-scale-x86_64-1eef89e-1_2020-01-07.cgz,/osimage/deps/debian-x86_64-20180403.cgz/mpstat_2020-01-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/vmstat_2020-01-07.cgz,/osimage/deps/debian-x86_64-20180403.cgz/perf_20200325.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/perf-x86_64-76ccd234269b-1_20200325.cgz,/osimage/pkg/debian-x86_64-20180403.cgz/sar-x86_64-e011d97-1_2020-01-03.cgz,/osimage/deps/debian-x86_64-20180403.cgz/hw_2020-01-02.cgz" ucode_initrd: "/osimage/ucode/intel-ucode-20191114.cgz" lkp_initrd: "/osimage/user/lkp/lkp-x86_64.cgz" site: inn #! /lkp/lkp/.src-20200514-102226/include/site/inn LKP_CGI_PORT: 80 LKP_CIFS_PORT: 139 oom-killer: watchdog: #! runtime status last_kernel: 5.7.0-rc5 repeat_to: 2 schedule_notify_address: #! user overrides queue_at_least_once: 0 kernel: "/pkg/linux/x86_64-rhel-7.6/gcc-7/492e639f0c222784e2e0f121966375f641c61b15/vmlinuz-5.7.0-rc2-01182-g492e639f0c222" dequeue_time: 2020-05-18 13:41:18.883977346 +08:00 #! /lkp/lkp/.src-20200518-103738/include/site/inn job_state: finished loadavg: 189.43 170.91 79.39 1/1853 11387 start_time: '1589780582' end_time: '1589780887' version: "/lkp/lkp/.src-20200514-102257:7f954776:6e450ce62" --8TMLq6GPUuN4DysL Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename=reproduce for cpu_dir in /sys/devices/system/cpu/cpu[0-9]* do online_file="$cpu_dir"/online [ -f "$online_file" ] && [ "$(cat "$online_file")" -eq 0 ] && continue file="$cpu_dir"/cpufreq/scaling_governor [ -f "$file" ] && echo "performance" > "$file" done "/lkp/benchmarks/python3/bin/python3" "./runtest.py" "pthread_mutex2" "295" "thread" "288" --8TMLq6GPUuN4DysL--