From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 86F1EC433F4 for ; Wed, 29 Jul 2020 01:31:55 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 4D3B42083E for ; Wed, 29 Jul 2020 01:31:55 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="ngOrCkYm"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="PHC7zEYQ" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 4D3B42083E Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=DGqVJPRdQiiOFD++0a4OyxIa7AlTP+Y3FzM30gSSHEY=; b=ngOrCkYm7/CfyrZp54v1+GEV2 w/rbUSKYKgsi81dvHcXs+Wg7nDH6rZZ/ku4PHrJxcOrNrU+fx2NOlyETiOHgbnsf29Ede7EcpOniC vP3EXE4cxFsJUguMi1AKHYvwLyr0A+Kg8wavWShmNetculAMumDko8pMp072JL3DI01X5VfLvLGiz OpkZwEGOPHigz8abgnCDbCQq60Ryu7kYE3evFpnZjOrVw5nxxI+Gqgm8dx6DOP1quJJ9wyuVClSwu bak81G1v8FAFQrNznsKak+eihLydAhO4wzUingi4SLbaN4GjKPbJmL4AFC06Or9jFYRENb5by264i Um40SsfFA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k0awZ-00005J-DI; Wed, 29 Jul 2020 01:31:43 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k0awP-0008UC-Cp; Wed, 29 Jul 2020 01:31:35 +0000 X-UUID: 2bb24fa777474057ad8c3f16b3af621c-20200728 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=F1W4Qb2tCLZJS6kBoFHDvl+rjGJk5YdzWfhJHm+xIbg=; b=PHC7zEYQvlj/BoPswU2pPpdGz2w92yKfZi8x2sMAk5qHef4NmTizVp1msXsbtZqNuyTMEmckSxpUmMMChrhDG3cPN20qdDjRfN6EoSmQwehncOx/5CXBjZsZzwNSTCZSNCsMTpd8oYHz3fJruE7PPYeT1yAIZb7TbWG3FUb+uas=; X-UUID: 2bb24fa777474057ad8c3f16b3af621c-20200728 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 2125923971; Tue, 28 Jul 2020 17:31:31 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 28 Jul 2020 18:31:28 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 29 Jul 2020 09:31:26 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 29 Jul 2020 09:31:26 +0800 From: Seiya Wang To: Greg Kroah-Hartman , Rob Herring , Matthias Brugger , "Daniel Lezcano" , Thomas Gleixner Subject: [PATCH v3 1/3] arm64: dts: Add Mediatek SoC MT8192 and evaluation board dts and Makefile Date: Wed, 29 Jul 2020 09:30:58 +0800 Message-ID: <20200729013100.19539-2-seiya.wang@mediatek.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20200729013100.19539-1-seiya.wang@mediatek.com> References: <20200729013100.19539-1-seiya.wang@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200728_213133_734540_B2692614 X-CRM114-Status: GOOD ( 18.76 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, srv_heupstream@mediatek.com, Seiya Wang , linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add basic chip support for Mediatek MT8192 Signed-off-by: Seiya Wang --- arch/arm64/boot/dts/mediatek/Makefile | 1 + arch/arm64/boot/dts/mediatek/mt8192-evb.dts | 29 ++ arch/arm64/boot/dts/mediatek/mt8192.dtsi | 671 ++++++++++++++++++++++++++++ 3 files changed, 701 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt8192-evb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8192.dtsi diff --git a/arch/arm64/boot/dts/mediatek/Makefile b/arch/arm64/boot/dts/mediatek/Makefile index a57af9da9f5c..80320ed2d82c 100644 --- a/arch/arm64/boot/dts/mediatek/Makefile +++ b/arch/arm64/boot/dts/mediatek/Makefile @@ -11,4 +11,5 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += mt8173-elm-hana.dtb dtb-$(CONFIG_ARCH_MEDIATEK) += mt8173-elm-hana-rev7.dtb dtb-$(CONFIG_ARCH_MEDIATEK) += mt8173-evb.dtb dtb-$(CONFIG_ARCH_MEDIATEK) += mt8183-evb.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) += mt8192-evb.dtb dtb-$(CONFIG_ARCH_MEDIATEK) += mt8516-pumpkin.dtb diff --git a/arch/arm64/boot/dts/mediatek/mt8192-evb.dts b/arch/arm64/boot/dts/mediatek/mt8192-evb.dts new file mode 100644 index 000000000000..0205837fa698 --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8192-evb.dts @@ -0,0 +1,29 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2020 MediaTek Inc. + * Author: Seiya Wang + */ +/dts-v1/; +#include "mt8192.dtsi" + +/ { + model = "MediaTek MT8192 evaluation board"; + compatible = "mediatek,mt8192-evb", "mediatek,mt8192"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:921600n8"; + }; + + memory@40000000 { + device_type = "memory"; + reg = <0 0x40000000 0 0x80000000>; + }; +}; + +&uart0 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi new file mode 100644 index 000000000000..b2933431cf35 --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -0,0 +1,671 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2020 MediaTek Inc. + * Author: Seiya Wang + */ + +/dts-v1/; +#include +#include +#include +#include + +/ { + compatible = "mediatek,mt8192"; + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + clk26m: oscillator@0 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <26000000>; + clock-output-names = "clk26m"; + }; + + clk32k: oscillator@1 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <32768>; + clock-output-names = "clk32k"; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x000>; + enable-method = "psci"; + clock-frequency = <1701000000>; + next-level-cache = <&l2_0>; + capacity-dmips-mhz = <768>; + }; + + cpu1: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x100>; + enable-method = "psci"; + clock-frequency = <1701000000>; + next-level-cache = <&l2_0>; + capacity-dmips-mhz = <768>; + }; + + cpu2: cpu@200 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x200>; + enable-method = "psci"; + clock-frequency = <1701000000>; + next-level-cache = <&l2_0>; + capacity-dmips-mhz = <768>; + }; + + cpu3: cpu@300 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x300>; + enable-method = "psci"; + clock-frequency = <1701000000>; + next-level-cache = <&l2_0>; + capacity-dmips-mhz = <768>; + }; + + cpu4: cpu@400 { + device_type = "cpu"; + compatible = "arm,cortex-a76"; + reg = <0x400>; + enable-method = "psci"; + clock-frequency = <2171000000>; + next-level-cache = <&l2_1>; + capacity-dmips-mhz = <1024>; + }; + + cpu5: cpu@500 { + device_type = "cpu"; + compatible = "arm,cortex-a76"; + reg = <0x500>; + enable-method = "psci"; + clock-frequency = <2171000000>; + next-level-cache = <&l2_1>; + capacity-dmips-mhz = <1024>; + }; + + cpu6: cpu@600 { + device_type = "cpu"; + compatible = "arm,cortex-a76"; + reg = <0x600>; + enable-method = "psci"; + clock-frequency = <2171000000>; + next-level-cache = <&l2_1>; + capacity-dmips-mhz = <1024>; + }; + + cpu7: cpu@700 { + device_type = "cpu"; + compatible = "arm,cortex-a76"; + reg = <0x700>; + enable-method = "psci"; + clock-frequency = <2171000000>; + next-level-cache = <&l2_1>; + capacity-dmips-mhz = <1024>; + }; + + cpu-map { + cluster0 { + core0 { + cpu = <&cpu0>; + }; + core1 { + cpu = <&cpu1>; + }; + core2 { + cpu = <&cpu2>; + }; + core3 { + cpu = <&cpu3>; + }; + }; + + cluster1 { + core0 { + cpu = <&cpu4>; + }; + core1 { + cpu = <&cpu5>; + }; + core2 { + cpu = <&cpu6>; + }; + core3 { + cpu = <&cpu7>; + }; + }; + }; + + l2_0: l2-cache0 { + compatible = "cache"; + next-level-cache = <&l3_0>; + }; + + l2_1: l2-cache1 { + compatible = "cache"; + next-level-cache = <&l3_0>; + }; + + l3_0: l3-cache { + compatible = "cache"; + }; + }; + + pmu-a55 { + compatible = "arm,cortex-a55-pmu"; + interrupt-parent = <&gic>; + interrupts = ; + }; + + pmu-a76 { + compatible = "arm,cortex-a76-pmu"; + interrupt-parent = <&gic>; + interrupts = ; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + timer: timer { + compatible = "arm,armv8-timer"; + interrupt-parent = <&gic>; + interrupts = , + , + , + ; + clock-frequency = <13000000>; + }; + + soc { + #address-cells = <2>; + #size-cells = <2>; + compatible = "simple-bus"; + ranges; + + gic: interrupt-controller@c000000 { + compatible = "arm,gic-v3"; + #interrupt-cells = <4>; + #redistributor-regions = <1>; + interrupt-parent = <&gic>; + interrupt-controller; + reg = <0 0x0c000000 0 0x40000>, + <0 0x0c040000 0 0x200000>; + interrupts = ; + + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity = <&cpu0 &cpu1 &cpu2 &cpu3>; + }; + ppi_cluster1: interrupt-partition-1 { + affinity = <&cpu4 &cpu5 &cpu6 &cpu7>; + }; + }; + }; + + topckgen: topckgen@10000000 { + compatible = "mediatek,mt8192-topckgen", "syscon"; + reg = <0 0x10000000 0 0x1000>; + #clock-cells = <1>; + }; + + infracfg: infracfg@10001000 { + compatible = "mediatek,mt8192-infracfg", "syscon"; + reg = <0 0x10001000 0 0x1000>; + #clock-cells = <1>; + }; + + pericfg: pericfg@10003000 { + compatible = "mediatek,mt8192-pericfg", "syscon"; + reg = <0 0x10003000 0 0x1000>; + #clock-cells = <1>; + }; + + pio: pinctrl@10005000 { + compatible = "mediatek,mt8192-pinctrl"; + reg = <0 0x10005000 0 0x1000>, + <0 0x11c20000 0 0x1000>, + <0 0x11d10000 0 0x1000>, + <0 0x11d30000 0 0x1000>, + <0 0x11d40000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e70000 0 0x1000>, + <0 0x11ea0000 0 0x1000>, + <0 0x11f20000 0 0x1000>, + <0 0x11f30000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "iocfg0", "iocfg_rm", "iocfg_bm", + "iocfg_bl", "iocfg_br", "iocfg_lm", + "iocfg_lb", "iocfg_rt", "iocfg_lt", + "iocfg_tl", "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 220>; + interrupt-controller; + interrupts = ; + #interrupt-cells = <2>; + }; + + scpsys: power-controller@10006000 { + compatible = "mediatek,mt8192-scpsys", "syscon"; + reg = <0 0x10006000 0 0x1000>; + #power-domain-cells = <1>; + clocks = <&topckgen CLK_TOP_MFG_PLL_SEL>, + <&topckgen CLK_TOP_IMG1_SEL>, + <&topckgen CLK_TOP_IMG2_SEL>, + <&topckgen CLK_TOP_IPE_SEL>, + <&topckgen CLK_TOP_VDEC_SEL>, + <&topckgen CLK_TOP_VENC_SEL>, + <&topckgen CLK_TOP_MDP_SEL>, + <&topckgen CLK_TOP_DISP_SEL>, + <&topckgen CLK_TOP_AUD_INTBUS_SEL>, + <&infracfg CLK_INFRA_AUDIO_26M_B>, + <&infracfg CLK_INFRA_AUDIO>, + <&topckgen CLK_TOP_ADSP_SEL>, + <&topckgen CLK_TOP_CAM_SEL>, + <&imgsys CLK_IMG_LARB9>, + <&imgsys CLK_IMG_GALS>, + <&imgsys2 CLK_IMG2_LARB11>, + <&imgsys2 CLK_IMG2_GALS>, + <&ipesys CLK_IPE_LARB19>, + <&ipesys CLK_IPE_LARB20>, + <&ipesys CLK_IPE_SMI_SUBCOM>, + <&ipesys CLK_IPE_GALS>, + <&vdecsys_soc CLK_VDEC_SOC_VDEC>, + <&vdecsys_soc CLK_VDEC_SOC_LAT>, + <&vdecsys_soc CLK_VDEC_SOC_LARB1>, + <&vdecsys CLK_VDEC_VDEC>, + <&vdecsys CLK_VDEC_LAT>, + <&vdecsys CLK_VDEC_LARB1>, + <&vencsys CLK_VENC_SET1_VENC>, + <&mdpsys CLK_MDP_SMI0>, + <&mmsys CLK_MM_SMI_INFRA>, + <&mmsys CLK_MM_SMI_COMMON>, + <&mmsys CLK_MM_SMI_GALS>, + <&mmsys CLK_MM_SMI_IOMMU>, + <&camsys CLK_CAM_LARB13>, + <&camsys CLK_CAM_LARB14>, + <&camsys CLK_CAM_CCU_GALS>, + <&camsys CLK_CAM_CAM2MM_GALS>, + <&camsys_rawa CLK_CAM_RAWA_LARBX>, + <&camsys_rawb CLK_CAM_RAWB_LARBX>, + <&camsys_rawc CLK_CAM_RAWC_LARBX>; + clock-names = "mfg", "isp", "isp2", "ipe", "vdec", + "venc", "mdp", "disp", "audio", "audio1", + "audio2", "adsp", "cam", "isp-0", + "isp-1", "isp2-0", "isp2-1", "ipe-0", + "ipe-1", "ipe-2", "ipe-3", "vdec-0", + "vdec-1", "vdec-2", "vdec2-0", "vdec2-1", + "vdec2-2", "venc-0", "mdp-0", "disp-0", + "disp-1", "disp-2", "disp-3", "cam-0", + "cam-1", "cam-2", "cam-3", "cam_rawa-0", + "cam_rawb-0", "cam_rawc-0"; + infracfg = <&infracfg>; + }; + + watchdog: watchdog@10007000 { + compatible = "mediatek,mt6589-wdt"; + reg = <0 0x10007000 0 0x100>; + #reset-cells = <1>; + }; + + apmixedsys: apmixedsys@1000c000 { + compatible = "mediatek,mt8192-apmixedsys", "syscon"; + reg = <0 0x1000c000 0 0x1000>; + #clock-cells = <1>; + }; + + systimer: timer@10017000 { + compatible = "mediatek,mt8192-timer", + "mediatek,mt6765-timer"; + reg = <0 0x10017000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_CSW_F26M_D2>; + clock-names = "clk13m"; + }; + + pwrap: pwrap@10026000 { + compatible = "mediatek,mt6873-pwrap"; + reg = <0 0x10026000 0 0x1000>; + reg-names = "pwrap"; + interrupts = ; + clocks = <&infracfg CLK_INFRA_PMIC_AP>, + <&infracfg CLK_INFRA_PMIC_TMR>; + clock-names = "spi", "wrap"; + assigned-clocks = <&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_OSC_D10>; + }; + + spmi_bus: spmi@10027000 { + compatible = "mediatek,pmif"; + reg = <0 0x10027000 0 0x000e00>, + <0 0x10027f00 0 0x00008c>, + <0 0x10029000 0 0x000100>; + reg-names = "pmif", "pmifmpu", "spmimst"; + interrupts = ; + interrupt-names = "pmif_irq"; + irq_event_en = <0x0 0x0 0x00300000 0x00000100 0x0>; + clocks = <&infracfg CLK_INFRA_PMIC_AP>, + <&infracfg CLK_INFRA_PMIC_TMR>, + <&topckgen CLK_TOP_SPMI_MST_SEL>; + clock-names = "pmif_sys_ck", + "pmif_tmr_ck", + "spmimst_clk_mux"; + assigned-clocks = <&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_OSC_D10>; + swinf_ch_start = <4>; + ap_swinf_no = <2>; + }; + + scp_adsp: scp_adsp@10720000 { + compatible = "mediatek,mt8192-scp_adsp", "syscon"; + reg = <0 0x10720000 0 0x1000>; + #clock-cells = <1>; + }; + + uart0: serial@11002000 { + compatible = "mediatek,mt8192-uart", + "mediatek,mt6577-uart"; + reg = <0 0x11002000 0 0x1000>; + interrupts = ; + clocks = <&clk26m>, <&infracfg CLK_INFRA_UART0>; + clock-names = "baud", "bus"; + status = "disabled"; + }; + + uart1: serial@11003000 { + compatible = "mediatek,mt8192-uart", + "mediatek,mt6577-uart"; + reg = <0 0x11003000 0 0x1000>; + interrupts = ; + clocks = <&clk26m>, <&infracfg CLK_INFRA_UART1>; + clock-names = "baud", "bus"; + status = "disabled"; + }; + + imp_iic_wrap_c: imp_iic_wrap_c@11007000 { + compatible = "mediatek,mt8192-imp_iic_wrap_c", "syscon"; + reg = <0 0x11007000 0 0x1000>; + #clock-cells = <1>; + }; + + spi0: spi@1100a000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x1100a000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI0>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi1: spi@11010000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11010000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI1>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi2: spi@11012000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11012000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI2>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi3: spi@11013000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11013000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI3>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi4: spi@11018000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11018000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI4>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi5: spi@11019000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11019000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI5>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi6: spi@1101d000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x1101d000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI6>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi7: spi@1101e000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x1101e000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI7>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + audsys: audsys@11210000 { + compatible = "mediatek,mt8192-audsys", "syscon"; + reg = <0 0x11210000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_e: imp_iic_wrap_e@11cb1000 { + compatible = "mediatek,mt8192-imp_iic_wrap_e", "syscon"; + reg = <0 0x11cb1000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_s: imp_iic_wrap_s@11d03000 { + compatible = "mediatek,mt8192-imp_iic_wrap_s", "syscon"; + reg = <0 0x11d03000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_ws: imp_iic_wrap_ws@11d23000 { + compatible = "mediatek,mt8192-imp_iic_wrap_ws", "syscon"; + reg = <0 0x11d23000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_w: imp_iic_wrap_w@11e01000 { + compatible = "mediatek,mt8192-imp_iic_wrap_w", "syscon"; + reg = <0 0x11e01000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_n: imp_iic_wrap_n@11f02000 { + compatible = "mediatek,mt8192-imp_iic_wrap_n", "syscon"; + reg = <0 0x11f02000 0 0x1000>; + #clock-cells = <1>; + }; + + msdc_top: msdc_top@11f10000 { + compatible = "mediatek,mt8192-msdc_top", "syscon"; + reg = <0 0x11f10000 0 0x1000>; + #clock-cells = <1>; + }; + + msdc: msdc@11f60000 { + compatible = "mediatek,mt8192-msdc", "syscon"; + reg = <0 0x11f60000 0 0x1000>; + #clock-cells = <1>; + }; + + mfgcfg: mfgcfg@13fbf000 { + compatible = "mediatek,mt8192-mfgcfg", "syscon"; + reg = <0 0x13fbf000 0 0x1000>; + #clock-cells = <1>; + }; + + mmsys: mmsys@14000000 { + compatible = "mediatek,mt8192-mmsys", "syscon"; + reg = <0 0x14000000 0 0x1000>; + #clock-cells = <1>; + }; + + imgsys: imgsys@15020000 { + compatible = "mediatek,mt8192-imgsys", "syscon"; + reg = <0 0x15020000 0 0x1000>; + #clock-cells = <1>; + }; + + imgsys2: imgsys2@15820000 { + compatible = "mediatek,mt8192-imgsys2", "syscon"; + reg = <0 0x15820000 0 0x1000>; + #clock-cells = <1>; + }; + + vdecsys_soc: vdecsys_soc@1600f000 { + compatible = "mediatek,mt8192-vdecsys_soc", "syscon"; + reg = <0 0x1600f000 0 0x1000>; + #clock-cells = <1>; + }; + + vdecsys: vdecsys@1602f000 { + compatible = "mediatek,mt8192-vdecsys", "syscon"; + reg = <0 0x1602f000 0 0x1000>; + #clock-cells = <1>; + }; + + vencsys: vencsys@17000000 { + compatible = "mediatek,mt8192-vencsys", "syscon"; + reg = <0 0x17000000 0 0x1000>; + #clock-cells = <1>; + }; + + apu_conn: apu_conn@19020000 { + compatible = "mediatek,mt8192-apu_conn", "syscon"; + reg = <0 0x19020000 0 0x1000>; + #clock-cells = <1>; + }; + + apu_vcore: apu_vcore@19029000 { + compatible = "mediatek,mt8192-apu_vcore", "syscon"; + reg = <0 0x19029000 0 0x1000>; + #clock-cells = <1>; + }; + + apu0: apu0@19030000 { + compatible = "mediatek,mt8192-apu0", "syscon"; + reg = <0 0x19030000 0 0x1000>; + #clock-cells = <1>; + }; + + apu1: apu1@19031000 { + compatible = "mediatek,mt8192-apu1", "syscon"; + reg = <0 0x19031000 0 0x1000>; + #clock-cells = <1>; + }; + + apu_mdla0: apu_mdla0@19034000 { + compatible = "mediatek,mt8192-apu_mdla0", "syscon"; + reg = <0 0x19034000 0 0x1000>; + #clock-cells = <1>; + }; + + camsys: camsys@1a000000 { + compatible = "mediatek,mt8192-camsys", "syscon"; + reg = <0 0x1a000000 0 0x1000>; + #clock-cells = <1>; + }; + + camsys_rawa: camsys_rawa@1a04f000 { + compatible = "mediatek,mt8192-camsys_rawa", "syscon"; + reg = <0 0x1a04f000 0 0x1000>; + #clock-cells = <1>; + }; + + camsys_rawb: camsys_rawb@1a06f000 { + compatible = "mediatek,mt8192-camsys_rawb", "syscon"; + reg = <0 0x1a06f000 0 0x1000>; + #clock-cells = <1>; + }; + + camsys_rawc: camsys_rawc@1a08f000 { + compatible = "mediatek,mt8192-camsys_rawc", "syscon"; + reg = <0 0x1a08f000 0 0x1000>; + #clock-cells = <1>; + }; + + ipesys: ipesys@1b000000 { + compatible = "mediatek,mt8192-ipesys", "syscon"; + reg = <0 0x1b000000 0 0x1000>; + #clock-cells = <1>; + }; + + mdpsys: mdpsys@1f000000 { + compatible = "mediatek,mt8192-mdpsys", "syscon"; + reg = <0 0x1f000000 0 0x1000>; + #clock-cells = <1>; + }; + }; +}; -- 2.14.1 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.4 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C5468C433EB for ; Wed, 29 Jul 2020 01:31:42 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id A0C362083E for ; Wed, 29 Jul 2020 01:31:42 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="kRE63L/r" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730546AbgG2Bbl (ORCPT ); Tue, 28 Jul 2020 21:31:41 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:45523 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1730353AbgG2Bbk (ORCPT ); Tue, 28 Jul 2020 21:31:40 -0400 X-UUID: 78784d9fd8774103bd85391a52bbc6e4-20200729 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=F1W4Qb2tCLZJS6kBoFHDvl+rjGJk5YdzWfhJHm+xIbg=; b=kRE63L/rtQXga1ln9g67tpbyO+rT7yEbOWMmmQ1OVcHfsmx+C2+v+V6eDgBjivkIYIP4rs0wTw2dXICR1m5YNuhzOFCkn1CylMi9Ahm2bXs/XyjHtSQjnySPUiO7sVOdqLsWDFFBA+GNe7ON9pGgAl6AcWZK1hVk4CC1ejvKP50=; X-UUID: 78784d9fd8774103bd85391a52bbc6e4-20200729 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 1528401306; Wed, 29 Jul 2020 09:31:28 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 29 Jul 2020 09:31:26 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 29 Jul 2020 09:31:26 +0800 From: Seiya Wang To: Greg Kroah-Hartman , Rob Herring , Matthias Brugger , Daniel Lezcano , Thomas Gleixner CC: , , , , , , Seiya Wang Subject: [PATCH v3 1/3] arm64: dts: Add Mediatek SoC MT8192 and evaluation board dts and Makefile Date: Wed, 29 Jul 2020 09:30:58 +0800 Message-ID: <20200729013100.19539-2-seiya.wang@mediatek.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20200729013100.19539-1-seiya.wang@mediatek.com> References: <20200729013100.19539-1-seiya.wang@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-serial-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-serial@vger.kernel.org QWRkIGJhc2ljIGNoaXAgc3VwcG9ydCBmb3IgTWVkaWF0ZWsgTVQ4MTkyDQoNClNpZ25lZC1vZmYt Ynk6IFNlaXlhIFdhbmcgPHNlaXlhLndhbmdAbWVkaWF0ZWsuY29tPg0KLS0tDQogYXJjaC9hcm02 NC9ib290L2R0cy9tZWRpYXRlay9NYWtlZmlsZSAgICAgICB8ICAgMSArDQogYXJjaC9hcm02NC9i b290L2R0cy9tZWRpYXRlay9tdDgxOTItZXZiLmR0cyB8ICAyOSArKw0KIGFyY2gvYXJtNjQvYm9v dC9kdHMvbWVkaWF0ZWsvbXQ4MTkyLmR0c2kgICAgfCA2NzEgKysrKysrKysrKysrKysrKysrKysr KysrKysrKw0KIDMgZmlsZXMgY2hhbmdlZCwgNzAxIGluc2VydGlvbnMoKykNCiBjcmVhdGUgbW9k ZSAxMDA2NDQgYXJjaC9hcm02NC9ib290L2R0cy9tZWRpYXRlay9tdDgxOTItZXZiLmR0cw0KIGNy ZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVrL210ODE5Mi5kdHNp DQoNCmRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVrL01ha2VmaWxlIGIv YXJjaC9hcm02NC9ib290L2R0cy9tZWRpYXRlay9NYWtlZmlsZQ0KaW5kZXggYTU3YWY5ZGE5ZjVj Li44MDMyMGVkMmQ4MmMgMTAwNjQ0DQotLS0gYS9hcmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVr L01ha2VmaWxlDQorKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVrL01ha2VmaWxlDQpA QCAtMTEsNCArMTEsNSBAQCBkdGItJChDT05GSUdfQVJDSF9NRURJQVRFSykgKz0gbXQ4MTczLWVs bS1oYW5hLmR0Yg0KIGR0Yi0kKENPTkZJR19BUkNIX01FRElBVEVLKSArPSBtdDgxNzMtZWxtLWhh bmEtcmV2Ny5kdGINCiBkdGItJChDT05GSUdfQVJDSF9NRURJQVRFSykgKz0gbXQ4MTczLWV2Yi5k dGINCiBkdGItJChDT05GSUdfQVJDSF9NRURJQVRFSykgKz0gbXQ4MTgzLWV2Yi5kdGINCitkdGIt JChDT05GSUdfQVJDSF9NRURJQVRFSykgKz0gbXQ4MTkyLWV2Yi5kdGINCiBkdGItJChDT05GSUdf QVJDSF9NRURJQVRFSykgKz0gbXQ4NTE2LXB1bXBraW4uZHRiDQpkaWZmIC0tZ2l0IGEvYXJjaC9h cm02NC9ib290L2R0cy9tZWRpYXRlay9tdDgxOTItZXZiLmR0cyBiL2FyY2gvYXJtNjQvYm9vdC9k dHMvbWVkaWF0ZWsvbXQ4MTkyLWV2Yi5kdHMNCm5ldyBmaWxlIG1vZGUgMTAwNjQ0DQppbmRleCAw MDAwMDAwMDAwMDAuLjAyMDU4MzdmYTY5OA0KLS0tIC9kZXYvbnVsbA0KKysrIGIvYXJjaC9hcm02 NC9ib290L2R0cy9tZWRpYXRlay9tdDgxOTItZXZiLmR0cw0KQEAgLTAsMCArMSwyOSBAQA0KKy8v IFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMCBPUiBNSVQpDQorLyoNCisgKiBDb3B5 cmlnaHQgKEMpIDIwMjAgTWVkaWFUZWsgSW5jLg0KKyAqIEF1dGhvcjogU2VpeWEgV2FuZyA8c2Vp eWEud2FuZ0BtZWRpYXRlay5jb20+DQorICovDQorL2R0cy12MS87DQorI2luY2x1ZGUgIm10ODE5 Mi5kdHNpIg0KKw0KKy8gew0KKwltb2RlbCA9ICJNZWRpYVRlayBNVDgxOTIgZXZhbHVhdGlvbiBi b2FyZCI7DQorCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLWV2YiIsICJtZWRpYXRlayxt dDgxOTIiOw0KKw0KKwlhbGlhc2VzIHsNCisJCXNlcmlhbDAgPSAmdWFydDA7DQorCX07DQorDQor CWNob3NlbiB7DQorCQlzdGRvdXQtcGF0aCA9ICJzZXJpYWwwOjkyMTYwMG44IjsNCisJfTsNCisN CisJbWVtb3J5QDQwMDAwMDAwIHsNCisJCWRldmljZV90eXBlID0gIm1lbW9yeSI7DQorCQlyZWcg PSA8MCAweDQwMDAwMDAwIDAgMHg4MDAwMDAwMD47DQorCX07DQorfTsNCisNCismdWFydDAgew0K KwlzdGF0dXMgPSAib2theSI7DQorfTsNCmRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRz L21lZGlhdGVrL210ODE5Mi5kdHNpIGIvYXJjaC9hcm02NC9ib290L2R0cy9tZWRpYXRlay9tdDgx OTIuZHRzaQ0KbmV3IGZpbGUgbW9kZSAxMDA2NDQNCmluZGV4IDAwMDAwMDAwMDAwMC4uYjI5MzM0 MzFjZjM1DQotLS0gL2Rldi9udWxsDQorKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVr L210ODE5Mi5kdHNpDQpAQCAtMCwwICsxLDY3MSBAQA0KKy8vIFNQRFgtTGljZW5zZS1JZGVudGlm aWVyOiAoR1BMLTIuMCBPUiBNSVQpDQorLyoNCisgKiBDb3B5cmlnaHQgKEMpIDIwMjAgTWVkaWFU ZWsgSW5jLg0KKyAqIEF1dGhvcjogU2VpeWEgV2FuZyA8c2VpeWEud2FuZ0BtZWRpYXRlay5jb20+ DQorICovDQorDQorL2R0cy12MS87DQorI2luY2x1ZGUgPGR0LWJpbmRpbmdzL2Nsb2NrL210ODE5 Mi1jbGsuaD4NCisjaW5jbHVkZSA8ZHQtYmluZGluZ3MvaW50ZXJydXB0LWNvbnRyb2xsZXIvYXJt LWdpYy5oPg0KKyNpbmNsdWRlIDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9pcnEu aD4NCisjaW5jbHVkZSA8ZHQtYmluZGluZ3MvcGluY3RybC9tdDgxOTItcGluZnVuYy5oPg0KKw0K Ky8gew0KKwljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5MiI7DQorCWludGVycnVwdC1wYXJl bnQgPSA8JmdpYz47DQorCSNhZGRyZXNzLWNlbGxzID0gPDI+Ow0KKwkjc2l6ZS1jZWxscyA9IDwy PjsNCisNCisJY2xrMjZtOiBvc2NpbGxhdG9yQDAgew0KKwkJY29tcGF0aWJsZSA9ICJmaXhlZC1j bG9jayI7DQorCQkjY2xvY2stY2VsbHMgPSA8MD47DQorCQljbG9jay1mcmVxdWVuY3kgPSA8MjYw MDAwMDA+Ow0KKwkJY2xvY2stb3V0cHV0LW5hbWVzID0gImNsazI2bSI7DQorCX07DQorDQorCWNs azMyazogb3NjaWxsYXRvckAxIHsNCisJCWNvbXBhdGlibGUgPSAiZml4ZWQtY2xvY2siOw0KKwkJ I2Nsb2NrLWNlbGxzID0gPDA+Ow0KKwkJY2xvY2stZnJlcXVlbmN5ID0gPDMyNzY4PjsNCisJCWNs b2NrLW91dHB1dC1uYW1lcyA9ICJjbGszMmsiOw0KKwl9Ow0KKw0KKwljcHVzIHsNCisJCSNhZGRy ZXNzLWNlbGxzID0gPDE+Ow0KKwkJI3NpemUtY2VsbHMgPSA8MD47DQorDQorCQljcHUwOiBjcHVA MCB7DQorCQkJZGV2aWNlX3R5cGUgPSAiY3B1IjsNCisJCQljb21wYXRpYmxlID0gImFybSxjb3J0 ZXgtYTU1IjsNCisJCQlyZWcgPSA8MHgwMDA+Ow0KKwkJCWVuYWJsZS1tZXRob2QgPSAicHNjaSI7 DQorCQkJY2xvY2stZnJlcXVlbmN5ID0gPDE3MDEwMDAwMDA+Ow0KKwkJCW5leHQtbGV2ZWwtY2Fj aGUgPSA8JmwyXzA+Ow0KKwkJCWNhcGFjaXR5LWRtaXBzLW1oeiA9IDw3Njg+Ow0KKwkJfTsNCisN CisJCWNwdTE6IGNwdUAxMDAgew0KKwkJCWRldmljZV90eXBlID0gImNwdSI7DQorCQkJY29tcGF0 aWJsZSA9ICJhcm0sY29ydGV4LWE1NSI7DQorCQkJcmVnID0gPDB4MTAwPjsNCisJCQllbmFibGUt bWV0aG9kID0gInBzY2kiOw0KKwkJCWNsb2NrLWZyZXF1ZW5jeSA9IDwxNzAxMDAwMDAwPjsNCisJ CQluZXh0LWxldmVsLWNhY2hlID0gPCZsMl8wPjsNCisJCQljYXBhY2l0eS1kbWlwcy1taHogPSA8 NzY4PjsNCisJCX07DQorDQorCQljcHUyOiBjcHVAMjAwIHsNCisJCQlkZXZpY2VfdHlwZSA9ICJj cHUiOw0KKwkJCWNvbXBhdGlibGUgPSAiYXJtLGNvcnRleC1hNTUiOw0KKwkJCXJlZyA9IDwweDIw MD47DQorCQkJZW5hYmxlLW1ldGhvZCA9ICJwc2NpIjsNCisJCQljbG9jay1mcmVxdWVuY3kgPSA8 MTcwMTAwMDAwMD47DQorCQkJbmV4dC1sZXZlbC1jYWNoZSA9IDwmbDJfMD47DQorCQkJY2FwYWNp dHktZG1pcHMtbWh6ID0gPDc2OD47DQorCQl9Ow0KKw0KKwkJY3B1MzogY3B1QDMwMCB7DQorCQkJ ZGV2aWNlX3R5cGUgPSAiY3B1IjsNCisJCQljb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTU1IjsN CisJCQlyZWcgPSA8MHgzMDA+Ow0KKwkJCWVuYWJsZS1tZXRob2QgPSAicHNjaSI7DQorCQkJY2xv Y2stZnJlcXVlbmN5ID0gPDE3MDEwMDAwMDA+Ow0KKwkJCW5leHQtbGV2ZWwtY2FjaGUgPSA8Jmwy XzA+Ow0KKwkJCWNhcGFjaXR5LWRtaXBzLW1oeiA9IDw3Njg+Ow0KKwkJfTsNCisNCisJCWNwdTQ6 IGNwdUA0MDAgew0KKwkJCWRldmljZV90eXBlID0gImNwdSI7DQorCQkJY29tcGF0aWJsZSA9ICJh cm0sY29ydGV4LWE3NiI7DQorCQkJcmVnID0gPDB4NDAwPjsNCisJCQllbmFibGUtbWV0aG9kID0g InBzY2kiOw0KKwkJCWNsb2NrLWZyZXF1ZW5jeSA9IDwyMTcxMDAwMDAwPjsNCisJCQluZXh0LWxl dmVsLWNhY2hlID0gPCZsMl8xPjsNCisJCQljYXBhY2l0eS1kbWlwcy1taHogPSA8MTAyND47DQor CQl9Ow0KKw0KKwkJY3B1NTogY3B1QDUwMCB7DQorCQkJZGV2aWNlX3R5cGUgPSAiY3B1IjsNCisJ CQljb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTc2IjsNCisJCQlyZWcgPSA8MHg1MDA+Ow0KKwkJ CWVuYWJsZS1tZXRob2QgPSAicHNjaSI7DQorCQkJY2xvY2stZnJlcXVlbmN5ID0gPDIxNzEwMDAw MDA+Ow0KKwkJCW5leHQtbGV2ZWwtY2FjaGUgPSA8JmwyXzE+Ow0KKwkJCWNhcGFjaXR5LWRtaXBz LW1oeiA9IDwxMDI0PjsNCisJCX07DQorDQorCQljcHU2OiBjcHVANjAwIHsNCisJCQlkZXZpY2Vf dHlwZSA9ICJjcHUiOw0KKwkJCWNvbXBhdGlibGUgPSAiYXJtLGNvcnRleC1hNzYiOw0KKwkJCXJl ZyA9IDwweDYwMD47DQorCQkJZW5hYmxlLW1ldGhvZCA9ICJwc2NpIjsNCisJCQljbG9jay1mcmVx dWVuY3kgPSA8MjE3MTAwMDAwMD47DQorCQkJbmV4dC1sZXZlbC1jYWNoZSA9IDwmbDJfMT47DQor CQkJY2FwYWNpdHktZG1pcHMtbWh6ID0gPDEwMjQ+Ow0KKwkJfTsNCisNCisJCWNwdTc6IGNwdUA3 MDAgew0KKwkJCWRldmljZV90eXBlID0gImNwdSI7DQorCQkJY29tcGF0aWJsZSA9ICJhcm0sY29y dGV4LWE3NiI7DQorCQkJcmVnID0gPDB4NzAwPjsNCisJCQllbmFibGUtbWV0aG9kID0gInBzY2ki Ow0KKwkJCWNsb2NrLWZyZXF1ZW5jeSA9IDwyMTcxMDAwMDAwPjsNCisJCQluZXh0LWxldmVsLWNh Y2hlID0gPCZsMl8xPjsNCisJCQljYXBhY2l0eS1kbWlwcy1taHogPSA8MTAyND47DQorCQl9Ow0K Kw0KKwkJY3B1LW1hcCB7DQorCQkJY2x1c3RlcjAgew0KKwkJCQljb3JlMCB7DQorCQkJCQljcHUg PSA8JmNwdTA+Ow0KKwkJCQl9Ow0KKwkJCQljb3JlMSB7DQorCQkJCQljcHUgPSA8JmNwdTE+Ow0K KwkJCQl9Ow0KKwkJCQljb3JlMiB7DQorCQkJCQljcHUgPSA8JmNwdTI+Ow0KKwkJCQl9Ow0KKwkJ CQljb3JlMyB7DQorCQkJCQljcHUgPSA8JmNwdTM+Ow0KKwkJCQl9Ow0KKwkJCX07DQorDQorCQkJ Y2x1c3RlcjEgew0KKwkJCQljb3JlMCB7DQorCQkJCQljcHUgPSA8JmNwdTQ+Ow0KKwkJCQl9Ow0K KwkJCQljb3JlMSB7DQorCQkJCQljcHUgPSA8JmNwdTU+Ow0KKwkJCQl9Ow0KKwkJCQljb3JlMiB7 DQorCQkJCQljcHUgPSA8JmNwdTY+Ow0KKwkJCQl9Ow0KKwkJCQljb3JlMyB7DQorCQkJCQljcHUg PSA8JmNwdTc+Ow0KKwkJCQl9Ow0KKwkJCX07DQorCQl9Ow0KKw0KKwkJbDJfMDogbDItY2FjaGUw IHsNCisJCQljb21wYXRpYmxlID0gImNhY2hlIjsNCisJCQluZXh0LWxldmVsLWNhY2hlID0gPCZs M18wPjsNCisJCX07DQorDQorCQlsMl8xOiBsMi1jYWNoZTEgew0KKwkJCWNvbXBhdGlibGUgPSAi Y2FjaGUiOw0KKwkJCW5leHQtbGV2ZWwtY2FjaGUgPSA8JmwzXzA+Ow0KKwkJfTsNCisNCisJCWwz XzA6IGwzLWNhY2hlIHsNCisJCQljb21wYXRpYmxlID0gImNhY2hlIjsNCisJCX07DQorCX07DQor DQorCXBtdS1hNTUgew0KKwkJY29tcGF0aWJsZSA9ICJhcm0sY29ydGV4LWE1NS1wbXUiOw0KKwkJ aW50ZXJydXB0LXBhcmVudCA9IDwmZ2ljPjsNCisJCWludGVycnVwdHMgPSA8R0lDX1BQSSA3IElS UV9UWVBFX0xFVkVMX0hJR0ggJnBwaV9jbHVzdGVyMD47DQorCX07DQorDQorCXBtdS1hNzYgew0K KwkJY29tcGF0aWJsZSA9ICJhcm0sY29ydGV4LWE3Ni1wbXUiOw0KKwkJaW50ZXJydXB0LXBhcmVu dCA9IDwmZ2ljPjsNCisJCWludGVycnVwdHMgPSA8R0lDX1BQSSA3IElSUV9UWVBFX0xFVkVMX0hJ R0ggJnBwaV9jbHVzdGVyMT47DQorCX07DQorDQorCXBzY2kgew0KKwkJY29tcGF0aWJsZSA9ICJh cm0scHNjaS0xLjAiOw0KKwkJbWV0aG9kID0gInNtYyI7DQorCX07DQorDQorCXRpbWVyOiB0aW1l ciB7DQorCQljb21wYXRpYmxlID0gImFybSxhcm12OC10aW1lciI7DQorCQlpbnRlcnJ1cHQtcGFy ZW50ID0gPCZnaWM+Ow0KKwkJaW50ZXJydXB0cyA9IDxHSUNfUFBJIDEzIElSUV9UWVBFX0xFVkVM X0hJR0ggMD4sDQorCQkJICAgICA8R0lDX1BQSSAxNCBJUlFfVFlQRV9MRVZFTF9ISUdIIDA+LA0K KwkJCSAgICAgPEdJQ19QUEkgMTEgSVJRX1RZUEVfTEVWRUxfSElHSCAwPiwNCisJCQkgICAgIDxH SUNfUFBJIDEwIElSUV9UWVBFX0xFVkVMX0hJR0ggMD47DQorCQljbG9jay1mcmVxdWVuY3kgPSA8 MTMwMDAwMDA+Ow0KKwl9Ow0KKw0KKwlzb2Mgew0KKwkJI2FkZHJlc3MtY2VsbHMgPSA8Mj47DQor CQkjc2l6ZS1jZWxscyA9IDwyPjsNCisJCWNvbXBhdGlibGUgPSAic2ltcGxlLWJ1cyI7DQorCQly YW5nZXM7DQorDQorCQlnaWM6IGludGVycnVwdC1jb250cm9sbGVyQGMwMDAwMDAgew0KKwkJCWNv bXBhdGlibGUgPSAiYXJtLGdpYy12MyI7DQorCQkJI2ludGVycnVwdC1jZWxscyA9IDw0PjsNCisJ CQkjcmVkaXN0cmlidXRvci1yZWdpb25zID0gPDE+Ow0KKwkJCWludGVycnVwdC1wYXJlbnQgPSA8 JmdpYz47DQorCQkJaW50ZXJydXB0LWNvbnRyb2xsZXI7DQorCQkJcmVnID0gPDAgMHgwYzAwMDAw MCAwIDB4NDAwMDA+LA0KKwkJCSAgICAgIDwwIDB4MGMwNDAwMDAgMCAweDIwMDAwMD47DQorCQkJ aW50ZXJydXB0cyA9IDxHSUNfUFBJIDkgSVJRX1RZUEVfTEVWRUxfSElHSCAwPjsNCisNCisJCQlw cGktcGFydGl0aW9ucyB7DQorCQkJCXBwaV9jbHVzdGVyMDogaW50ZXJydXB0LXBhcnRpdGlvbi0w IHsNCisJCQkJCWFmZmluaXR5ID0gPCZjcHUwICZjcHUxICZjcHUyICZjcHUzPjsNCisJCQkJfTsN CisJCQkJcHBpX2NsdXN0ZXIxOiBpbnRlcnJ1cHQtcGFydGl0aW9uLTEgew0KKwkJCQkJYWZmaW5p dHkgPSA8JmNwdTQgJmNwdTUgJmNwdTYgJmNwdTc+Ow0KKwkJCQl9Ow0KKwkJCX07DQorCQl9Ow0K Kw0KKwkJdG9wY2tnZW46IHRvcGNrZ2VuQDEwMDAwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1l ZGlhdGVrLG10ODE5Mi10b3Bja2dlbiIsICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4MTAwMDAw MDAgMCAweDEwMDA+Ow0KKwkJCSNjbG9jay1jZWxscyA9IDwxPjsNCisJCX07DQorDQorCQlpbmZy YWNmZzogaW5mcmFjZmdAMTAwMDEwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4 MTkyLWluZnJhY2ZnIiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxMDAwMTAwMCAwIDB4MTAw MD47DQorCQkJI2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisNCisJCXBlcmljZmc6IHBlcmlj ZmdAMTAwMDMwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLXBlcmljZmci LCAic3lzY29uIjsNCisJCQlyZWcgPSA8MCAweDEwMDAzMDAwIDAgMHgxMDAwPjsNCisJCQkjY2xv Y2stY2VsbHMgPSA8MT47DQorCQl9Ow0KKw0KKwkJcGlvOiBwaW5jdHJsQDEwMDA1MDAwIHsNCisJ CQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1waW5jdHJsIjsNCisJCQlyZWcgPSA8MCAw eDEwMDA1MDAwIDAgMHgxMDAwPiwNCisJCQkgICAgICA8MCAweDExYzIwMDAwIDAgMHgxMDAwPiwN CisJCQkgICAgICA8MCAweDExZDEwMDAwIDAgMHgxMDAwPiwNCisJCQkgICAgICA8MCAweDExZDMw MDAwIDAgMHgxMDAwPiwNCisJCQkgICAgICA8MCAweDExZDQwMDAwIDAgMHgxMDAwPiwNCisJCQkg ICAgICA8MCAweDExZTIwMDAwIDAgMHgxMDAwPiwNCisJCQkgICAgICA8MCAweDExZTcwMDAwIDAg MHgxMDAwPiwNCisJCQkgICAgICA8MCAweDExZWEwMDAwIDAgMHgxMDAwPiwNCisJCQkgICAgICA8 MCAweDExZjIwMDAwIDAgMHgxMDAwPiwNCisJCQkgICAgICA8MCAweDExZjMwMDAwIDAgMHgxMDAw PiwNCisJCQkgICAgICA8MCAweDEwMDBiMDAwIDAgMHgxMDAwPjsNCisJCQlyZWctbmFtZXMgPSAi aW9jZmcwIiwgImlvY2ZnX3JtIiwgImlvY2ZnX2JtIiwNCisJCQkJICAgICJpb2NmZ19ibCIsICJp b2NmZ19iciIsICJpb2NmZ19sbSIsDQorCQkJCSAgICAiaW9jZmdfbGIiLCAiaW9jZmdfcnQiLCAi aW9jZmdfbHQiLA0KKwkJCQkgICAgImlvY2ZnX3RsIiwgImVpbnQiOw0KKwkJCWdwaW8tY29udHJv bGxlcjsNCisJCQkjZ3Bpby1jZWxscyA9IDwyPjsNCisJCQlncGlvLXJhbmdlcyA9IDwmcGlvIDAg MCAyMjA+Ow0KKwkJCWludGVycnVwdC1jb250cm9sbGVyOw0KKwkJCWludGVycnVwdHMgPSA8R0lD X1NQSSAyMTIgSVJRX1RZUEVfTEVWRUxfSElHSCAwPjsNCisJCQkjaW50ZXJydXB0LWNlbGxzID0g PDI+Ow0KKwkJfTsNCisNCisJCXNjcHN5czogcG93ZXItY29udHJvbGxlckAxMDAwNjAwMCB7DQor CQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTItc2Nwc3lzIiwgInN5c2NvbiI7DQorCQkJ cmVnID0gPDAgMHgxMDAwNjAwMCAwIDB4MTAwMD47DQorCQkJI3Bvd2VyLWRvbWFpbi1jZWxscyA9 IDwxPjsNCisJCQljbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfTUZHX1BMTF9TRUw+LA0KKwkJ CQkgPCZ0b3Bja2dlbiBDTEtfVE9QX0lNRzFfU0VMPiwNCisJCQkJIDwmdG9wY2tnZW4gQ0xLX1RP UF9JTUcyX1NFTD4sDQorCQkJCSA8JnRvcGNrZ2VuIENMS19UT1BfSVBFX1NFTD4sDQorCQkJCSA8 JnRvcGNrZ2VuIENMS19UT1BfVkRFQ19TRUw+LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX1ZF TkNfU0VMPiwNCisJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9NRFBfU0VMPiwNCisJCQkJIDwmdG9w Y2tnZW4gQ0xLX1RPUF9ESVNQX1NFTD4sDQorCQkJCSA8JnRvcGNrZ2VuIENMS19UT1BfQVVEX0lO VEJVU19TRUw+LA0KKwkJCQkgPCZpbmZyYWNmZyBDTEtfSU5GUkFfQVVESU9fMjZNX0I+LA0KKwkJ CQkgPCZpbmZyYWNmZyBDTEtfSU5GUkFfQVVESU8+LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9Q X0FEU1BfU0VMPiwNCisJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9DQU1fU0VMPiwNCisJCQkJIDwm aW1nc3lzIENMS19JTUdfTEFSQjk+LA0KKwkJCQkgPCZpbWdzeXMgQ0xLX0lNR19HQUxTPiwNCisJ CQkJIDwmaW1nc3lzMiBDTEtfSU1HMl9MQVJCMTE+LA0KKwkJCQkgPCZpbWdzeXMyIENMS19JTUcy X0dBTFM+LA0KKwkJCQkgPCZpcGVzeXMgQ0xLX0lQRV9MQVJCMTk+LA0KKwkJCQkgPCZpcGVzeXMg Q0xLX0lQRV9MQVJCMjA+LA0KKwkJCQkgPCZpcGVzeXMgQ0xLX0lQRV9TTUlfU1VCQ09NPiwNCisJ CQkJIDwmaXBlc3lzIENMS19JUEVfR0FMUz4sDQorCQkJCSA8JnZkZWNzeXNfc29jIENMS19WREVD X1NPQ19WREVDPiwNCisJCQkJIDwmdmRlY3N5c19zb2MgQ0xLX1ZERUNfU09DX0xBVD4sDQorCQkJ CSA8JnZkZWNzeXNfc29jIENMS19WREVDX1NPQ19MQVJCMT4sDQorCQkJCSA8JnZkZWNzeXMgQ0xL X1ZERUNfVkRFQz4sDQorCQkJCSA8JnZkZWNzeXMgQ0xLX1ZERUNfTEFUPiwNCisJCQkJIDwmdmRl Y3N5cyBDTEtfVkRFQ19MQVJCMT4sDQorCQkJCSA8JnZlbmNzeXMgQ0xLX1ZFTkNfU0VUMV9WRU5D PiwNCisJCQkJIDwmbWRwc3lzIENMS19NRFBfU01JMD4sDQorCQkJCSA8Jm1tc3lzIENMS19NTV9T TUlfSU5GUkE+LA0KKwkJCQkgPCZtbXN5cyBDTEtfTU1fU01JX0NPTU1PTj4sDQorCQkJCSA8Jm1t c3lzIENMS19NTV9TTUlfR0FMUz4sDQorCQkJCSA8Jm1tc3lzIENMS19NTV9TTUlfSU9NTVU+LA0K KwkJCQkgPCZjYW1zeXMgQ0xLX0NBTV9MQVJCMTM+LA0KKwkJCQkgPCZjYW1zeXMgQ0xLX0NBTV9M QVJCMTQ+LA0KKwkJCQkgPCZjYW1zeXMgQ0xLX0NBTV9DQ1VfR0FMUz4sDQorCQkJCSA8JmNhbXN5 cyBDTEtfQ0FNX0NBTTJNTV9HQUxTPiwNCisJCQkJIDwmY2Ftc3lzX3Jhd2EgQ0xLX0NBTV9SQVdB X0xBUkJYPiwNCisJCQkJIDwmY2Ftc3lzX3Jhd2IgQ0xLX0NBTV9SQVdCX0xBUkJYPiwNCisJCQkJ IDwmY2Ftc3lzX3Jhd2MgQ0xLX0NBTV9SQVdDX0xBUkJYPjsNCisJCQljbG9jay1uYW1lcyA9ICJt ZmciLCAiaXNwIiwgImlzcDIiLCAiaXBlIiwgInZkZWMiLA0KKwkJCQkgICAgICAidmVuYyIsICJt ZHAiLCAiZGlzcCIsICJhdWRpbyIsICJhdWRpbzEiLA0KKwkJCQkgICAgICAiYXVkaW8yIiwgImFk c3AiLCAiY2FtIiwgImlzcC0wIiwNCisJCQkJICAgICAgImlzcC0xIiwgImlzcDItMCIsICJpc3Ay LTEiLCAiaXBlLTAiLA0KKwkJCQkgICAgICAiaXBlLTEiLCAiaXBlLTIiLCAiaXBlLTMiLCAidmRl Yy0wIiwNCisJCQkJICAgICAgInZkZWMtMSIsICJ2ZGVjLTIiLCAidmRlYzItMCIsICJ2ZGVjMi0x IiwNCisJCQkJICAgICAgInZkZWMyLTIiLCAidmVuYy0wIiwgIm1kcC0wIiwgImRpc3AtMCIsDQor CQkJCSAgICAgICJkaXNwLTEiLCAiZGlzcC0yIiwgImRpc3AtMyIsICJjYW0tMCIsDQorCQkJCSAg ICAgICJjYW0tMSIsICJjYW0tMiIsICJjYW0tMyIsICJjYW1fcmF3YS0wIiwNCisJCQkJICAgICAg ImNhbV9yYXdiLTAiLCAiY2FtX3Jhd2MtMCI7DQorCQkJaW5mcmFjZmcgPSA8JmluZnJhY2ZnPjsN CisJCX07DQorDQorCQl3YXRjaGRvZzogd2F0Y2hkb2dAMTAwMDcwMDAgew0KKwkJCWNvbXBhdGli bGUgPSAibWVkaWF0ZWssbXQ2NTg5LXdkdCI7DQorCQkJcmVnID0gPDAgMHgxMDAwNzAwMCAwIDB4 MTAwPjsNCisJCQkjcmVzZXQtY2VsbHMgPSA8MT47DQorCQl9Ow0KKw0KKwkJYXBtaXhlZHN5czog YXBtaXhlZHN5c0AxMDAwYzAwMCB7DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTIt YXBtaXhlZHN5cyIsICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4MTAwMGMwMDAgMCAweDEwMDA+ Ow0KKwkJCSNjbG9jay1jZWxscyA9IDwxPjsNCisJCX07DQorDQorCQlzeXN0aW1lcjogdGltZXJA MTAwMTcwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLXRpbWVyIiwNCisJ CQkJICAgICAibWVkaWF0ZWssbXQ2NzY1LXRpbWVyIjsNCisJCQlyZWcgPSA8MCAweDEwMDE3MDAw IDAgMHgxMDAwPjsNCisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMjMzIElSUV9UWVBFX0xFVkVM X0hJR0ggMD47DQorCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX0NTV19GMjZNX0QyPjsN CisJCQljbG9jay1uYW1lcyA9ICJjbGsxM20iOw0KKwkJfTsNCisNCisJCXB3cmFwOiBwd3JhcEAx MDAyNjAwMCB7DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDY4NzMtcHdyYXAiOw0KKwkJ CXJlZyA9IDwwIDB4MTAwMjYwMDAgMCAweDEwMDA+Ow0KKwkJCXJlZy1uYW1lcyA9ICJwd3JhcCI7 DQorCQkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDIyMCBJUlFfVFlQRV9MRVZFTF9ISUdIIDA+Ow0K KwkJCWNsb2NrcyA9IDwmaW5mcmFjZmcgQ0xLX0lORlJBX1BNSUNfQVA+LA0KKwkJCQkgPCZpbmZy YWNmZyBDTEtfSU5GUkFfUE1JQ19UTVI+Ow0KKwkJCWNsb2NrLW5hbWVzID0gInNwaSIsICJ3cmFw IjsNCisJCQlhc3NpZ25lZC1jbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfUFdSQVBfVUxQT1ND X1NFTD47DQorCQkJYXNzaWduZWQtY2xvY2stcGFyZW50cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9P U0NfRDEwPjsNCisJCX07DQorDQorCQlzcG1pX2J1czogc3BtaUAxMDAyNzAwMCB7DQorCQkJY29t cGF0aWJsZSA9ICJtZWRpYXRlayxwbWlmIjsNCisJCQlyZWcgPSA8MCAweDEwMDI3MDAwIDAgMHgw MDBlMDA+LA0KKwkJCSAgICAgIDwwIDB4MTAwMjdmMDAgMCAweDAwMDA4Yz4sDQorCQkJICAgICAg PDAgMHgxMDAyOTAwMCAwIDB4MDAwMTAwPjsNCisJCQlyZWctbmFtZXMgPSAicG1pZiIsICJwbWlm bXB1IiwgInNwbWltc3QiOw0KKwkJCWludGVycnVwdHMgPSA8R0lDX1NQSSAyMjEgSVJRX1RZUEVf TEVWRUxfSElHSCAwPjsNCisJCQlpbnRlcnJ1cHQtbmFtZXMgPSAicG1pZl9pcnEiOw0KKwkJCWly cV9ldmVudF9lbiA9IDwweDAgMHgwIDB4MDAzMDAwMDAgMHgwMDAwMDEwMCAweDA+Ow0KKwkJCWNs b2NrcyA9IDwmaW5mcmFjZmcgQ0xLX0lORlJBX1BNSUNfQVA+LA0KKwkJCQkgPCZpbmZyYWNmZyBD TEtfSU5GUkFfUE1JQ19UTVI+LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX1NQTUlfTVNUX1NF TD47DQorCQkJY2xvY2stbmFtZXMgPSAicG1pZl9zeXNfY2siLA0KKwkJCQkgICAgICAicG1pZl90 bXJfY2siLA0KKwkJCQkgICAgICAic3BtaW1zdF9jbGtfbXV4IjsNCisJCQlhc3NpZ25lZC1jbG9j a3MgPSA8JnRvcGNrZ2VuIENMS19UT1BfUFdSQVBfVUxQT1NDX1NFTD47DQorCQkJYXNzaWduZWQt Y2xvY2stcGFyZW50cyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9PU0NfRDEwPjsNCisJCQlzd2luZl9j aF9zdGFydCA9IDw0PjsNCisJCQlhcF9zd2luZl9ubyA9IDwyPjsNCisJCX07DQorDQorCQlzY3Bf YWRzcDogc2NwX2Fkc3BAMTA3MjAwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4 MTkyLXNjcF9hZHNwIiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxMDcyMDAwMCAwIDB4MTAw MD47DQorCQkJI2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisNCisJCXVhcnQwOiBzZXJpYWxA MTEwMDIwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLXVhcnQiLA0KKwkJ CQkgICAgICJtZWRpYXRlayxtdDY1NzctdWFydCI7DQorCQkJcmVnID0gPDAgMHgxMTAwMjAwMCAw IDB4MTAwMD47DQorCQkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDEwOSBJUlFfVFlQRV9MRVZFTF9I SUdIIDA+Ow0KKwkJCWNsb2NrcyA9IDwmY2xrMjZtPiwgPCZpbmZyYWNmZyBDTEtfSU5GUkFfVUFS VDA+Ow0KKwkJCWNsb2NrLW5hbWVzID0gImJhdWQiLCAiYnVzIjsNCisJCQlzdGF0dXMgPSAiZGlz YWJsZWQiOw0KKwkJfTsNCisNCisJCXVhcnQxOiBzZXJpYWxAMTEwMDMwMDAgew0KKwkJCWNvbXBh dGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLXVhcnQiLA0KKwkJCQkgICAgICJtZWRpYXRlayxtdDY1 NzctdWFydCI7DQorCQkJcmVnID0gPDAgMHgxMTAwMzAwMCAwIDB4MTAwMD47DQorCQkJaW50ZXJy dXB0cyA9IDxHSUNfU1BJIDExMCBJUlFfVFlQRV9MRVZFTF9ISUdIIDA+Ow0KKwkJCWNsb2NrcyA9 IDwmY2xrMjZtPiwgPCZpbmZyYWNmZyBDTEtfSU5GUkFfVUFSVDE+Ow0KKwkJCWNsb2NrLW5hbWVz ID0gImJhdWQiLCAiYnVzIjsNCisJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KKwkJfTsNCisNCisJ CWltcF9paWNfd3JhcF9jOiBpbXBfaWljX3dyYXBfY0AxMTAwNzAwMCB7DQorCQkJY29tcGF0aWJs ZSA9ICJtZWRpYXRlayxtdDgxOTItaW1wX2lpY193cmFwX2MiLCAic3lzY29uIjsNCisJCQlyZWcg PSA8MCAweDExMDA3MDAwIDAgMHgxMDAwPjsNCisJCQkjY2xvY2stY2VsbHMgPSA8MT47DQorCQl9 Ow0KKw0KKwkJc3BpMDogc3BpQDExMDBhMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVr LG10ODE5Mi1zcGkiLA0KKwkJCQkgICAgICJtZWRpYXRlayxtdDY3NjUtc3BpIjsNCisJCQkjYWRk cmVzcy1jZWxscyA9IDwxPjsNCisJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCisJCQlyZWcgPSA8MCAw eDExMDBhMDAwIDAgMHgxMDAwPjsNCisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTU5IElSUV9U WVBFX0xFVkVMX0hJR0ggMD47DQorCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX01BSU5Q TExfRDVfRDQ+LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX1NQSV9TRUw+LA0KKwkJCQkgPCZp bmZyYWNmZyBDTEtfSU5GUkFfU1BJMD47DQorCQkJY2xvY2stbmFtZXMgPSAicGFyZW50LWNsayIs ICJzZWwtY2xrIiwgInNwaS1jbGsiOw0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQl9Ow0K Kw0KKwkJc3BpMTogc3BpQDExMDEwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10 ODE5Mi1zcGkiLA0KKwkJCQkgICAgICJtZWRpYXRlayxtdDY3NjUtc3BpIjsNCisJCQkjYWRkcmVz cy1jZWxscyA9IDwxPjsNCisJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCisJCQlyZWcgPSA8MCAweDEx MDEwMDAwIDAgMHgxMDAwPjsNCisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTYwIElSUV9UWVBF X0xFVkVMX0hJR0ggMD47DQorCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX01BSU5QTExf RDVfRDQ+LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX1NQSV9TRUw+LA0KKwkJCQkgPCZpbmZy YWNmZyBDTEtfSU5GUkFfU1BJMT47DQorCQkJY2xvY2stbmFtZXMgPSAicGFyZW50LWNsayIsICJz ZWwtY2xrIiwgInNwaS1jbGsiOw0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQl9Ow0KKw0K KwkJc3BpMjogc3BpQDExMDEyMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5 Mi1zcGkiLA0KKwkJCQkgICAgICJtZWRpYXRlayxtdDY3NjUtc3BpIjsNCisJCQkjYWRkcmVzcy1j ZWxscyA9IDwxPjsNCisJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCisJCQlyZWcgPSA8MCAweDExMDEy MDAwIDAgMHgxMDAwPjsNCisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTYxIElSUV9UWVBFX0xF VkVMX0hJR0ggMD47DQorCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX01BSU5QTExfRDVf RDQ+LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX1NQSV9TRUw+LA0KKwkJCQkgPCZpbmZyYWNm ZyBDTEtfSU5GUkFfU1BJMj47DQorCQkJY2xvY2stbmFtZXMgPSAicGFyZW50LWNsayIsICJzZWwt Y2xrIiwgInNwaS1jbGsiOw0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQl9Ow0KKw0KKwkJ c3BpMzogc3BpQDExMDEzMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1z cGkiLA0KKwkJCQkgICAgICJtZWRpYXRlayxtdDY3NjUtc3BpIjsNCisJCQkjYWRkcmVzcy1jZWxs cyA9IDwxPjsNCisJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCisJCQlyZWcgPSA8MCAweDExMDEzMDAw IDAgMHgxMDAwPjsNCisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTYyIElSUV9UWVBFX0xFVkVM X0hJR0ggMD47DQorCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX01BSU5QTExfRDVfRDQ+ LA0KKwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX1NQSV9TRUw+LA0KKwkJCQkgPCZpbmZyYWNmZyBD TEtfSU5GUkFfU1BJMz47DQorCQkJY2xvY2stbmFtZXMgPSAicGFyZW50LWNsayIsICJzZWwtY2xr IiwgInNwaS1jbGsiOw0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQl9Ow0KKw0KKwkJc3Bp NDogc3BpQDExMDE4MDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1zcGki LA0KKwkJCQkgICAgICJtZWRpYXRlayxtdDY3NjUtc3BpIjsNCisJCQkjYWRkcmVzcy1jZWxscyA9 IDwxPjsNCisJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCisJCQlyZWcgPSA8MCAweDExMDE4MDAwIDAg MHgxMDAwPjsNCisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTYzIElSUV9UWVBFX0xFVkVMX0hJ R0ggMD47DQorCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX01BSU5QTExfRDVfRDQ+LA0K KwkJCQkgPCZ0b3Bja2dlbiBDTEtfVE9QX1NQSV9TRUw+LA0KKwkJCQkgPCZpbmZyYWNmZyBDTEtf SU5GUkFfU1BJND47DQorCQkJY2xvY2stbmFtZXMgPSAicGFyZW50LWNsayIsICJzZWwtY2xrIiwg InNwaS1jbGsiOw0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQl9Ow0KKw0KKwkJc3BpNTog c3BpQDExMDE5MDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1zcGkiLA0K KwkJCQkgICAgICJtZWRpYXRlayxtdDY3NjUtc3BpIjsNCisJCQkjYWRkcmVzcy1jZWxscyA9IDwx PjsNCisJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCisJCQlyZWcgPSA8MCAweDExMDE5MDAwIDAgMHgx MDAwPjsNCisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTY0IElSUV9UWVBFX0xFVkVMX0hJR0gg MD47DQorCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX01BSU5QTExfRDVfRDQ+LA0KKwkJ CQkgPCZ0b3Bja2dlbiBDTEtfVE9QX1NQSV9TRUw+LA0KKwkJCQkgPCZpbmZyYWNmZyBDTEtfSU5G UkFfU1BJNT47DQorCQkJY2xvY2stbmFtZXMgPSAicGFyZW50LWNsayIsICJzZWwtY2xrIiwgInNw aS1jbGsiOw0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQl9Ow0KKw0KKwkJc3BpNjogc3Bp QDExMDFkMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1zcGkiLA0KKwkJ CQkgICAgICJtZWRpYXRlayxtdDY3NjUtc3BpIjsNCisJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsN CisJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCisJCQlyZWcgPSA8MCAweDExMDFkMDAwIDAgMHgxMDAw PjsNCisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTY1IElSUV9UWVBFX0xFVkVMX0hJR0ggMD47 DQorCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX01BSU5QTExfRDVfRDQ+LA0KKwkJCQkg PCZ0b3Bja2dlbiBDTEtfVE9QX1NQSV9TRUw+LA0KKwkJCQkgPCZpbmZyYWNmZyBDTEtfSU5GUkFf U1BJNj47DQorCQkJY2xvY2stbmFtZXMgPSAicGFyZW50LWNsayIsICJzZWwtY2xrIiwgInNwaS1j bGsiOw0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQl9Ow0KKw0KKwkJc3BpNzogc3BpQDEx MDFlMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1zcGkiLA0KKwkJCQkg ICAgICJtZWRpYXRlayxtdDY3NjUtc3BpIjsNCisJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsNCisJ CQkjc2l6ZS1jZWxscyA9IDwwPjsNCisJCQlyZWcgPSA8MCAweDExMDFlMDAwIDAgMHgxMDAwPjsN CisJCQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMTY2IElSUV9UWVBFX0xFVkVMX0hJR0ggMD47DQor CQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX01BSU5QTExfRDVfRDQ+LA0KKwkJCQkgPCZ0 b3Bja2dlbiBDTEtfVE9QX1NQSV9TRUw+LA0KKwkJCQkgPCZpbmZyYWNmZyBDTEtfSU5GUkFfU1BJ Nz47DQorCQkJY2xvY2stbmFtZXMgPSAicGFyZW50LWNsayIsICJzZWwtY2xrIiwgInNwaS1jbGsi Ow0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQl9Ow0KKw0KKwkJYXVkc3lzOiBhdWRzeXNA MTEyMTAwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLWF1ZHN5cyIsICJz eXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4MTEyMTAwMDAgMCAweDEwMDA+Ow0KKwkJCSNjbG9jay1j ZWxscyA9IDwxPjsNCisJCX07DQorDQorCQlpbXBfaWljX3dyYXBfZTogaW1wX2lpY193cmFwX2VA MTFjYjEwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLWltcF9paWNfd3Jh cF9lIiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxMWNiMTAwMCAwIDB4MTAwMD47DQorCQkJ I2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisNCisJCWltcF9paWNfd3JhcF9zOiBpbXBfaWlj X3dyYXBfc0AxMWQwMzAwMCB7DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTItaW1w X2lpY193cmFwX3MiLCAic3lzY29uIjsNCisJCQlyZWcgPSA8MCAweDExZDAzMDAwIDAgMHgxMDAw PjsNCisJCQkjY2xvY2stY2VsbHMgPSA8MT47DQorCQl9Ow0KKw0KKwkJaW1wX2lpY193cmFwX3dz OiBpbXBfaWljX3dyYXBfd3NAMTFkMjMwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWss bXQ4MTkyLWltcF9paWNfd3JhcF93cyIsICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4MTFkMjMw MDAgMCAweDEwMDA+Ow0KKwkJCSNjbG9jay1jZWxscyA9IDwxPjsNCisJCX07DQorDQorCQlpbXBf aWljX3dyYXBfdzogaW1wX2lpY193cmFwX3dAMTFlMDEwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAi bWVkaWF0ZWssbXQ4MTkyLWltcF9paWNfd3JhcF93IiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAg MHgxMWUwMTAwMCAwIDB4MTAwMD47DQorCQkJI2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisN CisJCWltcF9paWNfd3JhcF9uOiBpbXBfaWljX3dyYXBfbkAxMWYwMjAwMCB7DQorCQkJY29tcGF0 aWJsZSA9ICJtZWRpYXRlayxtdDgxOTItaW1wX2lpY193cmFwX24iLCAic3lzY29uIjsNCisJCQly ZWcgPSA8MCAweDExZjAyMDAwIDAgMHgxMDAwPjsNCisJCQkjY2xvY2stY2VsbHMgPSA8MT47DQor CQl9Ow0KKw0KKwkJbXNkY190b3A6IG1zZGNfdG9wQDExZjEwMDAwIHsNCisJCQljb21wYXRpYmxl ID0gIm1lZGlhdGVrLG10ODE5Mi1tc2RjX3RvcCIsICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4 MTFmMTAwMDAgMCAweDEwMDA+Ow0KKwkJCSNjbG9jay1jZWxscyA9IDwxPjsNCisJCX07DQorDQor CQltc2RjOiBtc2RjQDExZjYwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5 Mi1tc2RjIiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxMWY2MDAwMCAwIDB4MTAwMD47DQor CQkJI2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisNCisJCW1mZ2NmZzogbWZnY2ZnQDEzZmJm MDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1tZmdjZmciLCAic3lzY29u IjsNCisJCQlyZWcgPSA8MCAweDEzZmJmMDAwIDAgMHgxMDAwPjsNCisJCQkjY2xvY2stY2VsbHMg PSA8MT47DQorCQl9Ow0KKw0KKwkJbW1zeXM6IG1tc3lzQDE0MDAwMDAwIHsNCisJCQljb21wYXRp YmxlID0gIm1lZGlhdGVrLG10ODE5Mi1tbXN5cyIsICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4 MTQwMDAwMDAgMCAweDEwMDA+Ow0KKwkJCSNjbG9jay1jZWxscyA9IDwxPjsNCisJCX07DQorDQor CQlpbWdzeXM6IGltZ3N5c0AxNTAyMDAwMCB7DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxt dDgxOTItaW1nc3lzIiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxNTAyMDAwMCAwIDB4MTAw MD47DQorCQkJI2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisNCisJCWltZ3N5czI6IGltZ3N5 czJAMTU4MjAwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLWltZ3N5czIi LCAic3lzY29uIjsNCisJCQlyZWcgPSA8MCAweDE1ODIwMDAwIDAgMHgxMDAwPjsNCisJCQkjY2xv Y2stY2VsbHMgPSA8MT47DQorCQl9Ow0KKw0KKwkJdmRlY3N5c19zb2M6IHZkZWNzeXNfc29jQDE2 MDBmMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi12ZGVjc3lzX3NvYyIs ICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4MTYwMGYwMDAgMCAweDEwMDA+Ow0KKwkJCSNjbG9j ay1jZWxscyA9IDwxPjsNCisJCX07DQorDQorCQl2ZGVjc3lzOiB2ZGVjc3lzQDE2MDJmMDAwIHsN CisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi12ZGVjc3lzIiwgInN5c2NvbiI7DQor CQkJcmVnID0gPDAgMHgxNjAyZjAwMCAwIDB4MTAwMD47DQorCQkJI2Nsb2NrLWNlbGxzID0gPDE+ Ow0KKwkJfTsNCisNCisJCXZlbmNzeXM6IHZlbmNzeXNAMTcwMDAwMDAgew0KKwkJCWNvbXBhdGli bGUgPSAibWVkaWF0ZWssbXQ4MTkyLXZlbmNzeXMiLCAic3lzY29uIjsNCisJCQlyZWcgPSA8MCAw eDE3MDAwMDAwIDAgMHgxMDAwPjsNCisJCQkjY2xvY2stY2VsbHMgPSA8MT47DQorCQl9Ow0KKw0K KwkJYXB1X2Nvbm46IGFwdV9jb25uQDE5MDIwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlh dGVrLG10ODE5Mi1hcHVfY29ubiIsICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4MTkwMjAwMDAg MCAweDEwMDA+Ow0KKwkJCSNjbG9jay1jZWxscyA9IDwxPjsNCisJCX07DQorDQorCQlhcHVfdmNv cmU6IGFwdV92Y29yZUAxOTAyOTAwMCB7DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgx OTItYXB1X3Zjb3JlIiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxOTAyOTAwMCAwIDB4MTAw MD47DQorCQkJI2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisNCisJCWFwdTA6IGFwdTBAMTkw MzAwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLWFwdTAiLCAic3lzY29u IjsNCisJCQlyZWcgPSA8MCAweDE5MDMwMDAwIDAgMHgxMDAwPjsNCisJCQkjY2xvY2stY2VsbHMg PSA8MT47DQorCQl9Ow0KKw0KKwkJYXB1MTogYXB1MUAxOTAzMTAwMCB7DQorCQkJY29tcGF0aWJs ZSA9ICJtZWRpYXRlayxtdDgxOTItYXB1MSIsICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4MTkw MzEwMDAgMCAweDEwMDA+Ow0KKwkJCSNjbG9jay1jZWxscyA9IDwxPjsNCisJCX07DQorDQorCQlh cHVfbWRsYTA6IGFwdV9tZGxhMEAxOTAzNDAwMCB7DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRl ayxtdDgxOTItYXB1X21kbGEwIiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxOTAzNDAwMCAw IDB4MTAwMD47DQorCQkJI2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisNCisJCWNhbXN5czog Y2Ftc3lzQDFhMDAwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1jYW1z eXMiLCAic3lzY29uIjsNCisJCQlyZWcgPSA8MCAweDFhMDAwMDAwIDAgMHgxMDAwPjsNCisJCQkj Y2xvY2stY2VsbHMgPSA8MT47DQorCQl9Ow0KKw0KKwkJY2Ftc3lzX3Jhd2E6IGNhbXN5c19yYXdh QDFhMDRmMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5Mi1jYW1zeXNfcmF3 YSIsICJzeXNjb24iOw0KKwkJCXJlZyA9IDwwIDB4MWEwNGYwMDAgMCAweDEwMDA+Ow0KKwkJCSNj bG9jay1jZWxscyA9IDwxPjsNCisJCX07DQorDQorCQljYW1zeXNfcmF3YjogY2Ftc3lzX3Jhd2JA MWEwNmYwMDAgew0KKwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLWNhbXN5c19yYXdi IiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxYTA2ZjAwMCAwIDB4MTAwMD47DQorCQkJI2Ns b2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisNCisJCWNhbXN5c19yYXdjOiBjYW1zeXNfcmF3Y0Ax YTA4ZjAwMCB7DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTItY2Ftc3lzX3Jhd2Mi LCAic3lzY29uIjsNCisJCQlyZWcgPSA8MCAweDFhMDhmMDAwIDAgMHgxMDAwPjsNCisJCQkjY2xv Y2stY2VsbHMgPSA8MT47DQorCQl9Ow0KKw0KKwkJaXBlc3lzOiBpcGVzeXNAMWIwMDAwMDAgew0K KwkJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTkyLWlwZXN5cyIsICJzeXNjb24iOw0KKwkJ CXJlZyA9IDwwIDB4MWIwMDAwMDAgMCAweDEwMDA+Ow0KKwkJCSNjbG9jay1jZWxscyA9IDwxPjsN CisJCX07DQorDQorCQltZHBzeXM6IG1kcHN5c0AxZjAwMDAwMCB7DQorCQkJY29tcGF0aWJsZSA9 ICJtZWRpYXRlayxtdDgxOTItbWRwc3lzIiwgInN5c2NvbiI7DQorCQkJcmVnID0gPDAgMHgxZjAw MDAwMCAwIDB4MTAwMD47DQorCQkJI2Nsb2NrLWNlbGxzID0gPDE+Ow0KKwkJfTsNCisJfTsNCit9 Ow0KLS0gDQoyLjE0LjENCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 47ACDC433E3 for ; Wed, 29 Jul 2020 01:33:36 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 054D82083B for ; Wed, 29 Jul 2020 01:33:36 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="khy6EDLM"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="PHC7zEYQ" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 054D82083B Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=QFt19NOzH93ncLhw+bQ4t1JkztT1WX4FPc8mS95u3Ps=; b=khy6EDLM0vbL721aNRLx66znk DzShNkbwUnGd5kdpA/gzU3EM8EvwOQbCQxMJMnQiWs3nlVX3FYqLAA7oijjelpOgsEapIepST2oq5 odPdck5Y4lOEiLaxt2ZFV1cBNXonKeT8FNzCKaDSlLDUNvdwXsDE8phJ3RnB4h4RbGOzKbhCal9YS UR/NNBitax7oQD0CF04/9B0KcPxEmtgYMhrFggqXE1pFF7q+/XmIEGtrzsJJV+Siq+7l8/dmFkJDj cObtiLWiEUyZO6MSmFOYCp+mTzLrEX7Fl+6GYztAl3Ne65wsNawQfQ3hAhZMYnDnjumGH45jwHlBf mlAsV8u1Q==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k0awV-0008WA-LC; Wed, 29 Jul 2020 01:31:39 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k0awP-0008UC-Cp; Wed, 29 Jul 2020 01:31:35 +0000 X-UUID: 2bb24fa777474057ad8c3f16b3af621c-20200728 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=F1W4Qb2tCLZJS6kBoFHDvl+rjGJk5YdzWfhJHm+xIbg=; b=PHC7zEYQvlj/BoPswU2pPpdGz2w92yKfZi8x2sMAk5qHef4NmTizVp1msXsbtZqNuyTMEmckSxpUmMMChrhDG3cPN20qdDjRfN6EoSmQwehncOx/5CXBjZsZzwNSTCZSNCsMTpd8oYHz3fJruE7PPYeT1yAIZb7TbWG3FUb+uas=; X-UUID: 2bb24fa777474057ad8c3f16b3af621c-20200728 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 2125923971; Tue, 28 Jul 2020 17:31:31 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 28 Jul 2020 18:31:28 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 29 Jul 2020 09:31:26 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 29 Jul 2020 09:31:26 +0800 From: Seiya Wang To: Greg Kroah-Hartman , Rob Herring , Matthias Brugger , "Daniel Lezcano" , Thomas Gleixner Subject: [PATCH v3 1/3] arm64: dts: Add Mediatek SoC MT8192 and evaluation board dts and Makefile Date: Wed, 29 Jul 2020 09:30:58 +0800 Message-ID: <20200729013100.19539-2-seiya.wang@mediatek.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20200729013100.19539-1-seiya.wang@mediatek.com> References: <20200729013100.19539-1-seiya.wang@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200728_213133_734540_B2692614 X-CRM114-Status: GOOD ( 18.76 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, srv_heupstream@mediatek.com, Seiya Wang , linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add basic chip support for Mediatek MT8192 Signed-off-by: Seiya Wang --- arch/arm64/boot/dts/mediatek/Makefile | 1 + arch/arm64/boot/dts/mediatek/mt8192-evb.dts | 29 ++ arch/arm64/boot/dts/mediatek/mt8192.dtsi | 671 ++++++++++++++++++++++++++++ 3 files changed, 701 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt8192-evb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8192.dtsi diff --git a/arch/arm64/boot/dts/mediatek/Makefile b/arch/arm64/boot/dts/mediatek/Makefile index a57af9da9f5c..80320ed2d82c 100644 --- a/arch/arm64/boot/dts/mediatek/Makefile +++ b/arch/arm64/boot/dts/mediatek/Makefile @@ -11,4 +11,5 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += mt8173-elm-hana.dtb dtb-$(CONFIG_ARCH_MEDIATEK) += mt8173-elm-hana-rev7.dtb dtb-$(CONFIG_ARCH_MEDIATEK) += mt8173-evb.dtb dtb-$(CONFIG_ARCH_MEDIATEK) += mt8183-evb.dtb +dtb-$(CONFIG_ARCH_MEDIATEK) += mt8192-evb.dtb dtb-$(CONFIG_ARCH_MEDIATEK) += mt8516-pumpkin.dtb diff --git a/arch/arm64/boot/dts/mediatek/mt8192-evb.dts b/arch/arm64/boot/dts/mediatek/mt8192-evb.dts new file mode 100644 index 000000000000..0205837fa698 --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8192-evb.dts @@ -0,0 +1,29 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2020 MediaTek Inc. + * Author: Seiya Wang + */ +/dts-v1/; +#include "mt8192.dtsi" + +/ { + model = "MediaTek MT8192 evaluation board"; + compatible = "mediatek,mt8192-evb", "mediatek,mt8192"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:921600n8"; + }; + + memory@40000000 { + device_type = "memory"; + reg = <0 0x40000000 0 0x80000000>; + }; +}; + +&uart0 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi new file mode 100644 index 000000000000..b2933431cf35 --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -0,0 +1,671 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2020 MediaTek Inc. + * Author: Seiya Wang + */ + +/dts-v1/; +#include +#include +#include +#include + +/ { + compatible = "mediatek,mt8192"; + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + clk26m: oscillator@0 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <26000000>; + clock-output-names = "clk26m"; + }; + + clk32k: oscillator@1 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <32768>; + clock-output-names = "clk32k"; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x000>; + enable-method = "psci"; + clock-frequency = <1701000000>; + next-level-cache = <&l2_0>; + capacity-dmips-mhz = <768>; + }; + + cpu1: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x100>; + enable-method = "psci"; + clock-frequency = <1701000000>; + next-level-cache = <&l2_0>; + capacity-dmips-mhz = <768>; + }; + + cpu2: cpu@200 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x200>; + enable-method = "psci"; + clock-frequency = <1701000000>; + next-level-cache = <&l2_0>; + capacity-dmips-mhz = <768>; + }; + + cpu3: cpu@300 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x300>; + enable-method = "psci"; + clock-frequency = <1701000000>; + next-level-cache = <&l2_0>; + capacity-dmips-mhz = <768>; + }; + + cpu4: cpu@400 { + device_type = "cpu"; + compatible = "arm,cortex-a76"; + reg = <0x400>; + enable-method = "psci"; + clock-frequency = <2171000000>; + next-level-cache = <&l2_1>; + capacity-dmips-mhz = <1024>; + }; + + cpu5: cpu@500 { + device_type = "cpu"; + compatible = "arm,cortex-a76"; + reg = <0x500>; + enable-method = "psci"; + clock-frequency = <2171000000>; + next-level-cache = <&l2_1>; + capacity-dmips-mhz = <1024>; + }; + + cpu6: cpu@600 { + device_type = "cpu"; + compatible = "arm,cortex-a76"; + reg = <0x600>; + enable-method = "psci"; + clock-frequency = <2171000000>; + next-level-cache = <&l2_1>; + capacity-dmips-mhz = <1024>; + }; + + cpu7: cpu@700 { + device_type = "cpu"; + compatible = "arm,cortex-a76"; + reg = <0x700>; + enable-method = "psci"; + clock-frequency = <2171000000>; + next-level-cache = <&l2_1>; + capacity-dmips-mhz = <1024>; + }; + + cpu-map { + cluster0 { + core0 { + cpu = <&cpu0>; + }; + core1 { + cpu = <&cpu1>; + }; + core2 { + cpu = <&cpu2>; + }; + core3 { + cpu = <&cpu3>; + }; + }; + + cluster1 { + core0 { + cpu = <&cpu4>; + }; + core1 { + cpu = <&cpu5>; + }; + core2 { + cpu = <&cpu6>; + }; + core3 { + cpu = <&cpu7>; + }; + }; + }; + + l2_0: l2-cache0 { + compatible = "cache"; + next-level-cache = <&l3_0>; + }; + + l2_1: l2-cache1 { + compatible = "cache"; + next-level-cache = <&l3_0>; + }; + + l3_0: l3-cache { + compatible = "cache"; + }; + }; + + pmu-a55 { + compatible = "arm,cortex-a55-pmu"; + interrupt-parent = <&gic>; + interrupts = ; + }; + + pmu-a76 { + compatible = "arm,cortex-a76-pmu"; + interrupt-parent = <&gic>; + interrupts = ; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + timer: timer { + compatible = "arm,armv8-timer"; + interrupt-parent = <&gic>; + interrupts = , + , + , + ; + clock-frequency = <13000000>; + }; + + soc { + #address-cells = <2>; + #size-cells = <2>; + compatible = "simple-bus"; + ranges; + + gic: interrupt-controller@c000000 { + compatible = "arm,gic-v3"; + #interrupt-cells = <4>; + #redistributor-regions = <1>; + interrupt-parent = <&gic>; + interrupt-controller; + reg = <0 0x0c000000 0 0x40000>, + <0 0x0c040000 0 0x200000>; + interrupts = ; + + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity = <&cpu0 &cpu1 &cpu2 &cpu3>; + }; + ppi_cluster1: interrupt-partition-1 { + affinity = <&cpu4 &cpu5 &cpu6 &cpu7>; + }; + }; + }; + + topckgen: topckgen@10000000 { + compatible = "mediatek,mt8192-topckgen", "syscon"; + reg = <0 0x10000000 0 0x1000>; + #clock-cells = <1>; + }; + + infracfg: infracfg@10001000 { + compatible = "mediatek,mt8192-infracfg", "syscon"; + reg = <0 0x10001000 0 0x1000>; + #clock-cells = <1>; + }; + + pericfg: pericfg@10003000 { + compatible = "mediatek,mt8192-pericfg", "syscon"; + reg = <0 0x10003000 0 0x1000>; + #clock-cells = <1>; + }; + + pio: pinctrl@10005000 { + compatible = "mediatek,mt8192-pinctrl"; + reg = <0 0x10005000 0 0x1000>, + <0 0x11c20000 0 0x1000>, + <0 0x11d10000 0 0x1000>, + <0 0x11d30000 0 0x1000>, + <0 0x11d40000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e70000 0 0x1000>, + <0 0x11ea0000 0 0x1000>, + <0 0x11f20000 0 0x1000>, + <0 0x11f30000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "iocfg0", "iocfg_rm", "iocfg_bm", + "iocfg_bl", "iocfg_br", "iocfg_lm", + "iocfg_lb", "iocfg_rt", "iocfg_lt", + "iocfg_tl", "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 220>; + interrupt-controller; + interrupts = ; + #interrupt-cells = <2>; + }; + + scpsys: power-controller@10006000 { + compatible = "mediatek,mt8192-scpsys", "syscon"; + reg = <0 0x10006000 0 0x1000>; + #power-domain-cells = <1>; + clocks = <&topckgen CLK_TOP_MFG_PLL_SEL>, + <&topckgen CLK_TOP_IMG1_SEL>, + <&topckgen CLK_TOP_IMG2_SEL>, + <&topckgen CLK_TOP_IPE_SEL>, + <&topckgen CLK_TOP_VDEC_SEL>, + <&topckgen CLK_TOP_VENC_SEL>, + <&topckgen CLK_TOP_MDP_SEL>, + <&topckgen CLK_TOP_DISP_SEL>, + <&topckgen CLK_TOP_AUD_INTBUS_SEL>, + <&infracfg CLK_INFRA_AUDIO_26M_B>, + <&infracfg CLK_INFRA_AUDIO>, + <&topckgen CLK_TOP_ADSP_SEL>, + <&topckgen CLK_TOP_CAM_SEL>, + <&imgsys CLK_IMG_LARB9>, + <&imgsys CLK_IMG_GALS>, + <&imgsys2 CLK_IMG2_LARB11>, + <&imgsys2 CLK_IMG2_GALS>, + <&ipesys CLK_IPE_LARB19>, + <&ipesys CLK_IPE_LARB20>, + <&ipesys CLK_IPE_SMI_SUBCOM>, + <&ipesys CLK_IPE_GALS>, + <&vdecsys_soc CLK_VDEC_SOC_VDEC>, + <&vdecsys_soc CLK_VDEC_SOC_LAT>, + <&vdecsys_soc CLK_VDEC_SOC_LARB1>, + <&vdecsys CLK_VDEC_VDEC>, + <&vdecsys CLK_VDEC_LAT>, + <&vdecsys CLK_VDEC_LARB1>, + <&vencsys CLK_VENC_SET1_VENC>, + <&mdpsys CLK_MDP_SMI0>, + <&mmsys CLK_MM_SMI_INFRA>, + <&mmsys CLK_MM_SMI_COMMON>, + <&mmsys CLK_MM_SMI_GALS>, + <&mmsys CLK_MM_SMI_IOMMU>, + <&camsys CLK_CAM_LARB13>, + <&camsys CLK_CAM_LARB14>, + <&camsys CLK_CAM_CCU_GALS>, + <&camsys CLK_CAM_CAM2MM_GALS>, + <&camsys_rawa CLK_CAM_RAWA_LARBX>, + <&camsys_rawb CLK_CAM_RAWB_LARBX>, + <&camsys_rawc CLK_CAM_RAWC_LARBX>; + clock-names = "mfg", "isp", "isp2", "ipe", "vdec", + "venc", "mdp", "disp", "audio", "audio1", + "audio2", "adsp", "cam", "isp-0", + "isp-1", "isp2-0", "isp2-1", "ipe-0", + "ipe-1", "ipe-2", "ipe-3", "vdec-0", + "vdec-1", "vdec-2", "vdec2-0", "vdec2-1", + "vdec2-2", "venc-0", "mdp-0", "disp-0", + "disp-1", "disp-2", "disp-3", "cam-0", + "cam-1", "cam-2", "cam-3", "cam_rawa-0", + "cam_rawb-0", "cam_rawc-0"; + infracfg = <&infracfg>; + }; + + watchdog: watchdog@10007000 { + compatible = "mediatek,mt6589-wdt"; + reg = <0 0x10007000 0 0x100>; + #reset-cells = <1>; + }; + + apmixedsys: apmixedsys@1000c000 { + compatible = "mediatek,mt8192-apmixedsys", "syscon"; + reg = <0 0x1000c000 0 0x1000>; + #clock-cells = <1>; + }; + + systimer: timer@10017000 { + compatible = "mediatek,mt8192-timer", + "mediatek,mt6765-timer"; + reg = <0 0x10017000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_CSW_F26M_D2>; + clock-names = "clk13m"; + }; + + pwrap: pwrap@10026000 { + compatible = "mediatek,mt6873-pwrap"; + reg = <0 0x10026000 0 0x1000>; + reg-names = "pwrap"; + interrupts = ; + clocks = <&infracfg CLK_INFRA_PMIC_AP>, + <&infracfg CLK_INFRA_PMIC_TMR>; + clock-names = "spi", "wrap"; + assigned-clocks = <&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_OSC_D10>; + }; + + spmi_bus: spmi@10027000 { + compatible = "mediatek,pmif"; + reg = <0 0x10027000 0 0x000e00>, + <0 0x10027f00 0 0x00008c>, + <0 0x10029000 0 0x000100>; + reg-names = "pmif", "pmifmpu", "spmimst"; + interrupts = ; + interrupt-names = "pmif_irq"; + irq_event_en = <0x0 0x0 0x00300000 0x00000100 0x0>; + clocks = <&infracfg CLK_INFRA_PMIC_AP>, + <&infracfg CLK_INFRA_PMIC_TMR>, + <&topckgen CLK_TOP_SPMI_MST_SEL>; + clock-names = "pmif_sys_ck", + "pmif_tmr_ck", + "spmimst_clk_mux"; + assigned-clocks = <&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_OSC_D10>; + swinf_ch_start = <4>; + ap_swinf_no = <2>; + }; + + scp_adsp: scp_adsp@10720000 { + compatible = "mediatek,mt8192-scp_adsp", "syscon"; + reg = <0 0x10720000 0 0x1000>; + #clock-cells = <1>; + }; + + uart0: serial@11002000 { + compatible = "mediatek,mt8192-uart", + "mediatek,mt6577-uart"; + reg = <0 0x11002000 0 0x1000>; + interrupts = ; + clocks = <&clk26m>, <&infracfg CLK_INFRA_UART0>; + clock-names = "baud", "bus"; + status = "disabled"; + }; + + uart1: serial@11003000 { + compatible = "mediatek,mt8192-uart", + "mediatek,mt6577-uart"; + reg = <0 0x11003000 0 0x1000>; + interrupts = ; + clocks = <&clk26m>, <&infracfg CLK_INFRA_UART1>; + clock-names = "baud", "bus"; + status = "disabled"; + }; + + imp_iic_wrap_c: imp_iic_wrap_c@11007000 { + compatible = "mediatek,mt8192-imp_iic_wrap_c", "syscon"; + reg = <0 0x11007000 0 0x1000>; + #clock-cells = <1>; + }; + + spi0: spi@1100a000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x1100a000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI0>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi1: spi@11010000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11010000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI1>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi2: spi@11012000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11012000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI2>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi3: spi@11013000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11013000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI3>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi4: spi@11018000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11018000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI4>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi5: spi@11019000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x11019000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI5>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi6: spi@1101d000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x1101d000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI6>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + spi7: spi@1101e000 { + compatible = "mediatek,mt8192-spi", + "mediatek,mt6765-spi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0x1101e000 0 0x1000>; + interrupts = ; + clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>, + <&topckgen CLK_TOP_SPI_SEL>, + <&infracfg CLK_INFRA_SPI7>; + clock-names = "parent-clk", "sel-clk", "spi-clk"; + status = "disabled"; + }; + + audsys: audsys@11210000 { + compatible = "mediatek,mt8192-audsys", "syscon"; + reg = <0 0x11210000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_e: imp_iic_wrap_e@11cb1000 { + compatible = "mediatek,mt8192-imp_iic_wrap_e", "syscon"; + reg = <0 0x11cb1000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_s: imp_iic_wrap_s@11d03000 { + compatible = "mediatek,mt8192-imp_iic_wrap_s", "syscon"; + reg = <0 0x11d03000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_ws: imp_iic_wrap_ws@11d23000 { + compatible = "mediatek,mt8192-imp_iic_wrap_ws", "syscon"; + reg = <0 0x11d23000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_w: imp_iic_wrap_w@11e01000 { + compatible = "mediatek,mt8192-imp_iic_wrap_w", "syscon"; + reg = <0 0x11e01000 0 0x1000>; + #clock-cells = <1>; + }; + + imp_iic_wrap_n: imp_iic_wrap_n@11f02000 { + compatible = "mediatek,mt8192-imp_iic_wrap_n", "syscon"; + reg = <0 0x11f02000 0 0x1000>; + #clock-cells = <1>; + }; + + msdc_top: msdc_top@11f10000 { + compatible = "mediatek,mt8192-msdc_top", "syscon"; + reg = <0 0x11f10000 0 0x1000>; + #clock-cells = <1>; + }; + + msdc: msdc@11f60000 { + compatible = "mediatek,mt8192-msdc", "syscon"; + reg = <0 0x11f60000 0 0x1000>; + #clock-cells = <1>; + }; + + mfgcfg: mfgcfg@13fbf000 { + compatible = "mediatek,mt8192-mfgcfg", "syscon"; + reg = <0 0x13fbf000 0 0x1000>; + #clock-cells = <1>; + }; + + mmsys: mmsys@14000000 { + compatible = "mediatek,mt8192-mmsys", "syscon"; + reg = <0 0x14000000 0 0x1000>; + #clock-cells = <1>; + }; + + imgsys: imgsys@15020000 { + compatible = "mediatek,mt8192-imgsys", "syscon"; + reg = <0 0x15020000 0 0x1000>; + #clock-cells = <1>; + }; + + imgsys2: imgsys2@15820000 { + compatible = "mediatek,mt8192-imgsys2", "syscon"; + reg = <0 0x15820000 0 0x1000>; + #clock-cells = <1>; + }; + + vdecsys_soc: vdecsys_soc@1600f000 { + compatible = "mediatek,mt8192-vdecsys_soc", "syscon"; + reg = <0 0x1600f000 0 0x1000>; + #clock-cells = <1>; + }; + + vdecsys: vdecsys@1602f000 { + compatible = "mediatek,mt8192-vdecsys", "syscon"; + reg = <0 0x1602f000 0 0x1000>; + #clock-cells = <1>; + }; + + vencsys: vencsys@17000000 { + compatible = "mediatek,mt8192-vencsys", "syscon"; + reg = <0 0x17000000 0 0x1000>; + #clock-cells = <1>; + }; + + apu_conn: apu_conn@19020000 { + compatible = "mediatek,mt8192-apu_conn", "syscon"; + reg = <0 0x19020000 0 0x1000>; + #clock-cells = <1>; + }; + + apu_vcore: apu_vcore@19029000 { + compatible = "mediatek,mt8192-apu_vcore", "syscon"; + reg = <0 0x19029000 0 0x1000>; + #clock-cells = <1>; + }; + + apu0: apu0@19030000 { + compatible = "mediatek,mt8192-apu0", "syscon"; + reg = <0 0x19030000 0 0x1000>; + #clock-cells = <1>; + }; + + apu1: apu1@19031000 { + compatible = "mediatek,mt8192-apu1", "syscon"; + reg = <0 0x19031000 0 0x1000>; + #clock-cells = <1>; + }; + + apu_mdla0: apu_mdla0@19034000 { + compatible = "mediatek,mt8192-apu_mdla0", "syscon"; + reg = <0 0x19034000 0 0x1000>; + #clock-cells = <1>; + }; + + camsys: camsys@1a000000 { + compatible = "mediatek,mt8192-camsys", "syscon"; + reg = <0 0x1a000000 0 0x1000>; + #clock-cells = <1>; + }; + + camsys_rawa: camsys_rawa@1a04f000 { + compatible = "mediatek,mt8192-camsys_rawa", "syscon"; + reg = <0 0x1a04f000 0 0x1000>; + #clock-cells = <1>; + }; + + camsys_rawb: camsys_rawb@1a06f000 { + compatible = "mediatek,mt8192-camsys_rawb", "syscon"; + reg = <0 0x1a06f000 0 0x1000>; + #clock-cells = <1>; + }; + + camsys_rawc: camsys_rawc@1a08f000 { + compatible = "mediatek,mt8192-camsys_rawc", "syscon"; + reg = <0 0x1a08f000 0 0x1000>; + #clock-cells = <1>; + }; + + ipesys: ipesys@1b000000 { + compatible = "mediatek,mt8192-ipesys", "syscon"; + reg = <0 0x1b000000 0 0x1000>; + #clock-cells = <1>; + }; + + mdpsys: mdpsys@1f000000 { + compatible = "mediatek,mt8192-mdpsys", "syscon"; + reg = <0 0x1f000000 0 0x1000>; + #clock-cells = <1>; + }; + }; +}; -- 2.14.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel