From: Krzysztof Kozlowski <krzk@kernel.org>
To: Lee Jones <lee.jones@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Miquel Raynal <miquel.raynal@bootlin.com>,
Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Shawn Guo <shawnguo@kernel.org>,
Sascha Hauer <s.hauer@pengutronix.de>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>,
NXP Linux Team <linux-imx@nxp.com>,
Anson Huang <Anson.Huang@nxp.com>,
Matti Vaittinen <matti.vaittinen@fi.rohmeurope.com>,
Han Xu <han.xu@nxp.com>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-mtd@lists.infradead.org,
linux-arm-kernel@lists.infradead.org
Cc: Krzysztof Kozlowski <krzk@kernel.org>
Subject: [PATCH v2 15/19] arm64: dts: imx8mq-phanbell: Align pin configuration group names with schema
Date: Fri, 28 Aug 2020 18:47:46 +0200 [thread overview]
Message-ID: <20200828164750.10377-16-krzk@kernel.org> (raw)
In-Reply-To: <20200828164750.10377-1-krzk@kernel.org>
Device tree schema expects pin configuration groups to end with 'grp'
suffix, otherwise dtbs_check complain with a warning like:
... do not match any of the regexes: 'grp$', 'pinctrl-[0-9]+'
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
---
arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts b/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
index 3f541ddf0768..d6d3a3d5abc3 100644
--- a/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
@@ -365,7 +365,7 @@
>;
};
- pinctrl_pmic: pmicirq {
+ pinctrl_pmic: pmicirqgrp {
fsl,pins = <
MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x41
>;
@@ -395,7 +395,7 @@
>;
};
- pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
+ pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x85
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc5
@@ -412,7 +412,7 @@
>;
};
- pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
+ pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x87
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc7
@@ -429,7 +429,7 @@
>;
};
- pinctrl_usdhc2_gpio: usdhc2grpgpio {
+ pinctrl_usdhc2_gpio: usdhc2gpiogrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12 0x41
MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
@@ -448,7 +448,7 @@
>;
};
- pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+ pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5
@@ -460,7 +460,7 @@
>;
};
- pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+ pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x87
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7
--
2.17.1
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
WARNING: multiple messages have this Message-ID (diff)
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Lee Jones <lee.jones@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Miquel Raynal <miquel.raynal@bootlin.com>,
Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Shawn Guo <shawnguo@kernel.org>,
Sascha Hauer <s.hauer@pengutronix.de>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>,
NXP Linux Team <linux-imx@nxp.com>,
Anson Huang <Anson.Huang@nxp.com>,
Matti Vaittinen <matti.vaittinen@fi.rohmeurope.com>,
Han Xu <han.xu@nxp.com>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-mtd@lists.infradead.org,
linux-arm-kernel@lists.infradead.org
Cc: Krzysztof Kozlowski <krzk@kernel.org>
Subject: [PATCH v2 15/19] arm64: dts: imx8mq-phanbell: Align pin configuration group names with schema
Date: Fri, 28 Aug 2020 18:47:46 +0200 [thread overview]
Message-ID: <20200828164750.10377-16-krzk@kernel.org> (raw)
In-Reply-To: <20200828164750.10377-1-krzk@kernel.org>
Device tree schema expects pin configuration groups to end with 'grp'
suffix, otherwise dtbs_check complain with a warning like:
... do not match any of the regexes: 'grp$', 'pinctrl-[0-9]+'
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
---
arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts b/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
index 3f541ddf0768..d6d3a3d5abc3 100644
--- a/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
@@ -365,7 +365,7 @@
>;
};
- pinctrl_pmic: pmicirq {
+ pinctrl_pmic: pmicirqgrp {
fsl,pins = <
MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x41
>;
@@ -395,7 +395,7 @@
>;
};
- pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
+ pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x85
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc5
@@ -412,7 +412,7 @@
>;
};
- pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
+ pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x87
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc7
@@ -429,7 +429,7 @@
>;
};
- pinctrl_usdhc2_gpio: usdhc2grpgpio {
+ pinctrl_usdhc2_gpio: usdhc2gpiogrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12 0x41
MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
@@ -448,7 +448,7 @@
>;
};
- pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+ pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5
@@ -460,7 +460,7 @@
>;
};
- pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+ pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x87
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7
--
2.17.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Lee Jones <lee.jones@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Miquel Raynal <miquel.raynal@bootlin.com>,
Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Shawn Guo <shawnguo@kernel.org>,
Sascha Hauer <s.hauer@pengutronix.de>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>,
NXP Linux Team <linux-imx@nxp.com>,
Anson Huang <Anson.Huang@nxp.com>,
Matti Vaittinen <matti.vaittinen@fi.rohmeurope.com>,
Han Xu <han.xu@nxp.com>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-mtd@lists.infradead.org,
linux-arm-kernel@lists.infradead.org
Cc: Krzysztof Kozlowski <krzk@kernel.org>
Subject: [PATCH v2 15/19] arm64: dts: imx8mq-phanbell: Align pin configuration group names with schema
Date: Fri, 28 Aug 2020 18:47:46 +0200 [thread overview]
Message-ID: <20200828164750.10377-16-krzk@kernel.org> (raw)
In-Reply-To: <20200828164750.10377-1-krzk@kernel.org>
Device tree schema expects pin configuration groups to end with 'grp'
suffix, otherwise dtbs_check complain with a warning like:
... do not match any of the regexes: 'grp$', 'pinctrl-[0-9]+'
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
---
arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts b/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
index 3f541ddf0768..d6d3a3d5abc3 100644
--- a/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mq-phanbell.dts
@@ -365,7 +365,7 @@
>;
};
- pinctrl_pmic: pmicirq {
+ pinctrl_pmic: pmicirqgrp {
fsl,pins = <
MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x41
>;
@@ -395,7 +395,7 @@
>;
};
- pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
+ pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x85
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc5
@@ -412,7 +412,7 @@
>;
};
- pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
+ pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x87
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc7
@@ -429,7 +429,7 @@
>;
};
- pinctrl_usdhc2_gpio: usdhc2grpgpio {
+ pinctrl_usdhc2_gpio: usdhc2gpiogrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12 0x41
MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
@@ -448,7 +448,7 @@
>;
};
- pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+ pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5
@@ -460,7 +460,7 @@
>;
};
- pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+ pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
fsl,pins = <
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x87
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7
--
2.17.1
next prev parent reply other threads:[~2020-08-28 16:57 UTC|newest]
Thread overview: 75+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-08-28 16:47 [PATCH v2 00/19] arm64: dts: imx8: Align pins and regulators with dtschema Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 01/19] dt-bindings: mfd: rohm, bd71847-pmic: Correct clock properties requirements Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 01/19] dt-bindings: mfd: rohm,bd71847-pmic: " Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 01/19] dt-bindings: mfd: rohm, bd71847-pmic: " Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 02/19] dt-bindings: mtd: gpmi-nand: Fix matching of clocks on different SoCs Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 03/19] arm64: dts: imx8mm-beacon-kit: Add missing build through Makefile Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 04/19] arm64: dts: imx8mm-beacon-som: Align regulator names with schema Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 05/19] arm64: dts: imx8mm-beacon-som: Fix atmel, 24c64 EEPROM compatible Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 05/19] arm64: dts: imx8mm-beacon-som: Fix atmel,24c64 " Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 05/19] arm64: dts: imx8mm-beacon-som: Fix atmel, 24c64 " Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 06/19] arm64: dts: imx8mm-beacon: Align pin configuration group names with schema Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-09-05 6:11 ` Shawn Guo
2020-09-05 6:11 ` Shawn Guo
2020-09-05 6:11 ` Shawn Guo
2020-08-28 16:47 ` [PATCH v2 07/19] arm64: dts: imx8mm-evk: Align regulator " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 08/19] arm64: dts: imx8mm-evk: Add 32.768 kHz clock to PMIC Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-31 5:30 ` Vaittinen, Matti
2020-08-31 5:30 ` Vaittinen, Matti
2020-08-31 5:30 ` Vaittinen, Matti
2020-09-05 6:11 ` Shawn Guo
2020-09-05 6:11 ` Shawn Guo
2020-09-05 6:11 ` Shawn Guo
2020-08-28 16:47 ` [PATCH v2 09/19] arm64: dts: imx8mm-evk: Align pin configuration group names with schema Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-09-05 6:13 ` Shawn Guo
2020-09-05 6:13 ` Shawn Guo
2020-09-05 6:13 ` Shawn Guo
2020-08-28 16:47 ` [PATCH v2 10/19] arm64: dts: imx8mm-ddr4-evk: " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 11/19] arm64: dts: imx8mn-ddr4-evk: Align regulator " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-31 5:27 ` Vaittinen, Matti
2020-08-31 5:27 ` Vaittinen, Matti
2020-08-31 5:27 ` Vaittinen, Matti
2020-08-28 16:47 ` [PATCH v2 12/19] arm64: dts: imx8mn-evk: Align pin configuration group " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 13/19] arm64: dts: imx8mq-evk: " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 14/19] arm64: dts: imx8mq-librem5-devkit: " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski [this message]
2020-08-28 16:47 ` [PATCH v2 15/19] arm64: dts: imx8mq-phanbell: " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 16/19] arm64: dts: imx8mq-pico-pi: " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 17/19] arm64: dts: imx8mq-sr-som: " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 18/19] arm64: dts: imx8mq-hummingboard-pulse: " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` [PATCH v2 19/19] arm64: dts: imx8qxp-colibri: " Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
2020-08-28 16:47 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200828164750.10377-16-krzk@kernel.org \
--to=krzk@kernel.org \
--cc=Anson.Huang@nxp.com \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=han.xu@nxp.com \
--cc=kernel@pengutronix.de \
--cc=lee.jones@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=matti.vaittinen@fi.rohmeurope.com \
--cc=miquel.raynal@bootlin.com \
--cc=richard@nod.at \
--cc=robh+dt@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=shawnguo@kernel.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.