From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D8552C4727C for ; Wed, 30 Sep 2020 02:22:36 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 720DB20874 for ; Wed, 30 Sep 2020 02:22:36 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="X0DL28XR"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="R1Mi678o" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 720DB20874 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=pJljRgUCut0VFNSAYKPt+61uHK9te93S+RZy/skPJq8=; b=X0DL28XRgLuojZCl4pLJLIGvs Fgjr2uMvphpVbhfDkSzL4n/IBD0kl5y947BP0wxfn3tnRmb4glc4HUcv56VNhyeBkS/Wn6o2P3i2f 8fMgb9zVESjuwncd142Um5Z65yQL2mPX2VZ2OhQpRYJeX+BwxWaJHI8egJLEPXvJdz1gxOlD1nvCj 58+OoKC74ppxq+fktT7jWLTc45TY4r5ZOjS2Dm0oATixAysFoVzUkiZf8EI8sfSSvHCa/Ps9VqGeZ 9kIY5NYtTAp3prMhoI8erf2jMRpvXIDZu+8ZdEdI5bds6rdZLZ7MLczEFhQiF8iQ0RvAAg++BXPzR XJWIo1YEA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kNRlD-0007Uz-SL; Wed, 30 Sep 2020 02:22:27 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kNRl3-0007Rg-7X; Wed, 30 Sep 2020 02:22:18 +0000 X-UUID: 0381abece7584958adeb8175f3c8339e-20200929 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=PTUVFD+apyy6mQmY58fFDkNYQDyfBeyrLgmoDEvIU44=; b=R1Mi678oPirLVImcuDo/QvjfU1NG/H5UrP0H2kOLJs4xGpWCsrTI/nCdY/W2lsbnQFf9Sgn5HqyLWVJa5hLGrLWFN4X808DdaHr5Kouhx8h/zrtiG+5SXVqfoMCY8QKiXfcxBdK3NfUbNshGNA1HJhPSiwLAHWr/brchm5iaiVo=; X-UUID: 0381abece7584958adeb8175f3c8339e-20200929 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 898721143; Tue, 29 Sep 2020 18:22:05 -0800 Received: from MTKMBS02N1.mediatek.inc (172.21.101.77) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 29 Sep 2020 19:22:02 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs02n1.mediatek.inc (172.21.101.77) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 10:21:59 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Sep 2020 10:22:02 +0800 From: Crystal Guo To: , , Subject: [v6,1/3] dt-binding: reset-controller: mediatek: add YAML schemas Date: Wed, 30 Sep 2020 10:21:57 +0800 Message-ID: <20200930022159.5559-2-crystal.guo@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200930022159.5559-1-crystal.guo@mediatek.com> References: <20200930022159.5559-1-crystal.guo@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200929_222217_449916_7C2F73BE X-CRM114-Status: GOOD ( 13.05 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, yong.liang@mediatek.com, stanley.chu@mediatek.com, srv_heupstream@mediatek.com, seiya.wang@mediatek.com, linux-kernel@vger.kernel.org, fan.chen@mediatek.com, Crystal Guo , linux-mediatek@lists.infradead.org, yingjoe.chen@mediatek.com, s-anna@ti.com, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add a YAML documentation for Mediatek, which uses ti reset-controller driver directly. The TI reset controller provides a common reset management, and is suitable for Mediatek SoCs. Signed-off-by: Crystal Guo --- .../bindings/reset/mediatek-syscon-reset.yaml | 51 +++++++++++++++++++ 1 file changed, 51 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml diff --git a/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml b/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml new file mode 100644 index 000000000000..7871550c3c69 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml @@ -0,0 +1,51 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reset/mediatek-syscon-reset.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek Reset Controller + +maintainers: + - Crystal Guo + +description: + The bindings describe the reset-controller for Mediatek SoCs, + which is based on TI reset controller. For more detail, please + visit Documentation/devicetree/bindings/reset/ti-syscon-reset.txt. + +properties: + compatible: + const: mediatek,syscon-reset + + '#reset-cells': + const: 1 + + mediatek,reset-bits: + description: > + Contains the reset control register information, please refer to + Documentation/devicetree/bindings/reset/ti-syscon-reset.txt. + +required: + - compatible + - '#reset-cells' + - mediatek,reset-bits + +additionalProperties: false + +examples: + - | + #include + infracfg: infracfg@10001000 { + compatible = "mediatek,mt8192-infracfg", "syscon", "simple-mfd"; + reg = <0 0x10001000>; + #clock-cells = <1>; + + infracfg_rst: reset-controller { + compatible = "mediatek,syscon-reset"; + #reset-cells = <1>; + mediatek,reset-bits = < + 0x140 15 0x144 15 0 0 (ASSERT_SET | DEASSERT_SET | STATUS_NONE) + >; + }; + }; -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A39D2C4727D for ; Wed, 30 Sep 2020 02:24:07 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3E07520773 for ; Wed, 30 Sep 2020 02:24:07 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="rznW7aON"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="R1Mi678o" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3E07520773 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=TPTgNRyFB803QfcxwVFDaKTsVm/Vw+7/MZG3UcyjqgE=; b=rznW7aONApQkaKimwUBdCKNab fgOJrko+dP9VT7sYJXGllshs3au/5Pxz6aZyV7Uuw4OkfZvPo+tbx8dPYLolR3dcnBcdbJL2cu5oy 4hZH66WVf3KimD2LBMguq3K73vpoEPYjySkhzE89UD9efOV+37OsXZla/VpRAYA/wTwB6qtRBECNE +JOfLkCIgAk5p8GPlJK2Q8hEli2wcxB9podxCriZHKi8leV2iqOT1/M/1qIg9VbZ6AI9xjrFaB+Ir XqwsIjUMvJ7gpsVJR5yHy4yKDNRXhyGa4h8ziFGinppD/wIm5CkE6y/svtDax45BdJr8eEP4mub3l LF6zFZtBA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kNRlC-0007UT-6w; Wed, 30 Sep 2020 02:22:26 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kNRl3-0007Rg-7X; Wed, 30 Sep 2020 02:22:18 +0000 X-UUID: 0381abece7584958adeb8175f3c8339e-20200929 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=PTUVFD+apyy6mQmY58fFDkNYQDyfBeyrLgmoDEvIU44=; b=R1Mi678oPirLVImcuDo/QvjfU1NG/H5UrP0H2kOLJs4xGpWCsrTI/nCdY/W2lsbnQFf9Sgn5HqyLWVJa5hLGrLWFN4X808DdaHr5Kouhx8h/zrtiG+5SXVqfoMCY8QKiXfcxBdK3NfUbNshGNA1HJhPSiwLAHWr/brchm5iaiVo=; X-UUID: 0381abece7584958adeb8175f3c8339e-20200929 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 898721143; Tue, 29 Sep 2020 18:22:05 -0800 Received: from MTKMBS02N1.mediatek.inc (172.21.101.77) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 29 Sep 2020 19:22:02 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs02n1.mediatek.inc (172.21.101.77) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 10:21:59 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Sep 2020 10:22:02 +0800 From: Crystal Guo To: , , Subject: [v6,1/3] dt-binding: reset-controller: mediatek: add YAML schemas Date: Wed, 30 Sep 2020 10:21:57 +0800 Message-ID: <20200930022159.5559-2-crystal.guo@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200930022159.5559-1-crystal.guo@mediatek.com> References: <20200930022159.5559-1-crystal.guo@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200929_222217_449916_7C2F73BE X-CRM114-Status: GOOD ( 13.05 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, yong.liang@mediatek.com, stanley.chu@mediatek.com, srv_heupstream@mediatek.com, seiya.wang@mediatek.com, linux-kernel@vger.kernel.org, fan.chen@mediatek.com, Crystal Guo , linux-mediatek@lists.infradead.org, yingjoe.chen@mediatek.com, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add a YAML documentation for Mediatek, which uses ti reset-controller driver directly. The TI reset controller provides a common reset management, and is suitable for Mediatek SoCs. Signed-off-by: Crystal Guo --- .../bindings/reset/mediatek-syscon-reset.yaml | 51 +++++++++++++++++++ 1 file changed, 51 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml diff --git a/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml b/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml new file mode 100644 index 000000000000..7871550c3c69 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/mediatek-syscon-reset.yaml @@ -0,0 +1,51 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reset/mediatek-syscon-reset.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek Reset Controller + +maintainers: + - Crystal Guo + +description: + The bindings describe the reset-controller for Mediatek SoCs, + which is based on TI reset controller. For more detail, please + visit Documentation/devicetree/bindings/reset/ti-syscon-reset.txt. + +properties: + compatible: + const: mediatek,syscon-reset + + '#reset-cells': + const: 1 + + mediatek,reset-bits: + description: > + Contains the reset control register information, please refer to + Documentation/devicetree/bindings/reset/ti-syscon-reset.txt. + +required: + - compatible + - '#reset-cells' + - mediatek,reset-bits + +additionalProperties: false + +examples: + - | + #include + infracfg: infracfg@10001000 { + compatible = "mediatek,mt8192-infracfg", "syscon", "simple-mfd"; + reg = <0 0x10001000>; + #clock-cells = <1>; + + infracfg_rst: reset-controller { + compatible = "mediatek,syscon-reset"; + #reset-cells = <1>; + mediatek,reset-bits = < + 0x140 15 0x144 15 0 0 (ASSERT_SET | DEASSERT_SET | STATUS_NONE) + >; + }; + }; -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.2 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 033C9C4727C for ; Wed, 30 Sep 2020 02:22:10 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 960F320B1F for ; Wed, 30 Sep 2020 02:22:09 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="R1Mi678o" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729779AbgI3CWJ (ORCPT ); Tue, 29 Sep 2020 22:22:09 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:40260 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729322AbgI3CWI (ORCPT ); Tue, 29 Sep 2020 22:22:08 -0400 X-UUID: 83388a317135423b95e01a9346cbf59f-20200930 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=PTUVFD+apyy6mQmY58fFDkNYQDyfBeyrLgmoDEvIU44=; b=R1Mi678oPirLVImcuDo/QvjfU1NG/H5UrP0H2kOLJs4xGpWCsrTI/nCdY/W2lsbnQFf9Sgn5HqyLWVJa5hLGrLWFN4X808DdaHr5Kouhx8h/zrtiG+5SXVqfoMCY8QKiXfcxBdK3NfUbNshGNA1HJhPSiwLAHWr/brchm5iaiVo=; X-UUID: 83388a317135423b95e01a9346cbf59f-20200930 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 569259711; Wed, 30 Sep 2020 10:22:03 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs02n1.mediatek.inc (172.21.101.77) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 10:21:59 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Sep 2020 10:22:02 +0800 From: Crystal Guo To: , , CC: , , , , , , , , , , , Crystal Guo Subject: [v6,1/3] dt-binding: reset-controller: mediatek: add YAML schemas Date: Wed, 30 Sep 2020 10:21:57 +0800 Message-ID: <20200930022159.5559-2-crystal.guo@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200930022159.5559-1-crystal.guo@mediatek.com> References: <20200930022159.5559-1-crystal.guo@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org QWRkIGEgWUFNTCBkb2N1bWVudGF0aW9uIGZvciBNZWRpYXRlaywgd2hpY2ggdXNlcyB0aSByZXNl dC1jb250cm9sbGVyDQpkcml2ZXIgZGlyZWN0bHkuIFRoZSBUSSByZXNldCBjb250cm9sbGVyIHBy b3ZpZGVzIGEgY29tbW9uIHJlc2V0DQptYW5hZ2VtZW50LCBhbmQgaXMgc3VpdGFibGUgZm9yIE1l ZGlhdGVrIFNvQ3MuDQoNClNpZ25lZC1vZmYtYnk6IENyeXN0YWwgR3VvIDxjcnlzdGFsLmd1b0Bt ZWRpYXRlay5jb20+DQotLS0NCiAuLi4vYmluZGluZ3MvcmVzZXQvbWVkaWF0ZWstc3lzY29uLXJl c2V0LnlhbWwgfCA1MSArKysrKysrKysrKysrKysrKysrDQogMSBmaWxlIGNoYW5nZWQsIDUxIGlu c2VydGlvbnMoKykNCiBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVl L2JpbmRpbmdzL3Jlc2V0L21lZGlhdGVrLXN5c2Nvbi1yZXNldC55YW1sDQoNCmRpZmYgLS1naXQg YS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcmVzZXQvbWVkaWF0ZWstc3lzY29u LXJlc2V0LnlhbWwgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcmVzZXQvbWVk aWF0ZWstc3lzY29uLXJlc2V0LnlhbWwNCm5ldyBmaWxlIG1vZGUgMTAwNjQ0DQppbmRleCAwMDAw MDAwMDAwMDAuLjc4NzE1NTBjM2M2OQ0KLS0tIC9kZXYvbnVsbA0KKysrIGIvRG9jdW1lbnRhdGlv bi9kZXZpY2V0cmVlL2JpbmRpbmdzL3Jlc2V0L21lZGlhdGVrLXN5c2Nvbi1yZXNldC55YW1sDQpA QCAtMCwwICsxLDUxIEBADQorIyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogKEdQTC0yLjAtb25s eSBPUiBCU0QtMi1DbGF1c2UpDQorJVlBTUwgMS4yDQorLS0tDQorJGlkOiBodHRwOi8vZGV2aWNl dHJlZS5vcmcvc2NoZW1hcy9yZXNldC9tZWRpYXRlay1zeXNjb24tcmVzZXQueWFtbCMNCiskc2No ZW1hOiBodHRwOi8vZGV2aWNldHJlZS5vcmcvbWV0YS1zY2hlbWFzL2NvcmUueWFtbCMNCisNCit0 aXRsZTogTWVkaWF0ZWsgUmVzZXQgQ29udHJvbGxlcg0KKw0KK21haW50YWluZXJzOg0KKyAgLSBD cnlzdGFsIEd1byA8Y3J5c3RhbC5ndW9AbWVkaWF0ZWsuY29tPg0KKw0KK2Rlc2NyaXB0aW9uOg0K KyAgVGhlIGJpbmRpbmdzIGRlc2NyaWJlIHRoZSByZXNldC1jb250cm9sbGVyIGZvciBNZWRpYXRl ayBTb0NzLA0KKyAgd2hpY2ggaXMgYmFzZWQgb24gVEkgcmVzZXQgY29udHJvbGxlci4gRm9yIG1v cmUgZGV0YWlsLCBwbGVhc2UNCisgIHZpc2l0IERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5k aW5ncy9yZXNldC90aS1zeXNjb24tcmVzZXQudHh0Lg0KKw0KK3Byb3BlcnRpZXM6DQorICBjb21w YXRpYmxlOg0KKyAgICBjb25zdDogbWVkaWF0ZWssc3lzY29uLXJlc2V0DQorDQorICAnI3Jlc2V0 LWNlbGxzJzoNCisgICAgY29uc3Q6IDENCisNCisgIG1lZGlhdGVrLHJlc2V0LWJpdHM6DQorICAg IGRlc2NyaXB0aW9uOiA+DQorICAgICAgQ29udGFpbnMgdGhlIHJlc2V0IGNvbnRyb2wgcmVnaXN0 ZXIgaW5mb3JtYXRpb24sIHBsZWFzZSByZWZlciB0bw0KKyAgICAgIERvY3VtZW50YXRpb24vZGV2 aWNldHJlZS9iaW5kaW5ncy9yZXNldC90aS1zeXNjb24tcmVzZXQudHh0Lg0KKw0KK3JlcXVpcmVk Og0KKyAgLSBjb21wYXRpYmxlDQorICAtICcjcmVzZXQtY2VsbHMnDQorICAtIG1lZGlhdGVrLHJl c2V0LWJpdHMNCisNCithZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCisNCitleGFtcGxlczoN CisgIC0gfA0KKyAgICAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvcmVzZXQvdGktc3lzY29uLmg+DQor ICAgIGluZnJhY2ZnOiBpbmZyYWNmZ0AxMDAwMTAwMCB7DQorICAgICAgICBjb21wYXRpYmxlID0g Im1lZGlhdGVrLG10ODE5Mi1pbmZyYWNmZyIsICJzeXNjb24iLCAic2ltcGxlLW1mZCI7DQorICAg ICAgICByZWcgPSA8MCAweDEwMDAxMDAwPjsNCisgICAgICAgICNjbG9jay1jZWxscyA9IDwxPjsN CisNCisgICAgICAgIGluZnJhY2ZnX3JzdDogcmVzZXQtY29udHJvbGxlciB7DQorICAgICAgICAg ICAgY29tcGF0aWJsZSA9ICJtZWRpYXRlayxzeXNjb24tcmVzZXQiOw0KKyAgICAgICAgICAgICNy ZXNldC1jZWxscyA9IDwxPjsNCisgICAgICAgICAgICBtZWRpYXRlayxyZXNldC1iaXRzID0gPA0K KyAgICAgICAgICAgICAgIDB4MTQwIDE1IDB4MTQ0IDE1IDAgMCAoQVNTRVJUX1NFVCB8IERFQVNT RVJUX1NFVCB8IFNUQVRVU19OT05FKQ0KKyAgICAgICAgICAgID47DQorICAgICAgICB9Ow0KKyAg ICB9Ow0KLS0gDQoyLjE4LjANCg==