From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 36110C43467 for ; Mon, 12 Oct 2020 12:56:32 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id CDAA121BE5 for ; Mon, 12 Oct 2020 12:56:31 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="nktp6pzE"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="MC4gU40j" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org CDAA121BE5 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=hCtIjO0u0d1qEVBvLHNrEAxB1WQIEjRHzfctKSeAJdc=; b=nktp6pzElVrY9bstS+xzme6ZO uH4F25eMiug+Tm1rgMTEgdnSjN6AgadsXkh+kW+5Q5l9WxLAOksKdFGjU7r8aMWUbj84yw6SQ23iZ dRKofU5/h6o7ljpGP6/pBldgXiioHFUijXMEqZr15ea3AEgFBU4iKaGVXCuUVTChMEiWKckCjILou KFiP4UyAtDJ+FR45Ee4NnUHtz3f4/34HtO8SME6EfaPFY/5u4p/dWekwaAlDt1ZnEPHQcvrF2pIfw f3Y6q+Vy+4bNICFj9a54wBMczC9aRJ70b18UlW8MEX2x2o3GH3KkG4eR1oPRlBRf+njrMbco6dbrW 2zAtiZj7w==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kRxNG-0000RV-Lb; Mon, 12 Oct 2020 12:56:22 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kRxN4-0000JW-7i for linux-mediatek@lists.infradead.org; Mon, 12 Oct 2020 12:56:16 +0000 X-UUID: b941ba0b996c48ffb843be51a1a0fbea-20201012 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=qecDgwq7YOsnxkF3T1NRIYX5PYBamH5VlKjTlQTAni4=; b=MC4gU40jkglB07jyR0JstE5p+j+W0kqAAzXWFQsUA9QqfEoY6bgep0S78dA3ShwXolvm2p3nBccRaQv6tRQGmjcPMdQ2SepKMM6RqIg/pT5Xba0kUy1Y0YI5whJcpSvUUPUXZ3m3iMRKI304Q9YW2dwIrLUXlcnobLiG0xO8jjg=; X-UUID: b941ba0b996c48ffb843be51a1a0fbea-20201012 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1678604693; Mon, 12 Oct 2020 04:56:06 -0800 Received: from MTKMBS02N1.mediatek.inc (172.21.101.77) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 12 Oct 2020 05:56:03 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs02n1.mediatek.inc (172.21.101.77) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 12 Oct 2020 20:55:55 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 12 Oct 2020 20:55:55 +0800 From: Shayne Chen To: Felix Fietkau Subject: [PATCH v3 04/10] mt76: testmode: add support for LTF and GI combinations for HE mode Date: Mon, 12 Oct 2020 20:53:57 +0800 Message-ID: <20201012125403.8608-4-shayne.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20201012125403.8608-1-shayne.chen@mediatek.com> References: <20201012125403.8608-1-shayne.chen@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201012_085610_450749_3C237A20 X-CRM114-Status: GOOD ( 13.95 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Ryder Lee , Evelyn Tsai , linux-wireless , linux-mediatek , Lorenzo Bianconi , Shayne Chen Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Prepare for setting different LTF (1x, 2x, and 4x) and GI (0.8us, 1.6us, 3.2us) combinations in HE rate mode. Reviewed-by: Ryder Lee Signed-off-by: Shayne Chen --- drivers/net/wireless/mediatek/mt76/mt76.h | 1 + drivers/net/wireless/mediatek/mt76/testmode.c | 6 +++++- drivers/net/wireless/mediatek/mt76/testmode.h | 2 ++ 3 files changed, 8 insertions(+), 1 deletion(-) diff --git a/drivers/net/wireless/mediatek/mt76/mt76.h b/drivers/net/wireless/mediatek/mt76/mt76.h index 9ff249e..a0f225c 100644 --- a/drivers/net/wireless/mediatek/mt76/mt76.h +++ b/drivers/net/wireless/mediatek/mt76/mt76.h @@ -528,6 +528,7 @@ struct mt76_testmode_data { u8 tx_rate_sgi; u8 tx_rate_ldpc; u8 tx_rate_stbc; + u8 tx_ltf; u8 tx_antenna_mask; diff --git a/drivers/net/wireless/mediatek/mt76/testmode.c b/drivers/net/wireless/mediatek/mt76/testmode.c index 6b59e08..f37a460 100644 --- a/drivers/net/wireless/mediatek/mt76/testmode.c +++ b/drivers/net/wireless/mediatek/mt76/testmode.c @@ -12,6 +12,7 @@ static const struct nla_policy mt76_tm_policy[NUM_MT76_TM_ATTRS] = { [MT76_TM_ATTR_TX_RATE_SGI] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_RATE_LDPC] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_RATE_STBC] = { .type = NLA_U8 }, + [MT76_TM_ATTR_TX_LTF] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_ANTENNA] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_POWER_CONTROL] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_POWER] = { .type = NLA_NESTED }, @@ -338,9 +339,10 @@ int mt76_testmode_cmd(struct ieee80211_hw *hw, struct ieee80211_vif *vif, 0, MT76_TM_TX_MODE_MAX) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_RATE_NSS], &td->tx_rate_nss, 1, hweight8(phy->antenna_mask)) || - mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_RATE_SGI], &td->tx_rate_sgi, 0, 1) || + mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_RATE_SGI], &td->tx_rate_sgi, 0, 2) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_RATE_LDPC], &td->tx_rate_ldpc, 0, 1) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_RATE_STBC], &td->tx_rate_stbc, 0, 1) || + mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_LTF], &td->tx_ltf, 0, 2) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_ANTENNA], &td->tx_antenna_mask, 1, phy->antenna_mask) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_POWER_CONTROL], @@ -478,6 +480,8 @@ int mt76_testmode_dump(struct ieee80211_hw *hw, struct sk_buff *msg, nla_put_u8(msg, MT76_TM_ATTR_TX_RATE_SGI, td->tx_rate_sgi) || nla_put_u8(msg, MT76_TM_ATTR_TX_RATE_LDPC, td->tx_rate_ldpc) || nla_put_u8(msg, MT76_TM_ATTR_TX_RATE_STBC, td->tx_rate_stbc) || + (mt76_testmode_param_present(td, MT76_TM_ATTR_TX_LTF) && + nla_put_u8(msg, MT76_TM_ATTR_TX_LTF, td->tx_ltf)) || (mt76_testmode_param_present(td, MT76_TM_ATTR_TX_ANTENNA) && nla_put_u8(msg, MT76_TM_ATTR_TX_ANTENNA, td->tx_antenna_mask)) || (mt76_testmode_param_present(td, MT76_TM_ATTR_TX_POWER_CONTROL) && diff --git a/drivers/net/wireless/mediatek/mt76/testmode.h b/drivers/net/wireless/mediatek/mt76/testmode.h index 00c1659..3c09aa5 100644 --- a/drivers/net/wireless/mediatek/mt76/testmode.h +++ b/drivers/net/wireless/mediatek/mt76/testmode.h @@ -26,6 +26,7 @@ * @MT76_TM_ATTR_TX_RATE_SGI: packet tx use short guard interval (u8) * @MT76_TM_ATTR_TX_RATE_LDPC: packet tx enable LDPC (u8) * @MT76_TM_ATTR_TX_RATE_STBC: packet tx enable STBC (u8) + * @MT76_TM_ATTR_TX_LTF: packet tx LTF, set 0 to 2 for 1x, 2x, and 4x LTF (u8) * * @MT76_TM_ATTR_TX_ANTENNA: tx antenna mask (u8) * @MT76_TM_ATTR_TX_POWER_CONTROL: enable tx power control (u8) @@ -52,6 +53,7 @@ enum mt76_testmode_attr { MT76_TM_ATTR_TX_RATE_SGI, MT76_TM_ATTR_TX_RATE_LDPC, MT76_TM_ATTR_TX_RATE_STBC, + MT76_TM_ATTR_TX_LTF, MT76_TM_ATTR_TX_ANTENNA, MT76_TM_ATTR_TX_POWER_CONTROL, -- 2.17.1 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.1 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C06E3C433DF for ; Mon, 12 Oct 2020 12:56:27 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 7A89621BE5 for ; Mon, 12 Oct 2020 12:56:27 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="DYfrKXdR" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729214AbgJLM4Y (ORCPT ); Mon, 12 Oct 2020 08:56:24 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:53196 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1730210AbgJLM4M (ORCPT ); Mon, 12 Oct 2020 08:56:12 -0400 X-UUID: 77f1a41c0030438c816350baa9cc25f9-20201012 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=qecDgwq7YOsnxkF3T1NRIYX5PYBamH5VlKjTlQTAni4=; b=DYfrKXdRu0XoWrLIJUKrM+OyryKLKx6t5NU4U72zi/d2lVCJeXhJt0VZEFyT6UAxQ0bwtinmqsI+BZxVzS73qHNQYL1zCuKdmrpkep0ur8UjtC+OsrLspokXB0iEO9XgdzGwcGui4DyEpQanPVliyzm8rrglJ4LGpjVrtQL9gcc=; X-UUID: 77f1a41c0030438c816350baa9cc25f9-20201012 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1281218485; Mon, 12 Oct 2020 20:55:58 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs02n1.mediatek.inc (172.21.101.77) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 12 Oct 2020 20:55:55 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 12 Oct 2020 20:55:55 +0800 From: Shayne Chen To: Felix Fietkau CC: linux-wireless , Lorenzo Bianconi , Ryder Lee , Evelyn Tsai , linux-mediatek , Shayne Chen Subject: [PATCH v3 04/10] mt76: testmode: add support for LTF and GI combinations for HE mode Date: Mon, 12 Oct 2020 20:53:57 +0800 Message-ID: <20201012125403.8608-4-shayne.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20201012125403.8608-1-shayne.chen@mediatek.com> References: <20201012125403.8608-1-shayne.chen@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-wireless@vger.kernel.org UHJlcGFyZSBmb3Igc2V0dGluZyBkaWZmZXJlbnQgTFRGICgxeCwgMngsIGFuZCA0eCkgYW5kIEdJ ICgwLjh1cywNCjEuNnVzLCAzLjJ1cykgY29tYmluYXRpb25zIGluIEhFIHJhdGUgbW9kZS4NCg0K UmV2aWV3ZWQtYnk6IFJ5ZGVyIExlZSA8cnlkZXIubGVlQG1lZGlhdGVrLmNvbT4NClNpZ25lZC1v ZmYtYnk6IFNoYXluZSBDaGVuIDxzaGF5bmUuY2hlbkBtZWRpYXRlay5jb20+DQotLS0NCiBkcml2 ZXJzL25ldC93aXJlbGVzcy9tZWRpYXRlay9tdDc2L210NzYuaCAgICAgfCAxICsNCiBkcml2ZXJz L25ldC93aXJlbGVzcy9tZWRpYXRlay9tdDc2L3Rlc3Rtb2RlLmMgfCA2ICsrKysrLQ0KIGRyaXZl cnMvbmV0L3dpcmVsZXNzL21lZGlhdGVrL210NzYvdGVzdG1vZGUuaCB8IDIgKysNCiAzIGZpbGVz IGNoYW5nZWQsIDggaW5zZXJ0aW9ucygrKSwgMSBkZWxldGlvbigtKQ0KDQpkaWZmIC0tZ2l0IGEv ZHJpdmVycy9uZXQvd2lyZWxlc3MvbWVkaWF0ZWsvbXQ3Ni9tdDc2LmggYi9kcml2ZXJzL25ldC93 aXJlbGVzcy9tZWRpYXRlay9tdDc2L210NzYuaA0KaW5kZXggOWZmMjQ5ZS4uYTBmMjI1YyAxMDA2 NDQNCi0tLSBhL2RyaXZlcnMvbmV0L3dpcmVsZXNzL21lZGlhdGVrL210NzYvbXQ3Ni5oDQorKysg Yi9kcml2ZXJzL25ldC93aXJlbGVzcy9tZWRpYXRlay9tdDc2L210NzYuaA0KQEAgLTUyOCw2ICs1 MjgsNyBAQCBzdHJ1Y3QgbXQ3Nl90ZXN0bW9kZV9kYXRhIHsNCiAJdTggdHhfcmF0ZV9zZ2k7DQog CXU4IHR4X3JhdGVfbGRwYzsNCiAJdTggdHhfcmF0ZV9zdGJjOw0KKwl1OCB0eF9sdGY7DQogDQog CXU4IHR4X2FudGVubmFfbWFzazsNCiANCmRpZmYgLS1naXQgYS9kcml2ZXJzL25ldC93aXJlbGVz cy9tZWRpYXRlay9tdDc2L3Rlc3Rtb2RlLmMgYi9kcml2ZXJzL25ldC93aXJlbGVzcy9tZWRpYXRl ay9tdDc2L3Rlc3Rtb2RlLmMNCmluZGV4IDZiNTllMDguLmYzN2E0NjAgMTAwNjQ0DQotLS0gYS9k cml2ZXJzL25ldC93aXJlbGVzcy9tZWRpYXRlay9tdDc2L3Rlc3Rtb2RlLmMNCisrKyBiL2RyaXZl cnMvbmV0L3dpcmVsZXNzL21lZGlhdGVrL210NzYvdGVzdG1vZGUuYw0KQEAgLTEyLDYgKzEyLDcg QEAgc3RhdGljIGNvbnN0IHN0cnVjdCBubGFfcG9saWN5IG10NzZfdG1fcG9saWN5W05VTV9NVDc2 X1RNX0FUVFJTXSA9IHsNCiAJW01UNzZfVE1fQVRUUl9UWF9SQVRFX1NHSV0gPSB7IC50eXBlID0g TkxBX1U4IH0sDQogCVtNVDc2X1RNX0FUVFJfVFhfUkFURV9MRFBDXSA9IHsgLnR5cGUgPSBOTEFf VTggfSwNCiAJW01UNzZfVE1fQVRUUl9UWF9SQVRFX1NUQkNdID0geyAudHlwZSA9IE5MQV9VOCB9 LA0KKwlbTVQ3Nl9UTV9BVFRSX1RYX0xURl0gPSB7IC50eXBlID0gTkxBX1U4IH0sDQogCVtNVDc2 X1RNX0FUVFJfVFhfQU5URU5OQV0gPSB7IC50eXBlID0gTkxBX1U4IH0sDQogCVtNVDc2X1RNX0FU VFJfVFhfUE9XRVJfQ09OVFJPTF0gPSB7IC50eXBlID0gTkxBX1U4IH0sDQogCVtNVDc2X1RNX0FU VFJfVFhfUE9XRVJdID0geyAudHlwZSA9IE5MQV9ORVNURUQgfSwNCkBAIC0zMzgsOSArMzM5LDEw IEBAIGludCBtdDc2X3Rlc3Rtb2RlX2NtZChzdHJ1Y3QgaWVlZTgwMjExX2h3ICpodywgc3RydWN0 IGllZWU4MDIxMV92aWYgKnZpZiwNCiAJCQkgICAwLCBNVDc2X1RNX1RYX01PREVfTUFYKSB8fA0K IAkgICAgbXQ3Nl90bV9nZXRfdTgodGJbTVQ3Nl9UTV9BVFRSX1RYX1JBVEVfTlNTXSwgJnRkLT50 eF9yYXRlX25zcywNCiAJCQkgICAxLCBod2VpZ2h0OChwaHktPmFudGVubmFfbWFzaykpIHx8DQot CSAgICBtdDc2X3RtX2dldF91OCh0YltNVDc2X1RNX0FUVFJfVFhfUkFURV9TR0ldLCAmdGQtPnR4 X3JhdGVfc2dpLCAwLCAxKSB8fA0KKwkgICAgbXQ3Nl90bV9nZXRfdTgodGJbTVQ3Nl9UTV9BVFRS X1RYX1JBVEVfU0dJXSwgJnRkLT50eF9yYXRlX3NnaSwgMCwgMikgfHwNCiAJICAgIG10NzZfdG1f Z2V0X3U4KHRiW01UNzZfVE1fQVRUUl9UWF9SQVRFX0xEUENdLCAmdGQtPnR4X3JhdGVfbGRwYywg MCwgMSkgfHwNCiAJICAgIG10NzZfdG1fZ2V0X3U4KHRiW01UNzZfVE1fQVRUUl9UWF9SQVRFX1NU QkNdLCAmdGQtPnR4X3JhdGVfc3RiYywgMCwgMSkgfHwNCisJICAgIG10NzZfdG1fZ2V0X3U4KHRi W01UNzZfVE1fQVRUUl9UWF9MVEZdLCAmdGQtPnR4X2x0ZiwgMCwgMikgfHwNCiAJICAgIG10NzZf dG1fZ2V0X3U4KHRiW01UNzZfVE1fQVRUUl9UWF9BTlRFTk5BXSwgJnRkLT50eF9hbnRlbm5hX21h c2ssIDEsDQogCQkJICAgcGh5LT5hbnRlbm5hX21hc2spIHx8DQogCSAgICBtdDc2X3RtX2dldF91 OCh0YltNVDc2X1RNX0FUVFJfVFhfUE9XRVJfQ09OVFJPTF0sDQpAQCAtNDc4LDYgKzQ4MCw4IEBA IGludCBtdDc2X3Rlc3Rtb2RlX2R1bXAoc3RydWN0IGllZWU4MDIxMV9odyAqaHcsIHN0cnVjdCBz a19idWZmICptc2csDQogCSAgICBubGFfcHV0X3U4KG1zZywgTVQ3Nl9UTV9BVFRSX1RYX1JBVEVf U0dJLCB0ZC0+dHhfcmF0ZV9zZ2kpIHx8DQogCSAgICBubGFfcHV0X3U4KG1zZywgTVQ3Nl9UTV9B VFRSX1RYX1JBVEVfTERQQywgdGQtPnR4X3JhdGVfbGRwYykgfHwNCiAJICAgIG5sYV9wdXRfdTgo bXNnLCBNVDc2X1RNX0FUVFJfVFhfUkFURV9TVEJDLCB0ZC0+dHhfcmF0ZV9zdGJjKSB8fA0KKwkg ICAgKG10NzZfdGVzdG1vZGVfcGFyYW1fcHJlc2VudCh0ZCwgTVQ3Nl9UTV9BVFRSX1RYX0xURikg JiYNCisJICAgICBubGFfcHV0X3U4KG1zZywgTVQ3Nl9UTV9BVFRSX1RYX0xURiwgdGQtPnR4X2x0 ZikpIHx8DQogCSAgICAobXQ3Nl90ZXN0bW9kZV9wYXJhbV9wcmVzZW50KHRkLCBNVDc2X1RNX0FU VFJfVFhfQU5URU5OQSkgJiYNCiAJICAgICBubGFfcHV0X3U4KG1zZywgTVQ3Nl9UTV9BVFRSX1RY X0FOVEVOTkEsIHRkLT50eF9hbnRlbm5hX21hc2spKSB8fA0KIAkgICAgKG10NzZfdGVzdG1vZGVf cGFyYW1fcHJlc2VudCh0ZCwgTVQ3Nl9UTV9BVFRSX1RYX1BPV0VSX0NPTlRST0wpICYmDQpkaWZm IC0tZ2l0IGEvZHJpdmVycy9uZXQvd2lyZWxlc3MvbWVkaWF0ZWsvbXQ3Ni90ZXN0bW9kZS5oIGIv ZHJpdmVycy9uZXQvd2lyZWxlc3MvbWVkaWF0ZWsvbXQ3Ni90ZXN0bW9kZS5oDQppbmRleCAwMGMx NjU5Li4zYzA5YWE1IDEwMDY0NA0KLS0tIGEvZHJpdmVycy9uZXQvd2lyZWxlc3MvbWVkaWF0ZWsv bXQ3Ni90ZXN0bW9kZS5oDQorKysgYi9kcml2ZXJzL25ldC93aXJlbGVzcy9tZWRpYXRlay9tdDc2 L3Rlc3Rtb2RlLmgNCkBAIC0yNiw2ICsyNiw3IEBADQogICogQE1UNzZfVE1fQVRUUl9UWF9SQVRF X1NHSTogcGFja2V0IHR4IHVzZSBzaG9ydCBndWFyZCBpbnRlcnZhbCAodTgpDQogICogQE1UNzZf VE1fQVRUUl9UWF9SQVRFX0xEUEM6IHBhY2tldCB0eCBlbmFibGUgTERQQyAodTgpDQogICogQE1U NzZfVE1fQVRUUl9UWF9SQVRFX1NUQkM6IHBhY2tldCB0eCBlbmFibGUgU1RCQyAodTgpDQorICog QE1UNzZfVE1fQVRUUl9UWF9MVEY6IHBhY2tldCB0eCBMVEYsIHNldCAwIHRvIDIgZm9yIDF4LCAy eCwgYW5kIDR4IExURiAodTgpDQogICoNCiAgKiBATVQ3Nl9UTV9BVFRSX1RYX0FOVEVOTkE6IHR4 IGFudGVubmEgbWFzayAodTgpDQogICogQE1UNzZfVE1fQVRUUl9UWF9QT1dFUl9DT05UUk9MOiBl bmFibGUgdHggcG93ZXIgY29udHJvbCAodTgpDQpAQCAtNTIsNiArNTMsNyBAQCBlbnVtIG10NzZf dGVzdG1vZGVfYXR0ciB7DQogCU1UNzZfVE1fQVRUUl9UWF9SQVRFX1NHSSwNCiAJTVQ3Nl9UTV9B VFRSX1RYX1JBVEVfTERQQywNCiAJTVQ3Nl9UTV9BVFRSX1RYX1JBVEVfU1RCQywNCisJTVQ3Nl9U TV9BVFRSX1RYX0xURiwNCiANCiAJTVQ3Nl9UTV9BVFRSX1RYX0FOVEVOTkEsDQogCU1UNzZfVE1f QVRUUl9UWF9QT1dFUl9DT05UUk9MLA0KLS0gDQoyLjE3LjENCg==