From: Sam Ravnborg <sam@ravnborg.org>
To: Anitha Chrisanthus <anitha.chrisanthus@intel.com>
Cc: edmund.j.dea@intel.com, dri-devel@lists.freedesktop.org,
narmstrong@baylibre.com
Subject: Re: [PATCH v13 0/7] Add support for KeemBay DRM drive
Date: Thu, 5 Nov 2020 19:37:44 +0100 [thread overview]
Message-ID: <20201105183744.GA95808@ravnborg.org> (raw)
In-Reply-To: <1604538931-26726-1-git-send-email-anitha.chrisanthus@intel.com>
Hi Anitha.
On Wed, Nov 04, 2020 at 05:15:24PM -0800, Anitha Chrisanthus wrote:
> This is a new DRM driver for Intel's KeemBay SOC.
> The SoC couples an ARM Cortex A53 CPU with an Intel
> Movidius VPU.
>
> This driver is tested with the KMB EVM board which is the reference baord
> for Keem Bay SOC. The SOC's display pipeline is as follows
>
> +--------------+ +---------+ +-----------------------+
> |LCD controller| -> |Mipi DSI | -> |Mipi to HDMI Converter |
> +--------------+ +---------+ +-----------------------+
>
> LCD controller and Mipi DSI transmitter are part of the SOC and
> mipi to HDMI converter is ADV7535 for KMB EVM board.
>
> The DRM driver is a basic KMS atomic modesetting display driver and
> has no 2D or 3D graphics.It calls into the ADV bridge driver at
> the connector level.
>
> Only 1080p resolution and single plane is supported at this time.
> The usecase is for debugging video and camera outputs.
Thanks for all you tiresome work dealing with the feedback from the
community and me and thank you for the cooperation so far.
You have managed to convert this display driver from something based on
a wrong abstraction to a driver that not only are using the latest DRM
infrastructure but also now have the correct structure and correct
bindings.
There are still things we can improve - but rather than doing it
alone we are better served with the driver applied to drm-misc-next
so we are more that can help and maybe even contribute.
Patches applied to drm-misc-next.
Sam
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
prev parent reply other threads:[~2020-11-05 18:37 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-05 1:15 [PATCH v13 0/7] Add support for KeemBay DRM drive Anitha Chrisanthus
2020-11-05 1:15 ` [PATCH v13 1/7] dt-bindings: display: Add support for Intel KeemBay Display Anitha Chrisanthus
2020-11-05 1:15 ` [PATCH v13 2/7] dt-bindings: display: Intel KeemBay MSSCAM Anitha Chrisanthus
2020-11-05 1:15 ` [PATCH v13 3/7] dt-bindings: display: bridge: Intel KeemBay DSI Anitha Chrisanthus
2020-11-05 1:15 ` [PATCH v13 4/7] drm/kmb: Keem Bay driver register definition Anitha Chrisanthus
2020-11-05 1:15 ` [PATCH v13 5/7] drm/kmb: Add support for KeemBay Display Anitha Chrisanthus
2020-11-05 1:15 ` [PATCH v13 6/7] drm/kmb: Mipi DSI part of the display driver Anitha Chrisanthus
2020-11-05 1:15 ` [PATCH v13 7/7] drm/kmb: Build files for KeemBay Display driver Anitha Chrisanthus
2020-11-05 18:37 ` Sam Ravnborg [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201105183744.GA95808@ravnborg.org \
--to=sam@ravnborg.org \
--cc=anitha.chrisanthus@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=edmund.j.dea@intel.com \
--cc=narmstrong@baylibre.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.