From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Georgi Djakov <georgi.djakov@linaro.org>
Cc: linux-pm@vger.kernel.org, mdtipton@codeaurora.org,
devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org,
akashast@codeaurora.org
Subject: Re: [PATCH 2/3] interconnect: qcom: sdm845: Add the missing nodes for QUP
Date: Tue, 10 Nov 2020 22:37:03 -0600 [thread overview]
Message-ID: <20201111043703.GA173948@builder.lan> (raw)
In-Reply-To: <20201105135211.7160-2-georgi.djakov@linaro.org>
On Thu 05 Nov 07:52 CST 2020, Georgi Djakov wrote:
> The QUP nodes are currently defined just as entries in the topology,
> but they are not referenced by any of the NoCs. Let's fix this and
> "attach" them to their NoCs, so that the QUP drivers are able to use
> them as path endpoints and scale their bandwidth.
>
> This is based on the information from the downstream msm-4.9 kernel.
>
> Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org>
Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Georgi, would you mind if I take the series through my tree, to avoid
conflicts in sdm845.dtsi?
Regards,
Bjorn
> ---
> drivers/interconnect/qcom/sdm845.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/interconnect/qcom/sdm845.c b/drivers/interconnect/qcom/sdm845.c
> index 5304aea3b058..366870150cbd 100644
> --- a/drivers/interconnect/qcom/sdm845.c
> +++ b/drivers/interconnect/qcom/sdm845.c
> @@ -177,6 +177,7 @@ DEFINE_QBCM(bcm_sn15, "SN15", false, &qnm_memnoc);
>
> static struct qcom_icc_bcm *aggre1_noc_bcms[] = {
> &bcm_sn9,
> + &bcm_qup0,
> };
>
> static struct qcom_icc_node *aggre1_noc_nodes[] = {
> @@ -190,6 +191,7 @@ static struct qcom_icc_node *aggre1_noc_nodes[] = {
> [SLAVE_A1NOC_SNOC] = &qns_a1noc_snoc,
> [SLAVE_SERVICE_A1NOC] = &srvc_aggre1_noc,
> [SLAVE_ANOC_PCIE_A1NOC_SNOC] = &qns_pcie_a1noc_snoc,
> + [MASTER_QUP_1] = &qhm_qup1,
> };
>
> static const struct qcom_icc_desc sdm845_aggre1_noc = {
> @@ -218,6 +220,7 @@ static struct qcom_icc_node *aggre2_noc_nodes[] = {
> [SLAVE_A2NOC_SNOC] = &qns_a2noc_snoc,
> [SLAVE_ANOC_PCIE_SNOC] = &qns_pcie_snoc,
> [SLAVE_SERVICE_A2NOC] = &srvc_aggre2_noc,
> + [MASTER_QUP_2] = &qhm_qup2,
> };
>
> static const struct qcom_icc_desc sdm845_aggre2_noc = {
next prev parent reply other threads:[~2020-11-11 4:37 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-05 13:52 [PATCH 1/3] dt-bindings: interconnect: sdm845: Add IDs for the QUP ports Georgi Djakov
2020-11-05 13:52 ` [PATCH 2/3] interconnect: qcom: sdm845: Add the missing nodes for QUP Georgi Djakov
2020-11-11 4:37 ` Bjorn Andersson [this message]
2020-11-13 12:00 ` Georgi Djakov
2020-11-05 13:52 ` [PATCH 3/3] arm64: dts: sdm845: Add interconnect properties " Georgi Djakov
2020-11-09 20:02 ` [PATCH 1/3] dt-bindings: interconnect: sdm845: Add IDs for the QUP ports Rob Herring
2020-11-11 4:37 ` Bjorn Andersson
2020-11-30 19:00 ` patchwork-bot+linux-arm-msm
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201111043703.GA173948@builder.lan \
--to=bjorn.andersson@linaro.org \
--cc=akashast@codeaurora.org \
--cc=devicetree@vger.kernel.org \
--cc=georgi.djakov@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=mdtipton@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.