From: Alexandre Belloni <alexandre.belloni@bootlin.com>
To: Gregory CLEMENT <gregory.clement@bootlin.com>
Cc: Thomas Gleixner <tglx@linutronix.de>,
Jason Cooper <jason@lakedaemon.net>,
Marc Zyngier <maz@kernel.org>,
linux-kernel@vger.kernel.org, Rob Herring <robh+dt@kernel.org>,
devicetree@vger.kernel.org,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
Lars Povlsen <lars.povlsen@microchip.com>,
Steen.Hegelund@microchip.com
Subject: Re: [PATCH v3 2/5] dt-bindings: interrupt-controller: Add binding for few Microsemi interrupt controllers
Date: Wed, 18 Nov 2020 11:35:17 +0100 [thread overview]
Message-ID: <20201118103517.GA4556@piout.net> (raw)
In-Reply-To: <20201116162427.1727851-3-gregory.clement@bootlin.com>
Hello,
On 16/11/2020 17:24:24+0100, Gregory CLEMENT wrote:
> Add the Device Tree binding documentation for the Microsemi Jaguar2,
> Luton and Serval interrupt controller that is part of the ICPU. It is
> connected directly to the MIPS core interrupt controller.
>
> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
> ---
> .../bindings/interrupt-controller/mscc,ocelot-icpu-intr.yaml | 4 ++++
> 1 file changed, 4 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/interrupt-controller/mscc,ocelot-icpu-intr.yaml b/Documentation/devicetree/bindings/interrupt-controller/mscc,ocelot-icpu-intr.yaml
> index 3a537635a859..5483ed7062ba 100644
> --- a/Documentation/devicetree/bindings/interrupt-controller/mscc,ocelot-icpu-intr.yaml
> +++ b/Documentation/devicetree/bindings/interrupt-controller/mscc,ocelot-icpu-intr.yaml
> @@ -21,7 +21,11 @@ properties:
> compatible:
> items:
> - enum:
> + - mscc,jaguar2-icpu-intr
> + - mscc,luton-icpu-intr
> - mscc,ocelot-icpu-intr
> + - mscc,serval-icpu-intr
> +
Spurious blank line
>
> '#interrupt-cells':
> const: 1
> --
> 2.29.2
>
--
Alexandre Belloni, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
next prev parent reply other threads:[~2020-11-18 10:35 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-16 16:24 [PATCH v3 0/5] Extend irqchip ocelot driver to support other SoCs Gregory CLEMENT
2020-11-16 16:24 ` [PATCH v3 1/5] dt-bindings: interrupt-controller: convert icpu intr bindings to json-schema Gregory CLEMENT
2020-11-18 20:50 ` Rob Herring
2020-11-16 16:24 ` [PATCH v3 2/5] dt-bindings: interrupt-controller: Add binding for few Microsemi interrupt controllers Gregory CLEMENT
2020-11-18 10:35 ` Alexandre Belloni [this message]
2020-11-16 16:24 ` [PATCH v3 3/5] irqchip: ocelot: Add support for Luton platforms Gregory CLEMENT
2020-11-18 10:45 ` Alexandre Belloni
2020-11-18 12:38 ` Marc Zyngier
2020-11-16 16:24 ` [PATCH v3 4/5] irqchip: ocelot: Add support for Serval platforms Gregory CLEMENT
2020-11-18 10:46 ` Alexandre Belloni
2020-11-16 16:24 ` [PATCH v3 5/5] irqchip: ocelot: Add support for Jaguar2 platforms Gregory CLEMENT
2020-11-18 10:46 ` Alexandre Belloni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201118103517.GA4556@piout.net \
--to=alexandre.belloni@bootlin.com \
--cc=Steen.Hegelund@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=gregory.clement@bootlin.com \
--cc=jason@lakedaemon.net \
--cc=lars.povlsen@microchip.com \
--cc=linux-kernel@vger.kernel.org \
--cc=maz@kernel.org \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
--cc=thomas.petazzoni@bootlin.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.