All of lore.kernel.org
 help / color / mirror / Atom feed
From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Souradeep Chowdhury <schowdhu@codeaurora.org>
Cc: devicetree@vger.kernel.org, Andy Gross <agross@kernel.org>,
	linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
	Rajendra Nayak <rnayak@codeaurora.org>
Subject: Re: [PATCH V1 3/3] arm64: dts: qcom: sm8150: Add LLC support for sm8150
Date: Thu, 19 Nov 2020 22:24:40 -0600	[thread overview]
Message-ID: <20201120042440.GL8532@builder.lan> (raw)
In-Reply-To: <8f0e818485941076d62a8dc9f711b0fb868ba080.1601452132.git.schowdhu@codeaurora.org>

On Wed 30 Sep 03:14 CDT 2020, Souradeep Chowdhury wrote:

> Add LLCC system cache controller entry for sm8150 to support sm8150
> for LLCC.
> 

Thank you for your patches Souradeep, unfortunately there where some
indentation issues that you would have seen if you ran
./scripts/checkpatch.pl --strict.

I fixed these issues up and applied the patches towards v5.11.

Thank you,
Bjorn

> Signed-off-by: Souradeep Chowdhury <schowdhu@codeaurora.org>
> ---
>  arch/arm64/boot/dts/qcom/sm8150.dtsi | 9 ++++++++-
>  1 file changed, 8 insertions(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qcom/sm8150.dtsi
> index f0a872e02686..71037a1bb217 100644
> --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi
> @@ -490,7 +490,14 @@
>  			qcom,bcm-voters = <&apps_bcm_voter>;
>  		};
>  
> -		ufs_mem_hc: ufshc@1d84000 {
> +	        system-cache-controller@9200000 {
> +                        compatible = "qcom,sm8150-llcc";
> +                        reg = <0 0x09200000 0 0x200000>, <0 0x09600000 0 0x50000>;
> +                        reg-names = "llcc_base", "llcc_broadcast_base";
> +                        interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>;
> +                 };
> +
> +        	ufs_mem_hc: ufshc@1d84000 {
>  			compatible = "qcom,sm8150-ufshc", "qcom,ufshc",
>  				     "jedec,ufs-2.0";
>  			reg = <0 0x01d84000 0 0x2500>;
> -- 
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
> of Code Aurora Forum, hosted by The Linux Foundation
> 

      reply	other threads:[~2020-11-20  4:25 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-09-30  8:14 [PATCH V1 0/3] Add LLCC support for SM8150 SoC Souradeep Chowdhury
2020-09-30  8:14 ` [PATCH V1 1/3] dt-bindings: msm: Add LLCC for SM8150 Souradeep Chowdhury
2020-10-06 19:11   ` Rob Herring
2020-09-30  8:14 ` [PATCH V1 2/3] soc: qcom: llcc: Add configuration data " Souradeep Chowdhury
2020-09-30  8:14 ` [PATCH V1 3/3] arm64: dts: qcom: sm8150: Add LLC support for sm8150 Souradeep Chowdhury
2020-11-20  4:24   ` Bjorn Andersson [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20201120042440.GL8532@builder.lan \
    --to=bjorn.andersson@linaro.org \
    --cc=agross@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=rnayak@codeaurora.org \
    --cc=schowdhu@codeaurora.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.